MIG: 16:30:58 : xml_input_file: board.prj
MIG: 16:30:58 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:30:58 : xml_input_file: board.prj
MIG: 16:30:58 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:30:58 : In updateAllModelParams
MIG: 16:30:58 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:58 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:30:58 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:58 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:30:58 : vivado_mode: xpg_bd
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 1
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 : isPortInterface: 0
MIG: 16:30:58 :  locked false  
MIG: 16:30:58 : HDL Language: Verilog
MIG: 16:30:58 : compInfo: true
MIG: 16:30:58 : Vivado Options xc7k325t ffg900 -2
MIG: 16:30:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:30:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:30:58 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:30:58 : I am in catch area
MIG: 16:30:58 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:31:06 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:31:06 : Component_Name: block_design_mig_7series_0_0
MIG: 16:31:06 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:31:06 : Moving block_design_mig_7series_0_0 ...
MIG: 16:31:06 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:31:06 : XGUI hdlLanguage: Verilog
MIG: 16:31:06 : xgui vivado_mode: xpg_bd
MIG: 16:31:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:06 : Reading /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 16:31:07 : 1
MIG: 16:31:07 : Inside fn mem: DDR3
MIG: 16:31:07 : detect_uiclk: 200000000
MIG: 16:31:07 : cntrl:  memtype: DDR3
MIG: 16:31:07 : 800
MIG: 16:31:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:31:07 : 
MIG: 16:31:07 : 1
MIG: 16:31:07 : 200000000
MIG: 16:31:07 : 
MIG: 16:31:07 :  polarity_value: 0
MIG: 16:31:07 : ACTIVE_HIGH
MIG: 16:31:07 : 
MIG: 16:31:07 : cntrl:  memtype: DDR3
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:31:07 : TRUE
MIG: 16:31:07 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:31:07 : 
MIG: 16:31:07 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:31:07 : 
MIG: 16:31:07 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:31:07 : 
MIG: 16:31:07 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:31:07 : 
MIG: 16:31:07 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 16:31:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:31:07 : 100000000
MIG: 16:31:07 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:31:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:31:07 : 800000000
MIG: 16:31:07 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:31:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:31:07 : 800000000
MIG: 16:31:07 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:31:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:31:07 : 800000000
MIG: 16:31:07 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:31:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:31:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:31:07 : 800000000
MIG: 16:31:07 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:31:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:31:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:31:07 : 8
MIG: 16:31:07 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:31:07 : 64
MIG: 16:31:07 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:31:07 : 8
MIG: 16:31:07 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:31:07 : 3
MIG: 16:31:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:31:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: ECC ==> OFF
MIG: 16:31:07 : 64
MIG: 16:31:07 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:31:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:31:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:31:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:31:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:31:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:31:07 : 28
MIG: 16:31:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:31:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:31:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:31:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:31:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:31:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:31:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:31:07 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:31:07 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:31:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:31:07 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:31:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:31:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:31:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:31:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:31:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:31:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:31:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:31:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:31:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:31:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:31:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:31:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:31:07 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:31:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:31:07 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:31:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:31:07 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:31:07 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:31:07 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:31:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:31:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:31:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:31:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:31:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:31:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:31:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:31:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:31:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:31:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:31:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:31:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:31:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:31:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:31:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:31:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:31:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:31:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:31:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:31:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:31:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:31:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:31:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:31:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:31:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:31:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:31:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:31:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:31:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:31:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:31:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:31:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:31:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:31:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:31:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:31:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:31:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:31:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:31:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:31:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:31:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:31:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:31:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:31:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:31:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:31:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:31:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:31:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:31:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:31:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:31:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:31:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:31:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:31:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:31:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 16:31:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:31:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:31:07 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:31:07 : 4
MIG: 16:31:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:31:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:31:07 : TRUE
MIG: 16:31:07 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:31:07 : 1
MIG: 16:31:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:31:07 : 1073741824
MIG: 16:31:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:31:07 : 512
MIG: 16:31:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:31:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:31:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:31:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:31:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:31:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:31:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:31:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:31:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:31:07 : 
MIG: 16:31:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:31:07 : 
MIG: 16:31:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:31:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:31:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:31:07 : 
MIG: 16:31:07 : NONE
MIG: 16:31:07 : 
MIG: 16:31:07 : Same Interface
MIG: 16:36:17 : xml_input_file: board.prj
MIG: 16:36:17 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:36:17 : In updateAllModelParams
MIG: 16:36:17 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:36:17 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 16:36:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:36:17 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:36:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:36:17 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:36:17 : vivado_mode: xpg_bd
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 1
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 : isPortInterface: 0
MIG: 16:36:17 :  locked false  
MIG: 16:36:17 : HDL Language: Verilog
MIG: 16:36:17 : compInfo: true
MIG: 16:36:17 : Vivado Options xc7k325t ffg900 -2
MIG: 16:36:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:36:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:36:17 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:36:17 : I am in catch area
MIG: 16:36:17 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:36:25 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:36:25 : Component_Name: block_design_mig_7series_0_0
MIG: 16:36:25 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:36:25 : Moving block_design_mig_7series_0_0 ...
MIG: 16:36:25 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:36:25 : XGUI hdlLanguage: Verilog
MIG: 16:36:25 : xgui vivado_mode: xpg_bd
MIG: 16:36:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:36:25 : Reading /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 16:36:26 : 
MIG: 16:36:26 : Inside fn mem: DDR3
MIG: 16:36:26 : detect_uiclk: 200000000
MIG: 16:36:26 : cntrl:  memtype: DDR3
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:36:26 : 
MIG: 16:36:26 : 
MIG: 16:36:26 : 
MIG: 16:36:26 : 
MIG: 16:36:26 :  polarity_value: 0
MIG: 16:36:26 : 
MIG: 16:36:26 : 
MIG: 16:36:26 : cntrl:  memtype: DDR3
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 16:36:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:36:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:36:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:36:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:36:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:36:26 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:36:26 : 
MIG: 16:36:26 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:36:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:36:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:36:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: ECC ==> OFF
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:36:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:36:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:36:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:36:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:36:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:36:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:36:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:36:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:36:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:36:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:36:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:36:26 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:36:26 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:36:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:36:26 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:36:26 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:36:26 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:36:26 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:36:26 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:36:26 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:36:26 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:36:26 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:36:26 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:36:26 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:36:26 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:36:26 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:36:26 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:36:26 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:36:26 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:36:26 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:36:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:36:26 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:36:26 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:36:26 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:36:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:36:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:36:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:36:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:36:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:36:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:36:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:36:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:36:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:36:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:36:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:36:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:36:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:36:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:36:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:36:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:36:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:36:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:36:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:36:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:36:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:36:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:36:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:36:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:36:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:36:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:36:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:36:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:36:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:36:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:36:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:36:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:36:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:36:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:36:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:36:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:36:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:36:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:36:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:36:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:36:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:36:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:36:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:36:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:36:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:36:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:36:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:36:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:36:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:36:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:36:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:36:26 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:36:26 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:36:26 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:36:26 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 16:36:26 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:36:26 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:36:26 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:36:26 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:36:26 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:36:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:36:26 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:36:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:36:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:36:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:36:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:36:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:36:26 : 
MIG: 16:36:26 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:36:26 : 
MIG: 16:36:26 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:36:26 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:36:26 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:36:26 : 
MIG: 16:36:26 : 
MIG: 16:36:26 : 
MIG: 16:36:26 : Same Interface
MIG: 16:55:02 : xml_input_file: board.prj
MIG: 16:55:02 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:55:02 : In updateAllModelParams
MIG: 16:55:02 : XGUI hdlLanguage: Verilog
MIG: 16:55:02 : xgui vivado_mode: xpg_bd
MIG: 16:55:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:55:02 : Reading /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 16:55:03 : 
MIG: 16:55:03 : Inside fn mem: DDR3
MIG: 16:55:03 : detect_uiclk: 200000000
MIG: 16:55:03 : cntrl:  memtype: DDR3
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:55:03 : 
MIG: 16:55:03 : 
MIG: 16:55:03 : 
MIG: 16:55:03 : 
MIG: 16:55:03 :  polarity_value: 0
MIG: 16:55:03 : 
MIG: 16:55:03 : 
MIG: 16:55:03 : cntrl:  memtype: DDR3
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 16:55:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:55:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:55:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:55:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:55:03 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:55:03 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:55:03 : 
MIG: 16:55:03 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:55:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:55:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:55:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: ECC ==> OFF
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:55:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:55:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:55:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:55:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:55:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:55:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:55:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:55:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:55:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:55:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:55:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:55:03 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:55:03 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:55:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:55:03 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:55:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:55:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:55:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:55:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:55:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:55:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:55:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:55:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:55:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:55:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:55:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:55:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:55:03 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:55:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:55:03 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:55:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:55:03 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:55:03 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:55:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:55:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:55:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:55:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:55:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:55:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:55:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:55:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:55:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:55:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:55:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:55:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:55:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:55:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:55:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:55:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:55:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:55:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:55:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:55:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:55:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:55:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:55:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:55:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:55:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:55:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:55:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:55:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:55:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:55:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:55:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:55:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:55:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:55:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:55:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:55:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:55:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:55:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:55:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:55:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:55:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:55:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:55:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:55:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:55:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:55:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:55:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:55:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:55:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:55:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:55:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:55:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:55:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:55:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:55:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:55:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 16:55:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:55:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:55:03 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:55:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:55:03 : 2
MIG: 16:55:03 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:55:03 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:55:03 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:55:03 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:55:03 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:55:03 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:55:03 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:55:03 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:55:03 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:55:03 : 
MIG: 16:55:03 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:55:03 : 
MIG: 16:55:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:55:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:55:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:55:03 : 
MIG: 16:55:03 : 
MIG: 16:55:03 : 
MIG: 16:55:03 : Same Interface
MIG: 16:55:03 : xml_input_file: board.prj
MIG: 16:55:03 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:58:26 : Running synthesis.xit
MIG: 16:58:26 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:58:26 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 16:58:26 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:26 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:58:26 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:26 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:58:26 : vivado_mode: xpg_bd
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 1
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 : isPortInterface: 0
MIG: 16:58:26 :  locked false  
MIG: 16:58:26 : HDL Language: Verilog
MIG: 16:58:26 : compInfo: false
MIG: 16:58:26 : Vivado Options xc7k325t ffg900 -2
MIG: 16:58:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:58:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:58:26 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:58:26 : I am in catch area
MIG: 16:58:26 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:58:35 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:58:35 : Component_Name: block_design_mig_7series_0_0
MIG: 16:58:35 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:58:35 : Moving block_design_mig_7series_0_0 ...
MIG: 16:58:35 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:35 : Running vlog_synth_rpr.xit
MIG: 16:58:35 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:58:35 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 16:58:35 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:35 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:58:35 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:35 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:58:35 : vivado_mode: xpg_bd
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 1
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 : isPortInterface: 0
MIG: 16:58:35 :  locked false  
MIG: 16:58:35 : HDL Language: Verilog
MIG: 16:58:35 : compInfo: false
MIG: 16:58:35 : Vivado Options xc7k325t ffg900 -2
MIG: 16:58:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:58:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:58:35 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:58:35 : I am in catch area
MIG: 16:58:35 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:58:43 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:58:43 : Component_Name: block_design_mig_7series_0_0
MIG: 16:58:43 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:58:43 : Moving block_design_mig_7series_0_0 ...
MIG: 16:58:43 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:43 : Running simulation.xit
MIG: 16:58:43 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:58:43 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 16:58:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:43 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:58:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:43 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:58:43 : vivado_mode: xpg_bd
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 1
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 :  locked false  
MIG: 16:58:43 : HDL Language: Verilog
MIG: 16:58:43 : compInfo: false
MIG: 16:58:43 : Vivado Options xc7k325t ffg900 -2
MIG: 16:58:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:58:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:58:43 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:58:43 : I am in catch area
MIG: 16:58:43 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:58:52 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:58:52 : Component_Name: block_design_mig_7series_0_0
MIG: 16:58:52 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:58:52 : Moving block_design_mig_7series_0_0 ...
MIG: 16:58:52 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:58:52 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:58:52 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 16:58:52 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:52 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:58:52 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:52 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:58:52 : vivado_mode: xpg_bd
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 1
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 :  locked false  
MIG: 16:58:52 : HDL Language: Verilog
MIG: 16:58:52 : compInfo: false
MIG: 16:58:52 : Vivado Options xc7k325t ffg900 -2
MIG: 16:58:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:58:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:58:52 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:58:52 : I am in catch area
MIG: 16:58:52 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:00 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:59:00 : Component_Name: block_design_mig_7series_0_0
MIG: 16:59:00 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:59:00 : Moving block_design_mig_7series_0_0 ...
MIG: 16:59:00 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:00 : Running implementation.xit
MIG: 16:59:00 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:59:00 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:00 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:59:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:00 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:59:00 : vivado_mode: xpg_bd
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 1
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 : isPortInterface: 0
MIG: 16:59:00 :  locked false  
MIG: 16:59:00 : HDL Language: Verilog
MIG: 16:59:00 : compInfo: false
MIG: 16:59:00 : Vivado Options xc7k325t ffg900 -2
MIG: 16:59:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:59:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:59:00 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:59:00 : I am in catch area
MIG: 16:59:00 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:08 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 16:59:08 : Component_Name: block_design_mig_7series_0_0
MIG: 16:59:08 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:59:08 : Moving block_design_mig_7series_0_0 ...
MIG: 16:59:08 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:04:45 : Running synthesis.xit
MIG: 10:04:45 : ################# RUNNING MIG BATCH ###################
MIG: 10:04:45 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:04:45 : synp_flow:  -- synthesis_mode: Other
MIG: 10:04:45 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:04:45 : vivado_mode: xpg_bd
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:45 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 1
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 : isPortInterface: 0
MIG: 10:04:46 :  locked false  
MIG: 10:04:46 : HDL Language: Verilog
MIG: 10:04:46 : compInfo: false
MIG: 10:04:46 : Vivado Options xc7k325t ffg900 -2
MIG: 10:04:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:04:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:04:46 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:04:46 : I am in catch area
MIG: 10:04:46 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:04:54 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:04:54 : Component_Name: block_design_mig_7series_0_0
MIG: 10:04:54 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:04:54 : Moving block_design_mig_7series_0_0 ...
MIG: 10:04:54 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:04:54 : Running vlog_synth_rpr.xit
MIG: 10:04:54 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:04:54 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 10:04:54 : ################# RUNNING MIG BATCH ###################
MIG: 10:04:54 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:04:54 : synp_flow:  -- synthesis_mode: Other
MIG: 10:04:54 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:04:54 : vivado_mode: xpg_bd
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 1
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 : isPortInterface: 0
MIG: 10:04:54 :  locked false  
MIG: 10:04:54 : HDL Language: Verilog
MIG: 10:04:54 : compInfo: false
MIG: 10:04:54 : Vivado Options xc7k325t ffg900 -2
MIG: 10:04:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:04:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:04:54 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:04:54 : I am in catch area
MIG: 10:04:54 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:05:02 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:05:02 : Component_Name: block_design_mig_7series_0_0
MIG: 10:05:02 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:05:02 : Moving block_design_mig_7series_0_0 ...
MIG: 10:05:02 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:05:02 : Running simulation.xit
MIG: 10:05:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:05:02 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:05:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:05:02 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:05:02 : vivado_mode: xpg_bd
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 1
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 : isPortInterface: 0
MIG: 10:05:02 :  locked false  
MIG: 10:05:02 : HDL Language: Verilog
MIG: 10:05:02 : compInfo: false
MIG: 10:05:02 : Vivado Options xc7k325t ffg900 -2
MIG: 10:05:02 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:05:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:05:02 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:05:02 : I am in catch area
MIG: 10:05:02 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:05:10 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:05:10 : Component_Name: block_design_mig_7series_0_0
MIG: 10:05:10 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:05:10 : Moving block_design_mig_7series_0_0 ...
MIG: 10:05:10 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:05:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:05:11 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:05:11 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 10:05:11 : ################# RUNNING MIG BATCH ###################
MIG: 10:05:11 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:05:11 : synp_flow:  -- synthesis_mode: Other
MIG: 10:05:11 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:05:11 : vivado_mode: xpg_bd
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 1
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 : isPortInterface: 0
MIG: 10:05:11 :  locked false  
MIG: 10:05:11 : HDL Language: Verilog
MIG: 10:05:11 : compInfo: false
MIG: 10:05:11 : Vivado Options xc7k325t ffg900 -2
MIG: 10:05:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:05:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:05:11 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:05:11 : I am in catch area
MIG: 10:05:11 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:05:19 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:05:19 : Component_Name: block_design_mig_7series_0_0
MIG: 10:05:19 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:05:19 : Moving block_design_mig_7series_0_0 ...
MIG: 10:05:19 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:05:19 : Running implementation.xit
MIG: 10:05:19 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:05:19 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 10:05:19 : ################# RUNNING MIG BATCH ###################
MIG: 10:05:19 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:05:19 : synp_flow:  -- synthesis_mode: Other
MIG: 10:05:19 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:05:19 : vivado_mode: xpg_bd
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 1
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 : isPortInterface: 0
MIG: 10:05:19 :  locked false  
MIG: 10:05:19 : HDL Language: Verilog
MIG: 10:05:19 : compInfo: false
MIG: 10:05:19 : Vivado Options xc7k325t ffg900 -2
MIG: 10:05:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:05:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:05:19 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:05:19 : I am in catch area
MIG: 10:05:19 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:05:27 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:05:27 : Component_Name: block_design_mig_7series_0_0
MIG: 10:05:27 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:05:27 : Moving block_design_mig_7series_0_0 ...
MIG: 10:05:27 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:08:41 : xml_input_file: board.prj
MIG: 11:08:41 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:08:41 : In updateAllModelParams
MIG: 11:08:41 : XGUI hdlLanguage: Verilog
MIG: 11:08:41 : xgui vivado_mode: xpg_bd
MIG: 11:08:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:08:41 : Reading /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 11:08:42 : 
MIG: 11:08:42 : Inside fn mem: DDR3
MIG: 11:08:42 : detect_uiclk: 200000000
MIG: 11:08:42 : cntrl:  memtype: DDR3
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:08:42 : 
MIG: 11:08:42 : 
MIG: 11:08:42 : 
MIG: 11:08:42 : 
MIG: 11:08:42 :  polarity_value: 0
MIG: 11:08:42 : 
MIG: 11:08:42 : 
MIG: 11:08:42 : cntrl:  memtype: DDR3
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 8.000
MIG: 11:08:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 100000000
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 11:08:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:08:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:08:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:08:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:08:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 11:08:42 : 
MIG: 11:08:42 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:08:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:08:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:08:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: ECC ==> OFF
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:08:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:08:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:08:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:08:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:08:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:08:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:08:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:08:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:08:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:08:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:08:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:08:42 :  Invalid Param: DDR3_CL ==> 11
MIG: 11:08:42 :  Invalid Param: DDR3_CWL ==> 8
MIG: 11:08:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:08:42 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:08:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:08:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:08:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:08:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:08:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:08:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:08:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:08:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:08:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:08:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:08:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 8.000
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:08:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:08:42 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:08:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:08:42 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:08:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:08:42 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:08:42 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:08:42 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:08:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:08:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:08:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:08:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:08:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:08:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 11:08:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:08:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:08:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:08:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:08:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 11:08:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:08:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 11:08:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 11:08:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 11:08:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 11:08:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:08:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:08:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 11:08:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 11:08:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:08:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 11:08:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 11:08:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:08:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 11:08:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 11:08:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 11:08:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 11:08:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 11:08:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 11:08:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 11:08:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 11:08:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 11:08:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:08:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:08:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:08:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 11:08:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 11:08:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:08:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:08:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:08:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:08:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:08:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:08:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:08:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:08:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:08:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:08:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:08:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:08:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:08:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:08:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:08:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:08:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 11:08:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:08:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:08:42 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:08:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:08:42 : 3
MIG: 11:08:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 11:08:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:08:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:08:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:08:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:08:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:08:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:08:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:08:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:08:42 : 
MIG: 11:08:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:08:42 : 
MIG: 11:08:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:08:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 11:08:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:08:42 : 
MIG: 11:08:42 : 
MIG: 11:08:42 : 
MIG: 11:08:42 : Same Interface
MIG: 11:08:42 : xml_input_file: board.prj
MIG: 11:08:42 : Absolute path of xml_input_file: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:17:13 : Running synthesis.xit
MIG: 11:17:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:13 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:17:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:13 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:17:13 : vivado_mode: xpg_bd
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 1
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 : isPortInterface: 0
MIG: 11:17:13 :  locked false  
MIG: 11:17:13 : HDL Language: Verilog
MIG: 11:17:13 : compInfo: false
MIG: 11:17:13 : Vivado Options xc7k325t ffg900 -2
MIG: 11:17:13 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:17:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:17:13 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:17:13 : I am in catch area
MIG: 11:17:13 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:21 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:17:21 : Component_Name: block_design_mig_7series_0_0
MIG: 11:17:21 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:17:21 : Moving block_design_mig_7series_0_0 ...
MIG: 11:17:21 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:21 : Running vlog_synth_rpr.xit
MIG: 11:17:21 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:17:21 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:17:21 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:21 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:17:21 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:21 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:17:21 : vivado_mode: xpg_bd
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 1
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 : isPortInterface: 0
MIG: 11:17:21 :  locked false  
MIG: 11:17:21 : HDL Language: Verilog
MIG: 11:17:21 : compInfo: false
MIG: 11:17:21 : Vivado Options xc7k325t ffg900 -2
MIG: 11:17:21 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:17:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:17:21 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:17:21 : I am in catch area
MIG: 11:17:21 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:30 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:17:30 : Component_Name: block_design_mig_7series_0_0
MIG: 11:17:30 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:17:30 : Moving block_design_mig_7series_0_0 ...
MIG: 11:17:30 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:30 : Running simulation.xit
MIG: 11:17:30 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:30 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:17:30 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:30 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:17:30 : vivado_mode: xpg_bd
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 1
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 : isPortInterface: 0
MIG: 11:17:30 :  locked false  
MIG: 11:17:30 : HDL Language: Verilog
MIG: 11:17:30 : compInfo: false
MIG: 11:17:30 : Vivado Options xc7k325t ffg900 -2
MIG: 11:17:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:17:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:17:30 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:17:30 : I am in catch area
MIG: 11:17:30 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:38 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:17:38 : Component_Name: block_design_mig_7series_0_0
MIG: 11:17:38 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:17:38 : Moving block_design_mig_7series_0_0 ...
MIG: 11:17:38 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:17:38 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:17:38 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:17:38 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:38 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:17:38 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:38 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:17:38 : vivado_mode: xpg_bd
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 1
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 :  locked false  
MIG: 11:17:38 : HDL Language: Verilog
MIG: 11:17:38 : compInfo: false
MIG: 11:17:38 : Vivado Options xc7k325t ffg900 -2
MIG: 11:17:38 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:17:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:17:38 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:17:38 : I am in catch area
MIG: 11:17:38 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:47 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:17:47 : Component_Name: block_design_mig_7series_0_0
MIG: 11:17:47 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:17:47 : Moving block_design_mig_7series_0_0 ...
MIG: 11:17:47 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:47 : Running implementation.xit
MIG: 11:17:47 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:17:47 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:17:47 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:47 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:17:47 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:47 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:17:47 : vivado_mode: xpg_bd
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 1
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 : isPortInterface: 0
MIG: 11:17:47 :  locked false  
MIG: 11:17:47 : HDL Language: Verilog
MIG: 11:17:47 : compInfo: false
MIG: 11:17:47 : Vivado Options xc7k325t ffg900 -2
MIG: 11:17:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:17:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:17:47 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:17:47 : I am in catch area
MIG: 11:17:47 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:55 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:17:55 : Component_Name: block_design_mig_7series_0_0
MIG: 11:17:55 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:17:55 : Moving block_design_mig_7series_0_0 ...
MIG: 11:17:55 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:49 : Running synthesis.xit
MIG: 12:38:49 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:49 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:38:49 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:49 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:38:49 : vivado_mode: xpg_bd
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 1
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 : isPortInterface: 0
MIG: 12:38:49 :  locked false  
MIG: 12:38:49 : HDL Language: Verilog
MIG: 12:38:49 : compInfo: false
MIG: 12:38:49 : Vivado Options xc7k325t ffg900 -2
MIG: 12:38:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:38:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:38:49 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:49 : I am in catch area
MIG: 12:38:49 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:38:58 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:38:58 : Component_Name: block_design_mig_7series_0_0
MIG: 12:38:58 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:38:58 : Moving block_design_mig_7series_0_0 ...
MIG: 12:38:58 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:58 : Running vlog_synth_rpr.xit
MIG: 12:38:58 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:38:58 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:38:58 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:58 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:38:58 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:58 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:38:58 : vivado_mode: xpg_bd
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 1
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 : isPortInterface: 0
MIG: 12:38:58 :  locked false  
MIG: 12:38:58 : HDL Language: Verilog
MIG: 12:38:58 : compInfo: false
MIG: 12:38:58 : Vivado Options xc7k325t ffg900 -2
MIG: 12:38:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:38:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:38:58 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:38:58 : I am in catch area
MIG: 12:38:58 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:39:06 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:39:06 : Component_Name: block_design_mig_7series_0_0
MIG: 12:39:06 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:39:06 : Moving block_design_mig_7series_0_0 ...
MIG: 12:39:06 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:39:06 : Running simulation.xit
MIG: 12:39:06 : ################# RUNNING MIG BATCH ###################
MIG: 12:39:06 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:39:06 : synp_flow:  -- synthesis_mode: Other
MIG: 12:39:06 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:39:06 : vivado_mode: xpg_bd
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 1
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 : isPortInterface: 0
MIG: 12:39:06 :  locked false  
MIG: 12:39:06 : HDL Language: Verilog
MIG: 12:39:06 : compInfo: false
MIG: 12:39:06 : Vivado Options xc7k325t ffg900 -2
MIG: 12:39:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:39:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:39:06 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:39:06 : I am in catch area
MIG: 12:39:06 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:39:15 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:39:15 : Component_Name: block_design_mig_7series_0_0
MIG: 12:39:15 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:39:15 : Moving block_design_mig_7series_0_0 ...
MIG: 12:39:15 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:39:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:39:15 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:39:15 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:39:15 : ################# RUNNING MIG BATCH ###################
MIG: 12:39:15 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:39:15 : synp_flow:  -- synthesis_mode: Other
MIG: 12:39:15 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:39:15 : vivado_mode: xpg_bd
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 1
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 : isPortInterface: 0
MIG: 12:39:15 :  locked false  
MIG: 12:39:15 : HDL Language: Verilog
MIG: 12:39:15 : compInfo: false
MIG: 12:39:15 : Vivado Options xc7k325t ffg900 -2
MIG: 12:39:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:39:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:39:15 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:39:15 : I am in catch area
MIG: 12:39:15 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:39:23 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:39:23 : Component_Name: block_design_mig_7series_0_0
MIG: 12:39:23 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:39:23 : Moving block_design_mig_7series_0_0 ...
MIG: 12:39:23 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:39:23 : Running implementation.xit
MIG: 12:39:23 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:39:23 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:39:23 : ################# RUNNING MIG BATCH ###################
MIG: 12:39:23 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:39:23 : synp_flow:  -- synthesis_mode: Other
MIG: 12:39:23 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:39:23 : vivado_mode: xpg_bd
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 1
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 : isPortInterface: 0
MIG: 12:39:23 :  locked false  
MIG: 12:39:23 : HDL Language: Verilog
MIG: 12:39:23 : compInfo: false
MIG: 12:39:23 : Vivado Options xc7k325t ffg900 -2
MIG: 12:39:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:39:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:39:23 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:39:23 : I am in catch area
MIG: 12:39:23 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:39:31 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:39:31 : Component_Name: block_design_mig_7series_0_0
MIG: 12:39:31 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:39:31 : Moving block_design_mig_7series_0_0 ...
MIG: 12:39:31 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:02 : Running synthesis.xit
MIG: 13:46:02 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:02 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:46:02 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:02 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:46:02 : vivado_mode: xpg_bd
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 1
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 : isPortInterface: 0
MIG: 13:46:02 :  locked false  
MIG: 13:46:02 : HDL Language: Verilog
MIG: 13:46:02 : compInfo: false
MIG: 13:46:02 : Vivado Options xc7k325t ffg900 -2
MIG: 13:46:02 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:46:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:46:02 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:46:02 : I am in catch area
MIG: 13:46:02 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:11 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:46:11 : Component_Name: block_design_mig_7series_0_0
MIG: 13:46:11 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:46:11 : Moving block_design_mig_7series_0_0 ...
MIG: 13:46:11 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:11 : Running vlog_synth_rpr.xit
MIG: 13:46:11 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 13:46:11 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 13:46:11 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:11 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:46:11 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:11 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:46:11 : vivado_mode: xpg_bd
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 1
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 : isPortInterface: 0
MIG: 13:46:11 :  locked false  
MIG: 13:46:11 : HDL Language: Verilog
MIG: 13:46:11 : compInfo: false
MIG: 13:46:11 : Vivado Options xc7k325t ffg900 -2
MIG: 13:46:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:46:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:46:11 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:46:11 : I am in catch area
MIG: 13:46:11 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:19 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:46:19 : Component_Name: block_design_mig_7series_0_0
MIG: 13:46:19 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:46:19 : Moving block_design_mig_7series_0_0 ...
MIG: 13:46:19 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:19 : Running simulation.xit
MIG: 13:46:19 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:19 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:46:19 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:19 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:46:19 : vivado_mode: xpg_bd
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 1
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 : isPortInterface: 0
MIG: 13:46:19 :  locked false  
MIG: 13:46:19 : HDL Language: Verilog
MIG: 13:46:19 : compInfo: false
MIG: 13:46:19 : Vivado Options xc7k325t ffg900 -2
MIG: 13:46:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:46:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:46:19 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:46:19 : I am in catch area
MIG: 13:46:19 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:28 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:46:28 : Component_Name: block_design_mig_7series_0_0
MIG: 13:46:28 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:46:28 : Moving block_design_mig_7series_0_0 ...
MIG: 13:46:28 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:46:28 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 13:46:28 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 13:46:28 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:28 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:46:28 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:28 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:46:28 : vivado_mode: xpg_bd
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 1
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 : isPortInterface: 0
MIG: 13:46:28 :  locked false  
MIG: 13:46:28 : HDL Language: Verilog
MIG: 13:46:28 : compInfo: false
MIG: 13:46:28 : Vivado Options xc7k325t ffg900 -2
MIG: 13:46:28 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:46:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:46:28 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:46:28 : I am in catch area
MIG: 13:46:28 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:36 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:46:36 : Component_Name: block_design_mig_7series_0_0
MIG: 13:46:36 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:46:36 : Moving block_design_mig_7series_0_0 ...
MIG: 13:46:36 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:46:36 : Running implementation.xit
MIG: 13:46:36 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 13:46:36 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 13:46:36 : ################# RUNNING MIG BATCH ###################
MIG: 13:46:36 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:46:36 : synp_flow:  -- synthesis_mode: Other
MIG: 13:46:36 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:46:36 : vivado_mode: xpg_bd
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 1
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 : isPortInterface: 0
MIG: 13:46:36 :  locked false  
MIG: 13:46:36 : HDL Language: Verilog
MIG: 13:46:36 : compInfo: false
MIG: 13:46:36 : Vivado Options xc7k325t ffg900 -2
MIG: 13:46:36 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:46:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:46:36 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:46:36 : I am in catch area
MIG: 13:46:36 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:46:45 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:46:45 : Component_Name: block_design_mig_7series_0_0
MIG: 13:46:45 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:46:45 : Moving block_design_mig_7series_0_0 ...
MIG: 13:46:45 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:13:33 : Running synthesis.xit
MIG: 15:13:33 : ################# RUNNING MIG BATCH ###################
MIG: 15:13:33 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:13:33 : synp_flow:  -- synthesis_mode: Other
MIG: 15:13:33 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:13:33 : vivado_mode: xpg_bd
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 1
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 : isPortInterface: 0
MIG: 15:13:33 :  locked false  
MIG: 15:13:33 : HDL Language: Verilog
MIG: 15:13:33 : compInfo: false
MIG: 15:13:33 : Vivado Options xc7k325t ffg900 -2
MIG: 15:13:33 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:13:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:13:33 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:13:33 : I am in catch area
MIG: 15:13:33 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:13:42 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:13:42 : Component_Name: block_design_mig_7series_0_0
MIG: 15:13:42 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:13:42 : Moving block_design_mig_7series_0_0 ...
MIG: 15:13:42 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:13:42 : Running vlog_synth_rpr.xit
MIG: 15:13:42 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:13:42 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:13:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:13:42 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:13:42 : synp_flow:  -- synthesis_mode: Other
MIG: 15:13:42 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:13:42 : vivado_mode: xpg_bd
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 1
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 : isPortInterface: 0
MIG: 15:13:42 :  locked false  
MIG: 15:13:42 : HDL Language: Verilog
MIG: 15:13:42 : compInfo: false
MIG: 15:13:42 : Vivado Options xc7k325t ffg900 -2
MIG: 15:13:42 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:13:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:13:42 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:13:42 : I am in catch area
MIG: 15:13:42 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:13:50 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:13:50 : Component_Name: block_design_mig_7series_0_0
MIG: 15:13:50 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:13:50 : Moving block_design_mig_7series_0_0 ...
MIG: 15:13:50 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:13:50 : Running simulation.xit
MIG: 15:13:50 : ################# RUNNING MIG BATCH ###################
MIG: 15:13:50 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:13:50 : synp_flow:  -- synthesis_mode: Other
MIG: 15:13:50 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:13:50 : vivado_mode: xpg_bd
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 1
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 : isPortInterface: 0
MIG: 15:13:50 :  locked false  
MIG: 15:13:50 : HDL Language: Verilog
MIG: 15:13:50 : compInfo: false
MIG: 15:13:50 : Vivado Options xc7k325t ffg900 -2
MIG: 15:13:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:13:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:13:50 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:13:50 : I am in catch area
MIG: 15:13:50 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:13:58 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:13:58 : Component_Name: block_design_mig_7series_0_0
MIG: 15:13:58 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:13:58 : Moving block_design_mig_7series_0_0 ...
MIG: 15:13:58 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:13:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:13:58 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:13:58 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:13:58 : ################# RUNNING MIG BATCH ###################
MIG: 15:13:58 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:13:58 : synp_flow:  -- synthesis_mode: Other
MIG: 15:13:58 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:13:58 : vivado_mode: xpg_bd
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 1
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 : isPortInterface: 0
MIG: 15:13:58 :  locked false  
MIG: 15:13:58 : HDL Language: Verilog
MIG: 15:13:58 : compInfo: false
MIG: 15:13:58 : Vivado Options xc7k325t ffg900 -2
MIG: 15:13:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:13:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:13:58 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:13:58 : I am in catch area
MIG: 15:13:58 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:07 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:14:07 : Component_Name: block_design_mig_7series_0_0
MIG: 15:14:07 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:14:07 : Moving block_design_mig_7series_0_0 ...
MIG: 15:14:07 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:07 : Running implementation.xit
MIG: 15:14:07 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:14:07 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:07 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:07 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:14:07 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:07 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:14:07 : vivado_mode: xpg_bd
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 1
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 : isPortInterface: 0
MIG: 15:14:07 :  locked false  
MIG: 15:14:07 : HDL Language: Verilog
MIG: 15:14:07 : compInfo: false
MIG: 15:14:07 : Vivado Options xc7k325t ffg900 -2
MIG: 15:14:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:14:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:07 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:07 : I am in catch area
MIG: 15:14:07 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:15 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:14:15 : Component_Name: block_design_mig_7series_0_0
MIG: 15:14:15 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:14:15 : Moving block_design_mig_7series_0_0 ...
MIG: 15:14:15 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:51 : Running synthesis.xit
MIG: 15:23:51 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:51 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:23:51 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:51 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:23:51 : vivado_mode: xpg_bd
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 1
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 : isPortInterface: 0
MIG: 15:23:51 :  locked false  
MIG: 15:23:51 : HDL Language: Verilog
MIG: 15:23:51 : compInfo: false
MIG: 15:23:51 : Vivado Options xc7k325t ffg900 -2
MIG: 15:23:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:23:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:23:51 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:23:51 : I am in catch area
MIG: 15:23:51 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:24:00 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:24:00 : Component_Name: block_design_mig_7series_0_0
MIG: 15:24:00 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:24:00 : Moving block_design_mig_7series_0_0 ...
MIG: 15:24:00 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:24:00 : Running vlog_synth_rpr.xit
MIG: 15:24:00 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:24:00 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:24:00 : ################# RUNNING MIG BATCH ###################
MIG: 15:24:00 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:24:00 : synp_flow:  -- synthesis_mode: Other
MIG: 15:24:00 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:24:00 : vivado_mode: xpg_bd
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 1
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 : isPortInterface: 0
MIG: 15:24:00 :  locked false  
MIG: 15:24:00 : HDL Language: Verilog
MIG: 15:24:00 : compInfo: false
MIG: 15:24:00 : Vivado Options xc7k325t ffg900 -2
MIG: 15:24:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:24:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:24:00 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:24:00 : I am in catch area
MIG: 15:24:00 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:24:08 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:24:08 : Component_Name: block_design_mig_7series_0_0
MIG: 15:24:08 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:24:08 : Moving block_design_mig_7series_0_0 ...
MIG: 15:24:08 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:24:08 : Running simulation.xit
MIG: 15:24:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:24:08 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:24:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:24:08 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:24:08 : vivado_mode: xpg_bd
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 1
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 : isPortInterface: 0
MIG: 15:24:08 :  locked false  
MIG: 15:24:08 : HDL Language: Verilog
MIG: 15:24:08 : compInfo: false
MIG: 15:24:08 : Vivado Options xc7k325t ffg900 -2
MIG: 15:24:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:24:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:24:08 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:24:08 : I am in catch area
MIG: 15:24:08 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:24:17 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:24:17 : Component_Name: block_design_mig_7series_0_0
MIG: 15:24:17 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:24:17 : Moving block_design_mig_7series_0_0 ...
MIG: 15:24:17 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:24:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:24:17 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:24:17 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:24:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:24:17 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:24:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:24:17 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:24:17 : vivado_mode: xpg_bd
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 1
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 : isPortInterface: 0
MIG: 15:24:17 :  locked false  
MIG: 15:24:17 : HDL Language: Verilog
MIG: 15:24:17 : compInfo: false
MIG: 15:24:17 : Vivado Options xc7k325t ffg900 -2
MIG: 15:24:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:24:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:24:17 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:24:17 : I am in catch area
MIG: 15:24:17 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:24:25 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:24:25 : Component_Name: block_design_mig_7series_0_0
MIG: 15:24:25 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:24:25 : Moving block_design_mig_7series_0_0 ...
MIG: 15:24:25 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:24:25 : Running implementation.xit
MIG: 15:24:25 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:24:25 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:24:25 : ################# RUNNING MIG BATCH ###################
MIG: 15:24:25 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:24:25 : synp_flow:  -- synthesis_mode: Other
MIG: 15:24:25 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:24:25 : vivado_mode: xpg_bd
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 1
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 : isPortInterface: 0
MIG: 15:24:25 :  locked false  
MIG: 15:24:25 : HDL Language: Verilog
MIG: 15:24:25 : compInfo: false
MIG: 15:24:25 : Vivado Options xc7k325t ffg900 -2
MIG: 15:24:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:24:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:24:25 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:24:25 : I am in catch area
MIG: 15:24:25 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:24:34 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:24:34 : Component_Name: block_design_mig_7series_0_0
MIG: 15:24:34 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:24:34 : Moving block_design_mig_7series_0_0 ...
MIG: 15:24:34 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:58 : Running synthesis.xit
MIG: 15:47:58 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:58 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:47:58 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:58 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:47:58 : vivado_mode: xpg_bd
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 1
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 : isPortInterface: 0
MIG: 15:47:58 :  locked false  
MIG: 15:47:58 : HDL Language: Verilog
MIG: 15:47:58 : compInfo: false
MIG: 15:47:58 : Vivado Options xc7k325t ffg900 -2
MIG: 15:47:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:47:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:47:58 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:47:58 : I am in catch area
MIG: 15:47:58 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:06 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:48:06 : Component_Name: block_design_mig_7series_0_0
MIG: 15:48:06 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:48:06 : Moving block_design_mig_7series_0_0 ...
MIG: 15:48:06 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:48:06 : Running vlog_synth_rpr.xit
MIG: 15:48:06 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:48:06 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:48:06 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:06 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:48:06 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:06 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:48:06 : vivado_mode: xpg_bd
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 1
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 : isPortInterface: 0
MIG: 15:48:06 :  locked false  
MIG: 15:48:06 : HDL Language: Verilog
MIG: 15:48:06 : compInfo: false
MIG: 15:48:06 : Vivado Options xc7k325t ffg900 -2
MIG: 15:48:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:48:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:06 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:48:06 : I am in catch area
MIG: 15:48:06 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:15 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:48:15 : Component_Name: block_design_mig_7series_0_0
MIG: 15:48:15 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:48:15 : Moving block_design_mig_7series_0_0 ...
MIG: 15:48:15 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:48:15 : Running simulation.xit
MIG: 15:48:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:15 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:48:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:15 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:48:15 : vivado_mode: xpg_bd
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 1
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 : isPortInterface: 0
MIG: 15:48:15 :  locked false  
MIG: 15:48:15 : HDL Language: Verilog
MIG: 15:48:15 : compInfo: false
MIG: 15:48:15 : Vivado Options xc7k325t ffg900 -2
MIG: 15:48:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:48:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:15 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:48:15 : I am in catch area
MIG: 15:48:15 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:23 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:48:23 : Component_Name: block_design_mig_7series_0_0
MIG: 15:48:23 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:48:23 : Moving block_design_mig_7series_0_0 ...
MIG: 15:48:23 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:48:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:48:23 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:48:23 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:48:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:23 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:48:23 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:23 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:48:23 : vivado_mode: xpg_bd
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 1
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 : isPortInterface: 0
MIG: 15:48:23 :  locked false  
MIG: 15:48:23 : HDL Language: Verilog
MIG: 15:48:23 : compInfo: false
MIG: 15:48:23 : Vivado Options xc7k325t ffg900 -2
MIG: 15:48:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:48:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:23 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:48:23 : I am in catch area
MIG: 15:48:23 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:31 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:48:31 : Component_Name: block_design_mig_7series_0_0
MIG: 15:48:31 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:48:31 : Moving block_design_mig_7series_0_0 ...
MIG: 15:48:31 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:48:32 : Running implementation.xit
MIG: 15:48:32 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:48:32 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:48:32 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:32 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:48:32 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:32 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:48:32 : vivado_mode: xpg_bd
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 1
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 : isPortInterface: 0
MIG: 15:48:32 :  locked false  
MIG: 15:48:32 : HDL Language: Verilog
MIG: 15:48:32 : compInfo: false
MIG: 15:48:32 : Vivado Options xc7k325t ffg900 -2
MIG: 15:48:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:48:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:32 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:48:32 : I am in catch area
MIG: 15:48:32 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:48:40 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:48:40 : Component_Name: block_design_mig_7series_0_0
MIG: 15:48:40 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:48:40 : Moving block_design_mig_7series_0_0 ...
MIG: 15:48:40 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 20:54:20 : Running synthesis.xit
MIG: 20:54:20 : ################# RUNNING MIG BATCH ###################
MIG: 20:54:20 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 20:54:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:54:20 : outputDirectory: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 20:54:20 : vivado_mode: xpg_bd
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 1
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 : isPortInterface: 0
MIG: 20:54:20 :  locked false  
MIG: 20:54:20 : HDL Language: Verilog
MIG: 20:54:20 : compInfo: false
MIG: 20:54:20 : Vivado Options xc7k325t ffg900 -2
MIG: 20:54:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:54:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:54:20 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:54:20 : I am in catch area
MIG: 20:54:20 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 20:54:29 : XML_INPUT_FILE: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 20:54:29 : Component_Name: block_design_mig_7series_0_0
MIG: 20:54:29 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 20:54:29 : Moving block_design_mig_7series_0_0 ...
MIG: 20:54:29 : Moving block_design_mig_7series_0_0.veo ...
MIG: 20:54:29 : Running vlog_synth_rpr.xit
MIG: 20:54:29 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 20:54:29 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 20:54:29 : ################# RUNNING MIG BATCH ###################
MIG: 20:54:29 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 20:54:29 : synp_flow:  -- synthesis_mode: Other
MIG: 20:54:29 : outputDirectory: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 20:54:29 : vivado_mode: xpg_bd
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 1
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 : isPortInterface: 0
MIG: 20:54:29 :  locked false  
MIG: 20:54:29 : HDL Language: Verilog
MIG: 20:54:29 : compInfo: false
MIG: 20:54:29 : Vivado Options xc7k325t ffg900 -2
MIG: 20:54:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:54:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:54:29 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:54:29 : I am in catch area
MIG: 20:54:29 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 20:54:39 : XML_INPUT_FILE: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 20:54:39 : Component_Name: block_design_mig_7series_0_0
MIG: 20:54:39 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 20:54:39 : Moving block_design_mig_7series_0_0 ...
MIG: 20:54:39 : Moving block_design_mig_7series_0_0.veo ...
MIG: 20:54:39 : Running simulation.xit
MIG: 20:54:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:54:39 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 20:54:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:54:39 : outputDirectory: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 20:54:39 : vivado_mode: xpg_bd
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 1
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 : isPortInterface: 0
MIG: 20:54:39 :  locked false  
MIG: 20:54:39 : HDL Language: Verilog
MIG: 20:54:39 : compInfo: false
MIG: 20:54:39 : Vivado Options xc7k325t ffg900 -2
MIG: 20:54:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:54:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:54:39 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:54:39 : I am in catch area
MIG: 20:54:39 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 20:54:48 : XML_INPUT_FILE: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 20:54:48 : Component_Name: block_design_mig_7series_0_0
MIG: 20:54:48 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 20:54:48 : Moving block_design_mig_7series_0_0 ...
MIG: 20:54:48 : Moving block_design_mig_7series_0_0.veo ...
MIG: 20:54:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:54:48 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 20:54:48 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 20:54:48 : ################# RUNNING MIG BATCH ###################
MIG: 20:54:48 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 20:54:48 : synp_flow:  -- synthesis_mode: Other
MIG: 20:54:48 : outputDirectory: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 20:54:48 : vivado_mode: xpg_bd
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 1
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 : isPortInterface: 0
MIG: 20:54:48 :  locked false  
MIG: 20:54:48 : HDL Language: Verilog
MIG: 20:54:48 : compInfo: false
MIG: 20:54:48 : Vivado Options xc7k325t ffg900 -2
MIG: 20:54:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:54:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:54:48 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:54:48 : I am in catch area
MIG: 20:54:48 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 20:54:57 : XML_INPUT_FILE: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 20:54:57 : Component_Name: block_design_mig_7series_0_0
MIG: 20:54:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 20:54:57 : Moving block_design_mig_7series_0_0 ...
MIG: 20:54:57 : Moving block_design_mig_7series_0_0.veo ...
MIG: 20:54:57 : Running implementation.xit
MIG: 20:54:57 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 20:54:57 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 20:54:57 : ################# RUNNING MIG BATCH ###################
MIG: 20:54:57 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 20:54:57 : synp_flow:  -- synthesis_mode: Other
MIG: 20:54:57 : outputDirectory: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 20:54:57 : vivado_mode: xpg_bd
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 1
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 : isPortInterface: 0
MIG: 20:54:57 :  locked false  
MIG: 20:54:57 : HDL Language: Verilog
MIG: 20:54:57 : compInfo: false
MIG: 20:54:57 : Vivado Options xc7k325t ffg900 -2
MIG: 20:54:57 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:54:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:54:57 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:54:57 : I am in catch area
MIG: 20:54:57 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 20:55:06 : XML_INPUT_FILE: /home/rumney/Desktop/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 20:55:06 : Component_Name: block_design_mig_7series_0_0
MIG: 20:55:06 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 20:55:06 : Moving block_design_mig_7series_0_0 ...
MIG: 20:55:06 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:05:55 : Running synthesis.xit
MIG: 10:05:55 : ################# RUNNING MIG BATCH ###################
MIG: 10:05:55 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:05:55 : synp_flow:  -- synthesis_mode: Other
MIG: 10:05:55 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:05:55 : vivado_mode: xpg_bd
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 1
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 : isPortInterface: 0
MIG: 10:05:55 :  locked false  
MIG: 10:05:55 : HDL Language: Verilog
MIG: 10:05:55 : compInfo: false
MIG: 10:05:55 : Vivado Options xc7k325t ffg900 -2
MIG: 10:05:55 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:05:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:05:55 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:05:55 : I am in catch area
MIG: 10:05:55 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:04 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:06:04 : Component_Name: block_design_mig_7series_0_0
MIG: 10:06:04 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:06:04 : Moving block_design_mig_7series_0_0 ...
MIG: 10:06:04 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:06:04 : Running vlog_synth_rpr.xit
MIG: 10:06:04 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:06:04 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 10:06:04 : ################# RUNNING MIG BATCH ###################
MIG: 10:06:04 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:06:04 : synp_flow:  -- synthesis_mode: Other
MIG: 10:06:04 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:06:04 : vivado_mode: xpg_bd
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 1
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 : isPortInterface: 0
MIG: 10:06:04 :  locked false  
MIG: 10:06:04 : HDL Language: Verilog
MIG: 10:06:04 : compInfo: false
MIG: 10:06:04 : Vivado Options xc7k325t ffg900 -2
MIG: 10:06:04 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:06:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:06:04 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:06:04 : I am in catch area
MIG: 10:06:04 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:12 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:06:12 : Component_Name: block_design_mig_7series_0_0
MIG: 10:06:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:06:12 : Moving block_design_mig_7series_0_0 ...
MIG: 10:06:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:06:12 : Running simulation.xit
MIG: 10:06:12 : ################# RUNNING MIG BATCH ###################
MIG: 10:06:12 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:06:12 : synp_flow:  -- synthesis_mode: Other
MIG: 10:06:12 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:06:12 : vivado_mode: xpg_bd
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 1
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 : isPortInterface: 0
MIG: 10:06:12 :  locked false  
MIG: 10:06:12 : HDL Language: Verilog
MIG: 10:06:12 : compInfo: false
MIG: 10:06:12 : Vivado Options xc7k325t ffg900 -2
MIG: 10:06:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:06:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:06:12 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:06:12 : I am in catch area
MIG: 10:06:12 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:21 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:06:21 : Component_Name: block_design_mig_7series_0_0
MIG: 10:06:21 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:06:21 : Moving block_design_mig_7series_0_0 ...
MIG: 10:06:21 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:06:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:06:21 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:06:21 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 10:06:21 : ################# RUNNING MIG BATCH ###################
MIG: 10:06:21 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:06:21 : synp_flow:  -- synthesis_mode: Other
MIG: 10:06:21 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:06:21 : vivado_mode: xpg_bd
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 1
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 : isPortInterface: 0
MIG: 10:06:21 :  locked false  
MIG: 10:06:21 : HDL Language: Verilog
MIG: 10:06:21 : compInfo: false
MIG: 10:06:21 : Vivado Options xc7k325t ffg900 -2
MIG: 10:06:21 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:06:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:06:21 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:06:21 : I am in catch area
MIG: 10:06:21 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:29 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:06:29 : Component_Name: block_design_mig_7series_0_0
MIG: 10:06:29 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:06:29 : Moving block_design_mig_7series_0_0 ...
MIG: 10:06:29 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:06:29 : Running implementation.xit
MIG: 10:06:29 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:06:29 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 10:06:29 : ################# RUNNING MIG BATCH ###################
MIG: 10:06:29 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:06:29 : synp_flow:  -- synthesis_mode: Other
MIG: 10:06:29 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:06:29 : vivado_mode: xpg_bd
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 1
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 : isPortInterface: 0
MIG: 10:06:29 :  locked false  
MIG: 10:06:29 : HDL Language: Verilog
MIG: 10:06:29 : compInfo: false
MIG: 10:06:29 : Vivado Options xc7k325t ffg900 -2
MIG: 10:06:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:06:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:06:29 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 10:06:29 : I am in catch area
MIG: 10:06:29 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:06:38 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 10:06:38 : Component_Name: block_design_mig_7series_0_0
MIG: 10:06:38 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:06:38 : Moving block_design_mig_7series_0_0 ...
MIG: 10:06:38 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:00:13 : Running synthesis.xit
MIG: 11:00:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:13 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:00:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:13 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:00:13 : vivado_mode: xpg_bd
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 1
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 : isPortInterface: 0
MIG: 11:00:13 :  locked false  
MIG: 11:00:13 : HDL Language: Verilog
MIG: 11:00:13 : compInfo: false
MIG: 11:00:13 : Vivado Options xc7k325t ffg900 -2
MIG: 11:00:13 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:00:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:00:13 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:00:13 : I am in catch area
MIG: 11:00:13 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:00:21 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:00:21 : Component_Name: block_design_mig_7series_0_0
MIG: 11:00:21 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:00:21 : Moving block_design_mig_7series_0_0 ...
MIG: 11:00:21 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:00:21 : Running vlog_synth_rpr.xit
MIG: 11:00:21 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:00:21 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:00:21 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:21 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:00:21 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:21 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:00:21 : vivado_mode: xpg_bd
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:21 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 1
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 : isPortInterface: 0
MIG: 11:00:22 :  locked false  
MIG: 11:00:22 : HDL Language: Verilog
MIG: 11:00:22 : compInfo: false
MIG: 11:00:22 : Vivado Options xc7k325t ffg900 -2
MIG: 11:00:22 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:00:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:00:22 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:00:22 : I am in catch area
MIG: 11:00:22 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:00:30 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:00:30 : Component_Name: block_design_mig_7series_0_0
MIG: 11:00:30 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:00:30 : Moving block_design_mig_7series_0_0 ...
MIG: 11:00:30 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:00:30 : Running simulation.xit
MIG: 11:00:30 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:30 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:00:30 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:30 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:00:30 : vivado_mode: xpg_bd
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 1
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 : isPortInterface: 0
MIG: 11:00:30 :  locked false  
MIG: 11:00:30 : HDL Language: Verilog
MIG: 11:00:30 : compInfo: false
MIG: 11:00:30 : Vivado Options xc7k325t ffg900 -2
MIG: 11:00:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:00:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:00:30 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:00:30 : I am in catch area
MIG: 11:00:30 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:00:38 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:00:38 : Component_Name: block_design_mig_7series_0_0
MIG: 11:00:38 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:00:38 : Moving block_design_mig_7series_0_0 ...
MIG: 11:00:38 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:00:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:00:39 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:00:39 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:00:39 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:39 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:00:39 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:39 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:00:39 : vivado_mode: xpg_bd
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 1
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 : isPortInterface: 0
MIG: 11:00:39 :  locked false  
MIG: 11:00:39 : HDL Language: Verilog
MIG: 11:00:39 : compInfo: false
MIG: 11:00:39 : Vivado Options xc7k325t ffg900 -2
MIG: 11:00:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:00:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:00:39 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:00:39 : I am in catch area
MIG: 11:00:39 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:00:47 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:00:47 : Component_Name: block_design_mig_7series_0_0
MIG: 11:00:47 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:00:47 : Moving block_design_mig_7series_0_0 ...
MIG: 11:00:47 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:00:47 : Running implementation.xit
MIG: 11:00:47 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:00:47 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:00:47 : ################# RUNNING MIG BATCH ###################
MIG: 11:00:47 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:00:47 : synp_flow:  -- synthesis_mode: Other
MIG: 11:00:47 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:00:47 : vivado_mode: xpg_bd
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 1
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 : isPortInterface: 0
MIG: 11:00:47 :  locked false  
MIG: 11:00:47 : HDL Language: Verilog
MIG: 11:00:47 : compInfo: false
MIG: 11:00:47 : Vivado Options xc7k325t ffg900 -2
MIG: 11:00:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:00:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:00:47 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:00:47 : I am in catch area
MIG: 11:00:47 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:00:55 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:00:55 : Component_Name: block_design_mig_7series_0_0
MIG: 11:00:55 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:00:55 : Moving block_design_mig_7series_0_0 ...
MIG: 11:00:55 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:39 : Running synthesis.xit
MIG: 11:35:39 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:39 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:35:39 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:39 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:35:39 : vivado_mode: xpg_bd
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 1
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 : isPortInterface: 0
MIG: 11:35:39 :  locked false  
MIG: 11:35:39 : HDL Language: Verilog
MIG: 11:35:39 : compInfo: false
MIG: 11:35:39 : Vivado Options xc7k325t ffg900 -2
MIG: 11:35:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:35:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:35:39 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:35:39 : I am in catch area
MIG: 11:35:39 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:47 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:35:47 : Component_Name: block_design_mig_7series_0_0
MIG: 11:35:47 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:35:47 : Moving block_design_mig_7series_0_0 ...
MIG: 11:35:47 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:47 : Running vlog_synth_rpr.xit
MIG: 11:35:47 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:35:47 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:35:47 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:47 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:35:47 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:47 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:35:47 : vivado_mode: xpg_bd
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 1
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 : isPortInterface: 0
MIG: 11:35:47 :  locked false  
MIG: 11:35:47 : HDL Language: Verilog
MIG: 11:35:47 : compInfo: false
MIG: 11:35:47 : Vivado Options xc7k325t ffg900 -2
MIG: 11:35:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:35:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:35:47 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:35:47 : I am in catch area
MIG: 11:35:47 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:35:55 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:35:55 : Component_Name: block_design_mig_7series_0_0
MIG: 11:35:55 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:35:55 : Moving block_design_mig_7series_0_0 ...
MIG: 11:35:55 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:55 : Running simulation.xit
MIG: 11:35:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:55 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:35:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:55 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:35:55 : vivado_mode: xpg_bd
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:55 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 1
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 : isPortInterface: 0
MIG: 11:35:56 :  locked false  
MIG: 11:35:56 : HDL Language: Verilog
MIG: 11:35:56 : compInfo: false
MIG: 11:35:56 : Vivado Options xc7k325t ffg900 -2
MIG: 11:35:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:35:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:35:56 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:35:56 : I am in catch area
MIG: 11:35:56 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:04 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:36:04 : Component_Name: block_design_mig_7series_0_0
MIG: 11:36:04 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:36:04 : Moving block_design_mig_7series_0_0 ...
MIG: 11:36:04 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:36:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:36:04 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:36:04 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:36:04 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:04 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:36:04 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:04 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:36:04 : vivado_mode: xpg_bd
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 1
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 : isPortInterface: 0
MIG: 11:36:04 :  locked false  
MIG: 11:36:04 : HDL Language: Verilog
MIG: 11:36:04 : compInfo: false
MIG: 11:36:04 : Vivado Options xc7k325t ffg900 -2
MIG: 11:36:04 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:36:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:36:04 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:36:04 : I am in catch area
MIG: 11:36:04 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:12 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:36:12 : Component_Name: block_design_mig_7series_0_0
MIG: 11:36:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:36:12 : Moving block_design_mig_7series_0_0 ...
MIG: 11:36:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:36:13 : Running implementation.xit
MIG: 11:36:13 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:36:13 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:36:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:13 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:36:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:13 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:36:13 : vivado_mode: xpg_bd
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 1
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 : isPortInterface: 0
MIG: 11:36:13 :  locked false  
MIG: 11:36:13 : HDL Language: Verilog
MIG: 11:36:13 : compInfo: false
MIG: 11:36:13 : Vivado Options xc7k325t ffg900 -2
MIG: 11:36:13 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:36:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:36:13 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:36:13 : I am in catch area
MIG: 11:36:13 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:21 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:36:21 : Component_Name: block_design_mig_7series_0_0
MIG: 11:36:21 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:36:21 : Moving block_design_mig_7series_0_0 ...
MIG: 11:36:21 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:07:30 : Running synthesis.xit
MIG: 13:07:30 : ################# RUNNING MIG BATCH ###################
MIG: 13:07:30 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:07:30 : synp_flow:  -- synthesis_mode: Other
MIG: 13:07:30 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:07:30 : vivado_mode: xpg_bd
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 1
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 : isPortInterface: 0
MIG: 13:07:30 :  locked false  
MIG: 13:07:30 : HDL Language: Verilog
MIG: 13:07:30 : compInfo: false
MIG: 13:07:30 : Vivado Options xc7k325t ffg900 -2
MIG: 13:07:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:07:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:07:30 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:07:30 : I am in catch area
MIG: 13:07:30 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:07:38 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:07:38 : Component_Name: block_design_mig_7series_0_0
MIG: 13:07:38 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:07:38 : Moving block_design_mig_7series_0_0 ...
MIG: 13:07:38 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:07:38 : Running vlog_synth_rpr.xit
MIG: 13:07:38 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 13:07:38 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 13:07:38 : ################# RUNNING MIG BATCH ###################
MIG: 13:07:38 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:07:38 : synp_flow:  -- synthesis_mode: Other
MIG: 13:07:38 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:07:38 : vivado_mode: xpg_bd
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 1
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 : isPortInterface: 0
MIG: 13:07:38 :  locked false  
MIG: 13:07:38 : HDL Language: Verilog
MIG: 13:07:38 : compInfo: false
MIG: 13:07:38 : Vivado Options xc7k325t ffg900 -2
MIG: 13:07:38 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:07:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:07:38 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:07:38 : I am in catch area
MIG: 13:07:38 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:07:46 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:07:46 : Component_Name: block_design_mig_7series_0_0
MIG: 13:07:46 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:07:46 : Moving block_design_mig_7series_0_0 ...
MIG: 13:07:46 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:07:47 : Running simulation.xit
MIG: 13:07:47 : ################# RUNNING MIG BATCH ###################
MIG: 13:07:47 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:07:47 : synp_flow:  -- synthesis_mode: Other
MIG: 13:07:47 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:07:47 : vivado_mode: xpg_bd
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 1
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 : isPortInterface: 0
MIG: 13:07:47 :  locked false  
MIG: 13:07:47 : HDL Language: Verilog
MIG: 13:07:47 : compInfo: false
MIG: 13:07:47 : Vivado Options xc7k325t ffg900 -2
MIG: 13:07:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:07:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:07:47 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:07:47 : I am in catch area
MIG: 13:07:47 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:07:55 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:07:55 : Component_Name: block_design_mig_7series_0_0
MIG: 13:07:55 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:07:55 : Moving block_design_mig_7series_0_0 ...
MIG: 13:07:55 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:07:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:07:55 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 13:07:55 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 13:07:55 : ################# RUNNING MIG BATCH ###################
MIG: 13:07:55 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:07:55 : synp_flow:  -- synthesis_mode: Other
MIG: 13:07:55 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:07:55 : vivado_mode: xpg_bd
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 1
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 : isPortInterface: 0
MIG: 13:07:55 :  locked false  
MIG: 13:07:55 : HDL Language: Verilog
MIG: 13:07:55 : compInfo: false
MIG: 13:07:55 : Vivado Options xc7k325t ffg900 -2
MIG: 13:07:55 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:07:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:07:55 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:07:55 : I am in catch area
MIG: 13:07:55 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:08:03 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:08:03 : Component_Name: block_design_mig_7series_0_0
MIG: 13:08:03 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:08:03 : Moving block_design_mig_7series_0_0 ...
MIG: 13:08:03 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 13:08:03 : Running implementation.xit
MIG: 13:08:03 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 13:08:03 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 13:08:03 : ################# RUNNING MIG BATCH ###################
MIG: 13:08:03 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 13:08:03 : synp_flow:  -- synthesis_mode: Other
MIG: 13:08:03 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 13:08:03 : vivado_mode: xpg_bd
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 1
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 : isPortInterface: 0
MIG: 13:08:03 :  locked false  
MIG: 13:08:03 : HDL Language: Verilog
MIG: 13:08:03 : compInfo: false
MIG: 13:08:03 : Vivado Options xc7k325t ffg900 -2
MIG: 13:08:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:08:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:08:03 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 13:08:03 : I am in catch area
MIG: 13:08:03 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 13:08:12 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 13:08:12 : Component_Name: block_design_mig_7series_0_0
MIG: 13:08:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 13:08:12 : Moving block_design_mig_7series_0_0 ...
MIG: 13:08:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:48 : Running synthesis.xit
MIG: 14:11:48 : ################# RUNNING MIG BATCH ###################
MIG: 14:11:48 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:11:48 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:48 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:11:48 : vivado_mode: xpg_bd
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 1
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 : isPortInterface: 0
MIG: 14:11:48 :  locked false  
MIG: 14:11:48 : HDL Language: Verilog
MIG: 14:11:48 : compInfo: false
MIG: 14:11:48 : Vivado Options xc7k325t ffg900 -2
MIG: 14:11:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:11:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:11:48 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:11:48 : I am in catch area
MIG: 14:11:48 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:57 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:11:57 : Component_Name: block_design_mig_7series_0_0
MIG: 14:11:57 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:11:57 : Moving block_design_mig_7series_0_0 ...
MIG: 14:11:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:57 : Running vlog_synth_rpr.xit
MIG: 14:11:57 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:11:57 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 14:11:57 : ################# RUNNING MIG BATCH ###################
MIG: 14:11:57 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:11:57 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:57 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:11:57 : vivado_mode: xpg_bd
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 1
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 : isPortInterface: 0
MIG: 14:11:57 :  locked false  
MIG: 14:11:57 : HDL Language: Verilog
MIG: 14:11:57 : compInfo: false
MIG: 14:11:57 : Vivado Options xc7k325t ffg900 -2
MIG: 14:11:57 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:11:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:11:57 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:11:57 : I am in catch area
MIG: 14:11:57 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:12:06 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:12:06 : Component_Name: block_design_mig_7series_0_0
MIG: 14:12:06 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:12:06 : Moving block_design_mig_7series_0_0 ...
MIG: 14:12:06 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:12:06 : Running simulation.xit
MIG: 14:12:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:12:06 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:12:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:12:06 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:12:06 : vivado_mode: xpg_bd
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 1
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 : isPortInterface: 0
MIG: 14:12:06 :  locked false  
MIG: 14:12:06 : HDL Language: Verilog
MIG: 14:12:06 : compInfo: false
MIG: 14:12:06 : Vivado Options xc7k325t ffg900 -2
MIG: 14:12:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:12:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:12:06 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:12:06 : I am in catch area
MIG: 14:12:06 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:12:14 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:12:14 : Component_Name: block_design_mig_7series_0_0
MIG: 14:12:14 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:12:14 : Moving block_design_mig_7series_0_0 ...
MIG: 14:12:14 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:12:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:12:14 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:12:14 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 14:12:14 : ################# RUNNING MIG BATCH ###################
MIG: 14:12:14 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:12:14 : synp_flow:  -- synthesis_mode: Other
MIG: 14:12:14 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:12:14 : vivado_mode: xpg_bd
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 1
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 : isPortInterface: 0
MIG: 14:12:14 :  locked false  
MIG: 14:12:14 : HDL Language: Verilog
MIG: 14:12:14 : compInfo: false
MIG: 14:12:14 : Vivado Options xc7k325t ffg900 -2
MIG: 14:12:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:12:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:12:14 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:12:14 : I am in catch area
MIG: 14:12:14 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:12:23 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:12:23 : Component_Name: block_design_mig_7series_0_0
MIG: 14:12:23 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:12:23 : Moving block_design_mig_7series_0_0 ...
MIG: 14:12:23 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:12:23 : Running implementation.xit
MIG: 14:12:23 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:12:23 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 14:12:23 : ################# RUNNING MIG BATCH ###################
MIG: 14:12:23 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:12:23 : synp_flow:  -- synthesis_mode: Other
MIG: 14:12:23 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:12:23 : vivado_mode: xpg_bd
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 1
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 : isPortInterface: 0
MIG: 14:12:23 :  locked false  
MIG: 14:12:23 : HDL Language: Verilog
MIG: 14:12:23 : compInfo: false
MIG: 14:12:23 : Vivado Options xc7k325t ffg900 -2
MIG: 14:12:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:12:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:12:23 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:12:23 : I am in catch area
MIG: 14:12:23 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:12:32 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:12:32 : Component_Name: block_design_mig_7series_0_0
MIG: 14:12:32 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:12:32 : Moving block_design_mig_7series_0_0 ...
MIG: 14:12:32 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:10 : Running synthesis.xit
MIG: 14:57:10 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:10 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:57:10 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:10 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:57:10 : vivado_mode: xpg_bd
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 1
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 : isPortInterface: 0
MIG: 14:57:10 :  locked false  
MIG: 14:57:10 : HDL Language: Verilog
MIG: 14:57:10 : compInfo: false
MIG: 14:57:10 : Vivado Options xc7k325t ffg900 -2
MIG: 14:57:10 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:57:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:57:10 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:57:10 : I am in catch area
MIG: 14:57:10 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:18 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:57:18 : Component_Name: block_design_mig_7series_0_0
MIG: 14:57:18 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:57:18 : Moving block_design_mig_7series_0_0 ...
MIG: 14:57:18 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:18 : Running vlog_synth_rpr.xit
MIG: 14:57:18 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:57:18 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 14:57:18 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:18 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:57:18 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:18 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:57:18 : vivado_mode: xpg_bd
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 1
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 : isPortInterface: 0
MIG: 14:57:18 :  locked false  
MIG: 14:57:18 : HDL Language: Verilog
MIG: 14:57:18 : compInfo: false
MIG: 14:57:18 : Vivado Options xc7k325t ffg900 -2
MIG: 14:57:18 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:57:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:57:18 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:57:18 : I am in catch area
MIG: 14:57:18 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:26 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:57:26 : Component_Name: block_design_mig_7series_0_0
MIG: 14:57:26 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:57:26 : Moving block_design_mig_7series_0_0 ...
MIG: 14:57:26 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:26 : Running simulation.xit
MIG: 14:57:26 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:26 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:57:26 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:26 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:57:26 : vivado_mode: xpg_bd
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 1
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 : isPortInterface: 0
MIG: 14:57:26 :  locked false  
MIG: 14:57:26 : HDL Language: Verilog
MIG: 14:57:26 : compInfo: false
MIG: 14:57:26 : Vivado Options xc7k325t ffg900 -2
MIG: 14:57:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:57:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:57:26 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:57:26 : I am in catch area
MIG: 14:57:26 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:35 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:57:35 : Component_Name: block_design_mig_7series_0_0
MIG: 14:57:35 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:57:35 : Moving block_design_mig_7series_0_0 ...
MIG: 14:57:35 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:57:35 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:57:35 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 14:57:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:35 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:57:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:35 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:57:35 : vivado_mode: xpg_bd
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 1
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 : isPortInterface: 0
MIG: 14:57:35 :  locked false  
MIG: 14:57:35 : HDL Language: Verilog
MIG: 14:57:35 : compInfo: false
MIG: 14:57:35 : Vivado Options xc7k325t ffg900 -2
MIG: 14:57:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:57:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:57:35 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:57:35 : I am in catch area
MIG: 14:57:35 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:43 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:57:43 : Component_Name: block_design_mig_7series_0_0
MIG: 14:57:43 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:57:43 : Moving block_design_mig_7series_0_0 ...
MIG: 14:57:43 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:57:43 : Running implementation.xit
MIG: 14:57:43 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:57:43 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 14:57:43 : ################# RUNNING MIG BATCH ###################
MIG: 14:57:43 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:57:43 : synp_flow:  -- synthesis_mode: Other
MIG: 14:57:43 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:57:43 : vivado_mode: xpg_bd
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 1
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 : isPortInterface: 0
MIG: 14:57:43 :  locked false  
MIG: 14:57:43 : HDL Language: Verilog
MIG: 14:57:43 : compInfo: false
MIG: 14:57:43 : Vivado Options xc7k325t ffg900 -2
MIG: 14:57:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:57:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:57:43 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:57:43 : I am in catch area
MIG: 14:57:43 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:57:52 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 14:57:52 : Component_Name: block_design_mig_7series_0_0
MIG: 14:57:52 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:57:52 : Moving block_design_mig_7series_0_0 ...
MIG: 14:57:52 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:18:20 : Running synthesis.xit
MIG: 15:18:20 : ################# RUNNING MIG BATCH ###################
MIG: 15:18:20 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:18:20 : synp_flow:  -- synthesis_mode: Other
MIG: 15:18:20 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:18:20 : vivado_mode: xpg_bd
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 1
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 : isPortInterface: 0
MIG: 15:18:20 :  locked false  
MIG: 15:18:20 : HDL Language: Verilog
MIG: 15:18:20 : compInfo: false
MIG: 15:18:20 : Vivado Options xc7k325t ffg900 -2
MIG: 15:18:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:18:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:18:20 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:18:20 : I am in catch area
MIG: 15:18:20 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:18:28 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:18:28 : Component_Name: block_design_mig_7series_0_0
MIG: 15:18:28 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:18:28 : Moving block_design_mig_7series_0_0 ...
MIG: 15:18:28 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:18:29 : Running vlog_synth_rpr.xit
MIG: 15:18:29 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:18:29 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:18:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:18:29 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:18:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:18:29 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:18:29 : vivado_mode: xpg_bd
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 1
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 : isPortInterface: 0
MIG: 15:18:29 :  locked false  
MIG: 15:18:29 : HDL Language: Verilog
MIG: 15:18:29 : compInfo: false
MIG: 15:18:29 : Vivado Options xc7k325t ffg900 -2
MIG: 15:18:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:18:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:18:29 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:18:29 : I am in catch area
MIG: 15:18:29 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:18:37 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:18:37 : Component_Name: block_design_mig_7series_0_0
MIG: 15:18:37 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:18:37 : Moving block_design_mig_7series_0_0 ...
MIG: 15:18:37 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:18:37 : Running simulation.xit
MIG: 15:18:37 : ################# RUNNING MIG BATCH ###################
MIG: 15:18:37 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:18:37 : synp_flow:  -- synthesis_mode: Other
MIG: 15:18:37 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:18:37 : vivado_mode: xpg_bd
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 1
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 : isPortInterface: 0
MIG: 15:18:37 :  locked false  
MIG: 15:18:37 : HDL Language: Verilog
MIG: 15:18:37 : compInfo: false
MIG: 15:18:37 : Vivado Options xc7k325t ffg900 -2
MIG: 15:18:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:18:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:18:37 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:18:37 : I am in catch area
MIG: 15:18:37 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:18:45 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:18:45 : Component_Name: block_design_mig_7series_0_0
MIG: 15:18:45 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:18:45 : Moving block_design_mig_7series_0_0 ...
MIG: 15:18:45 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:18:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:18:45 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:18:45 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:18:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:18:45 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:18:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:18:45 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:18:45 : vivado_mode: xpg_bd
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 1
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 : isPortInterface: 0
MIG: 15:18:45 :  locked false  
MIG: 15:18:45 : HDL Language: Verilog
MIG: 15:18:45 : compInfo: false
MIG: 15:18:45 : Vivado Options xc7k325t ffg900 -2
MIG: 15:18:45 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:18:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:18:45 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:18:45 : I am in catch area
MIG: 15:18:45 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:18:54 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:18:54 : Component_Name: block_design_mig_7series_0_0
MIG: 15:18:54 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:18:54 : Moving block_design_mig_7series_0_0 ...
MIG: 15:18:54 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:18:54 : Running implementation.xit
MIG: 15:18:54 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:18:54 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:18:54 : ################# RUNNING MIG BATCH ###################
MIG: 15:18:54 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:18:54 : synp_flow:  -- synthesis_mode: Other
MIG: 15:18:54 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:18:54 : vivado_mode: xpg_bd
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 1
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 : isPortInterface: 0
MIG: 15:18:54 :  locked false  
MIG: 15:18:54 : HDL Language: Verilog
MIG: 15:18:54 : compInfo: false
MIG: 15:18:54 : Vivado Options xc7k325t ffg900 -2
MIG: 15:18:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:18:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:18:54 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:18:54 : I am in catch area
MIG: 15:18:54 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:19:03 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:19:03 : Component_Name: block_design_mig_7series_0_0
MIG: 15:19:03 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:19:03 : Moving block_design_mig_7series_0_0 ...
MIG: 15:19:03 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:58:41 : Running synthesis.xit
MIG: 17:58:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:58:41 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:58:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:58:41 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:58:41 : vivado_mode: xpg_bd
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 1
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:41 : isPortInterface: 0
MIG: 17:58:42 : isPortInterface: 0
MIG: 17:58:42 : isPortInterface: 0
MIG: 17:58:42 :  locked false  
MIG: 17:58:42 : HDL Language: Verilog
MIG: 17:58:42 : compInfo: false
MIG: 17:58:42 : Vivado Options xc7k325t ffg900 -2
MIG: 17:58:42 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:58:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:58:42 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:58:42 : I am in catch area
MIG: 17:58:42 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:58:50 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 17:58:50 : Component_Name: block_design_mig_7series_0_0
MIG: 17:58:50 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:58:50 : Moving block_design_mig_7series_0_0 ...
MIG: 17:58:50 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:58:50 : Running vlog_synth_rpr.xit
MIG: 17:58:50 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:58:50 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 17:58:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:58:50 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:58:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:58:50 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:58:50 : vivado_mode: xpg_bd
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 1
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 : isPortInterface: 0
MIG: 17:58:50 :  locked false  
MIG: 17:58:50 : HDL Language: Verilog
MIG: 17:58:50 : compInfo: false
MIG: 17:58:50 : Vivado Options xc7k325t ffg900 -2
MIG: 17:58:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:58:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:58:50 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:58:50 : I am in catch area
MIG: 17:58:50 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:58:59 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 17:58:59 : Component_Name: block_design_mig_7series_0_0
MIG: 17:58:59 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:58:59 : Moving block_design_mig_7series_0_0 ...
MIG: 17:58:59 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:58:59 : Running simulation.xit
MIG: 17:58:59 : ################# RUNNING MIG BATCH ###################
MIG: 17:58:59 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:58:59 : synp_flow:  -- synthesis_mode: Other
MIG: 17:58:59 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:58:59 : vivado_mode: xpg_bd
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 1
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 : isPortInterface: 0
MIG: 17:58:59 :  locked false  
MIG: 17:58:59 : HDL Language: Verilog
MIG: 17:58:59 : compInfo: false
MIG: 17:58:59 : Vivado Options xc7k325t ffg900 -2
MIG: 17:58:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:58:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:58:59 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:58:59 : I am in catch area
MIG: 17:58:59 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:59:07 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 17:59:07 : Component_Name: block_design_mig_7series_0_0
MIG: 17:59:07 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:59:07 : Moving block_design_mig_7series_0_0 ...
MIG: 17:59:07 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:59:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:59:08 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:59:08 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 17:59:08 : ################# RUNNING MIG BATCH ###################
MIG: 17:59:08 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:59:08 : synp_flow:  -- synthesis_mode: Other
MIG: 17:59:08 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:59:08 : vivado_mode: xpg_bd
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 1
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 : isPortInterface: 0
MIG: 17:59:08 :  locked false  
MIG: 17:59:08 : HDL Language: Verilog
MIG: 17:59:08 : compInfo: false
MIG: 17:59:08 : Vivado Options xc7k325t ffg900 -2
MIG: 17:59:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:59:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:59:08 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:59:08 : I am in catch area
MIG: 17:59:08 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:59:16 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 17:59:16 : Component_Name: block_design_mig_7series_0_0
MIG: 17:59:16 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:59:16 : Moving block_design_mig_7series_0_0 ...
MIG: 17:59:16 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:59:16 : Running implementation.xit
MIG: 17:59:16 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:59:16 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 17:59:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:59:16 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:59:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:59:16 : outputDirectory: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:59:16 : vivado_mode: xpg_bd
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 1
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 : isPortInterface: 0
MIG: 17:59:16 :  locked false  
MIG: 17:59:16 : HDL Language: Verilog
MIG: 17:59:16 : compInfo: false
MIG: 17:59:16 : Vivado Options xc7k325t ffg900 -2
MIG: 17:59:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 17:59:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:59:16 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 17:59:16 : I am in catch area
MIG: 17:59:16 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:59:25 : XML_INPUT_FILE: /home/rumney/Documents/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 17:59:25 : Component_Name: block_design_mig_7series_0_0
MIG: 17:59:25 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:59:25 : Moving block_design_mig_7series_0_0 ...
MIG: 17:59:25 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:54:54 : Running synthesis.xit
MIG: 11:54:54 : ################# RUNNING MIG BATCH ###################
MIG: 11:54:54 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:54:54 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:54 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:54:54 : vivado_mode: xpg_bd
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 1
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 : isPortInterface: 0
MIG: 11:54:54 :  locked false  
MIG: 11:54:54 : HDL Language: Verilog
MIG: 11:54:54 : compInfo: false
MIG: 11:54:54 : Vivado Options xc7k325t ffg900 -2
MIG: 11:54:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:54:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:54:54 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:54:54 : I am in catch area
MIG: 11:54:54 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:03 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:55:03 : Component_Name: block_design_mig_7series_0_0
MIG: 11:55:03 : Moving block_design_mig_7series_0_0 ...
MIG: 11:55:03 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:03 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:55:03 : Running vlog_synth_rpr.xit
MIG: 11:55:03 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:55:03 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:55:03 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:03 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:55:03 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:03 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:55:03 : vivado_mode: xpg_bd
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 1
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 : isPortInterface: 0
MIG: 11:55:03 :  locked false  
MIG: 11:55:03 : HDL Language: Verilog
MIG: 11:55:03 : compInfo: false
MIG: 11:55:03 : Vivado Options xc7k325t ffg900 -2
MIG: 11:55:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:55:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:03 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:03 : I am in catch area
MIG: 11:55:03 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:11 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:55:11 : Component_Name: block_design_mig_7series_0_0
MIG: 11:55:11 : Moving block_design_mig_7series_0_0 ...
MIG: 11:55:11 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:11 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:55:11 : Running simulation.xit
MIG: 11:55:11 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:11 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:55:11 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:11 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:55:11 : vivado_mode: xpg_bd
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 1
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 :  locked false  
MIG: 11:55:11 : HDL Language: Verilog
MIG: 11:55:11 : compInfo: false
MIG: 11:55:11 : Vivado Options xc7k325t ffg900 -2
MIG: 11:55:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:55:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:11 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:11 : I am in catch area
MIG: 11:55:11 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:20 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:55:20 : Component_Name: block_design_mig_7series_0_0
MIG: 11:55:20 : Moving block_design_mig_7series_0_0 ...
MIG: 11:55:20 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:20 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:55:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:55:20 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:55:20 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:55:20 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:20 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:55:20 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:20 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:55:20 : vivado_mode: xpg_bd
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 1
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 : isPortInterface: 0
MIG: 11:55:20 :  locked false  
MIG: 11:55:20 : HDL Language: Verilog
MIG: 11:55:20 : compInfo: false
MIG: 11:55:20 : Vivado Options xc7k325t ffg900 -2
MIG: 11:55:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:55:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:20 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:20 : I am in catch area
MIG: 11:55:20 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:28 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:55:28 : Component_Name: block_design_mig_7series_0_0
MIG: 11:55:28 : Moving block_design_mig_7series_0_0 ...
MIG: 11:55:28 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:28 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:55:28 : Running implementation.xit
MIG: 11:55:28 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:55:28 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:55:28 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:28 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:55:28 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:28 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:55:28 : vivado_mode: xpg_bd
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 1
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 : isPortInterface: 0
MIG: 11:55:28 :  locked false  
MIG: 11:55:28 : HDL Language: Verilog
MIG: 11:55:28 : compInfo: false
MIG: 11:55:28 : Vivado Options xc7k325t ffg900 -2
MIG: 11:55:28 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:55:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:28 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:28 : I am in catch area
MIG: 11:55:28 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:36 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:55:36 : Component_Name: block_design_mig_7series_0_0
MIG: 11:55:36 : Moving block_design_mig_7series_0_0 ...
MIG: 11:55:36 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:36 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:58:08 : Running synthesis.xit
MIG: 11:58:08 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:08 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:58:08 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:08 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:58:08 : vivado_mode: xpg_bd
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 1
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 : isPortInterface: 0
MIG: 11:58:08 :  locked false  
MIG: 11:58:08 : HDL Language: Verilog
MIG: 11:58:08 : compInfo: false
MIG: 11:58:08 : Vivado Options xc7k325t ffg900 -2
MIG: 11:58:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:58:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:08 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:08 : I am in catch area
MIG: 11:58:08 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:16 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:58:16 : Component_Name: block_design_mig_7series_0_0
MIG: 11:58:16 : Moving block_design_mig_7series_0_0 ...
MIG: 11:58:16 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:16 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:58:16 : Running vlog_synth_rpr.xit
MIG: 11:58:16 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:58:16 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:16 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:16 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:58:16 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:16 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:58:16 : vivado_mode: xpg_bd
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 1
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 : isPortInterface: 0
MIG: 11:58:16 :  locked false  
MIG: 11:58:16 : HDL Language: Verilog
MIG: 11:58:16 : compInfo: false
MIG: 11:58:16 : Vivado Options xc7k325t ffg900 -2
MIG: 11:58:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:58:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:16 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:16 : I am in catch area
MIG: 11:58:16 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:25 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:58:25 : Component_Name: block_design_mig_7series_0_0
MIG: 11:58:25 : Moving block_design_mig_7series_0_0 ...
MIG: 11:58:25 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:25 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:58:25 : Running simulation.xit
MIG: 11:58:25 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:58:25 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:25 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:25 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:58:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:25 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:58:25 : vivado_mode: xpg_bd
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 1
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 : isPortInterface: 0
MIG: 11:58:25 :  locked false  
MIG: 11:58:25 : HDL Language: Verilog
MIG: 11:58:25 : compInfo: false
MIG: 11:58:25 : Vivado Options xc7k325t ffg900 -2
MIG: 11:58:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:58:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:25 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:25 : I am in catch area
MIG: 11:58:25 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:33 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:58:33 : Component_Name: block_design_mig_7series_0_0
MIG: 11:58:33 : Moving block_design_mig_7series_0_0 ...
MIG: 11:58:33 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:33 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:58:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:58:33 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:58:33 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:33 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:58:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:33 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:58:33 : vivado_mode: xpg_bd
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 1
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 : isPortInterface: 0
MIG: 11:58:33 :  locked false  
MIG: 11:58:33 : HDL Language: Verilog
MIG: 11:58:33 : compInfo: false
MIG: 11:58:33 : Vivado Options xc7k325t ffg900 -2
MIG: 11:58:33 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:58:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:33 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:33 : I am in catch area
MIG: 11:58:33 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:42 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:58:42 : Component_Name: block_design_mig_7series_0_0
MIG: 11:58:42 : Moving block_design_mig_7series_0_0 ...
MIG: 11:58:42 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:42 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:58:42 : Running implementation.xit
MIG: 11:58:42 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:58:42 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:42 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:42 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:58:42 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:42 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:58:42 : vivado_mode: xpg_bd
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 1
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 : isPortInterface: 0
MIG: 11:58:42 :  locked false  
MIG: 11:58:42 : HDL Language: Verilog
MIG: 11:58:42 : compInfo: false
MIG: 11:58:42 : Vivado Options xc7k325t ffg900 -2
MIG: 11:58:42 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:58:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:42 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:42 : I am in catch area
MIG: 11:58:42 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:51 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 11:58:51 : Component_Name: block_design_mig_7series_0_0
MIG: 11:58:51 : Moving block_design_mig_7series_0_0 ...
MIG: 11:58:51 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:51 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:28:04 : Running synthesis.xit
MIG: 12:28:04 : ################# RUNNING MIG BATCH ###################
MIG: 12:28:04 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:28:04 : synp_flow:  -- synthesis_mode: Other
MIG: 12:28:04 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:28:04 : vivado_mode: xpg_bd
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 1
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 : isPortInterface: 0
MIG: 12:28:04 :  locked false  
MIG: 12:28:04 : HDL Language: Verilog
MIG: 12:28:04 : compInfo: false
MIG: 12:28:04 : Vivado Options xc7k325t ffg900 -2
MIG: 12:28:04 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:28:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:28:04 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:28:04 : I am in catch area
MIG: 12:28:04 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:28:12 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:28:12 : Component_Name: block_design_mig_7series_0_0
MIG: 12:28:12 : Moving block_design_mig_7series_0_0 ...
MIG: 12:28:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:28:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:28:12 : Running vlog_synth_rpr.xit
MIG: 12:28:12 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:28:12 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:28:12 : ################# RUNNING MIG BATCH ###################
MIG: 12:28:12 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:28:12 : synp_flow:  -- synthesis_mode: Other
MIG: 12:28:12 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:28:12 : vivado_mode: xpg_bd
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 1
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 : isPortInterface: 0
MIG: 12:28:12 :  locked false  
MIG: 12:28:12 : HDL Language: Verilog
MIG: 12:28:12 : compInfo: false
MIG: 12:28:12 : Vivado Options xc7k325t ffg900 -2
MIG: 12:28:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:28:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:28:12 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:28:12 : I am in catch area
MIG: 12:28:12 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:28:20 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:28:20 : Component_Name: block_design_mig_7series_0_0
MIG: 12:28:20 : Moving block_design_mig_7series_0_0 ...
MIG: 12:28:20 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:28:20 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:28:51 : Running synthesis.xit
MIG: 12:28:51 : ################# RUNNING MIG BATCH ###################
MIG: 12:28:51 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:28:51 : synp_flow:  -- synthesis_mode: Other
MIG: 12:28:51 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:28:51 : vivado_mode: xpg_bd
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 1
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 : isPortInterface: 0
MIG: 12:28:51 :  locked false  
MIG: 12:28:51 : HDL Language: Verilog
MIG: 12:28:51 : compInfo: false
MIG: 12:28:51 : Vivado Options xc7k325t ffg900 -2
MIG: 12:28:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:28:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:28:51 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:28:51 : I am in catch area
MIG: 12:28:51 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:29:00 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:29:00 : Component_Name: block_design_mig_7series_0_0
MIG: 12:29:00 : Moving block_design_mig_7series_0_0 ...
MIG: 12:29:00 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:29:00 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:29:00 : Running vlog_synth_rpr.xit
MIG: 12:29:00 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:29:00 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:29:00 : ################# RUNNING MIG BATCH ###################
MIG: 12:29:00 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:29:00 : synp_flow:  -- synthesis_mode: Other
MIG: 12:29:00 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:29:00 : vivado_mode: xpg_bd
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 1
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 : isPortInterface: 0
MIG: 12:29:00 :  locked false  
MIG: 12:29:00 : HDL Language: Verilog
MIG: 12:29:00 : compInfo: false
MIG: 12:29:00 : Vivado Options xc7k325t ffg900 -2
MIG: 12:29:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:29:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:29:00 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:29:00 : I am in catch area
MIG: 12:29:00 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:29:08 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:29:08 : Component_Name: block_design_mig_7series_0_0
MIG: 12:29:08 : Moving block_design_mig_7series_0_0 ...
MIG: 12:29:08 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:29:08 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:29:08 : Running simulation.xit
MIG: 12:29:08 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:29:08 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:29:08 : ################# RUNNING MIG BATCH ###################
MIG: 12:29:08 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:29:08 : synp_flow:  -- synthesis_mode: Other
MIG: 12:29:08 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:29:08 : vivado_mode: xpg_bd
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 1
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 : isPortInterface: 0
MIG: 12:29:08 :  locked false  
MIG: 12:29:08 : HDL Language: Verilog
MIG: 12:29:08 : compInfo: false
MIG: 12:29:08 : Vivado Options xc7k325t ffg900 -2
MIG: 12:29:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:29:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:29:08 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:29:08 : I am in catch area
MIG: 12:29:08 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:29:17 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:29:17 : Component_Name: block_design_mig_7series_0_0
MIG: 12:29:17 : Moving block_design_mig_7series_0_0 ...
MIG: 12:29:17 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:29:17 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:29:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:29:17 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:29:17 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:29:17 : ################# RUNNING MIG BATCH ###################
MIG: 12:29:17 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:29:17 : synp_flow:  -- synthesis_mode: Other
MIG: 12:29:17 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:29:17 : vivado_mode: xpg_bd
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 1
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 : isPortInterface: 0
MIG: 12:29:17 :  locked false  
MIG: 12:29:17 : HDL Language: Verilog
MIG: 12:29:17 : compInfo: false
MIG: 12:29:17 : Vivado Options xc7k325t ffg900 -2
MIG: 12:29:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:29:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:29:17 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:29:17 : I am in catch area
MIG: 12:29:17 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:29:25 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:29:25 : Component_Name: block_design_mig_7series_0_0
MIG: 12:29:25 : Moving block_design_mig_7series_0_0 ...
MIG: 12:29:25 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:29:25 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:29:25 : Running implementation.xit
MIG: 12:29:25 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:29:25 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 12:29:25 : ################# RUNNING MIG BATCH ###################
MIG: 12:29:25 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:29:25 : synp_flow:  -- synthesis_mode: Other
MIG: 12:29:25 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:29:25 : vivado_mode: xpg_bd
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 1
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 : isPortInterface: 0
MIG: 12:29:25 :  locked false  
MIG: 12:29:25 : HDL Language: Verilog
MIG: 12:29:25 : compInfo: false
MIG: 12:29:25 : Vivado Options xc7k325t ffg900 -2
MIG: 12:29:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:29:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:29:25 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:29:25 : I am in catch area
MIG: 12:29:25 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:29:33 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 12:29:33 : Component_Name: block_design_mig_7series_0_0
MIG: 12:29:33 : Moving block_design_mig_7series_0_0 ...
MIG: 12:29:33 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:29:33 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:03:23 : Running synthesis.xit
MIG: 18:03:23 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:23 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:03:23 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:23 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:03:23 : vivado_mode: xpg_bd
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 1
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 : isPortInterface: 0
MIG: 18:03:23 :  locked false  
MIG: 18:03:23 : HDL Language: Verilog
MIG: 18:03:23 : compInfo: false
MIG: 18:03:23 : Vivado Options xc7k325t ffg900 -2
MIG: 18:03:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:03:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:03:23 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:23 : I am in catch area
MIG: 18:03:23 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:32 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:03:32 : Component_Name: block_design_mig_7series_0_0
MIG: 18:03:32 : Moving block_design_mig_7series_0_0 ...
MIG: 18:03:32 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:32 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:03:32 : Running vlog_synth_rpr.xit
MIG: 18:03:32 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:03:32 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:03:32 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:32 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:03:32 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:32 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:03:32 : vivado_mode: xpg_bd
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 1
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 : isPortInterface: 0
MIG: 18:03:32 :  locked false  
MIG: 18:03:32 : HDL Language: Verilog
MIG: 18:03:32 : compInfo: false
MIG: 18:03:32 : Vivado Options xc7k325t ffg900 -2
MIG: 18:03:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:03:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:03:32 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:32 : I am in catch area
MIG: 18:03:32 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:40 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:03:40 : Component_Name: block_design_mig_7series_0_0
MIG: 18:03:40 : Moving block_design_mig_7series_0_0 ...
MIG: 18:03:40 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:40 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:03:40 : Running simulation.xit
MIG: 18:03:40 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:03:40 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:03:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:40 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:03:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:40 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:03:40 : vivado_mode: xpg_bd
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 1
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 : isPortInterface: 0
MIG: 18:03:40 :  locked false  
MIG: 18:03:40 : HDL Language: Verilog
MIG: 18:03:40 : compInfo: false
MIG: 18:03:40 : Vivado Options xc7k325t ffg900 -2
MIG: 18:03:40 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:03:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:03:40 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:40 : I am in catch area
MIG: 18:03:40 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:49 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:03:49 : Component_Name: block_design_mig_7series_0_0
MIG: 18:03:49 : Moving block_design_mig_7series_0_0 ...
MIG: 18:03:49 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:49 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:03:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:03:49 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:03:49 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:03:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:49 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:03:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:49 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:03:49 : vivado_mode: xpg_bd
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 1
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 : isPortInterface: 0
MIG: 18:03:49 :  locked false  
MIG: 18:03:49 : HDL Language: Verilog
MIG: 18:03:49 : compInfo: false
MIG: 18:03:49 : Vivado Options xc7k325t ffg900 -2
MIG: 18:03:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:03:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:03:49 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:49 : I am in catch area
MIG: 18:03:49 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:03:57 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:03:57 : Component_Name: block_design_mig_7series_0_0
MIG: 18:03:57 : Moving block_design_mig_7series_0_0 ...
MIG: 18:03:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:57 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:03:57 : Running implementation.xit
MIG: 18:03:57 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:03:57 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:03:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:03:57 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:03:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:03:57 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:03:57 : vivado_mode: xpg_bd
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 1
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 : isPortInterface: 0
MIG: 18:03:57 :  locked false  
MIG: 18:03:57 : HDL Language: Verilog
MIG: 18:03:57 : compInfo: false
MIG: 18:03:57 : Vivado Options xc7k325t ffg900 -2
MIG: 18:03:57 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:03:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:03:57 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:03:57 : I am in catch area
MIG: 18:03:57 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:04:06 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:04:06 : Component_Name: block_design_mig_7series_0_0
MIG: 18:04:06 : Moving block_design_mig_7series_0_0 ...
MIG: 18:04:06 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:04:06 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:09:26 : Running synthesis.xit
MIG: 18:09:26 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:26 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:09:26 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:26 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:09:26 : vivado_mode: xpg_bd
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 1
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 : isPortInterface: 0
MIG: 18:09:26 :  locked false  
MIG: 18:09:26 : HDL Language: Verilog
MIG: 18:09:26 : compInfo: false
MIG: 18:09:26 : Vivado Options xc7k325t ffg900 -2
MIG: 18:09:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:09:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:26 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:26 : I am in catch area
MIG: 18:09:26 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:35 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:09:35 : Component_Name: block_design_mig_7series_0_0
MIG: 18:09:35 : Moving block_design_mig_7series_0_0 ...
MIG: 18:09:35 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:35 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:09:35 : Running vlog_synth_rpr.xit
MIG: 18:09:35 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:09:35 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:09:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:35 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:09:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:35 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:09:35 : vivado_mode: xpg_bd
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 1
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 : isPortInterface: 0
MIG: 18:09:35 :  locked false  
MIG: 18:09:35 : HDL Language: Verilog
MIG: 18:09:35 : compInfo: false
MIG: 18:09:35 : Vivado Options xc7k325t ffg900 -2
MIG: 18:09:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:09:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:35 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:35 : I am in catch area
MIG: 18:09:35 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:43 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:09:43 : Component_Name: block_design_mig_7series_0_0
MIG: 18:09:43 : Moving block_design_mig_7series_0_0 ...
MIG: 18:09:43 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:43 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:09:43 : Running simulation.xit
MIG: 18:09:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:43 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:09:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:43 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:09:43 : vivado_mode: xpg_bd
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 1
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 : isPortInterface: 0
MIG: 18:09:43 :  locked false  
MIG: 18:09:43 : HDL Language: Verilog
MIG: 18:09:43 : compInfo: false
MIG: 18:09:43 : Vivado Options xc7k325t ffg900 -2
MIG: 18:09:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:09:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:43 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:43 : I am in catch area
MIG: 18:09:43 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:52 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:09:52 : Component_Name: block_design_mig_7series_0_0
MIG: 18:09:52 : Moving block_design_mig_7series_0_0 ...
MIG: 18:09:52 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:52 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:09:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:09:52 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:09:52 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:09:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:52 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:09:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:52 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:09:52 : vivado_mode: xpg_bd
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 1
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 : isPortInterface: 0
MIG: 18:09:52 :  locked false  
MIG: 18:09:52 : HDL Language: Verilog
MIG: 18:09:52 : compInfo: false
MIG: 18:09:52 : Vivado Options xc7k325t ffg900 -2
MIG: 18:09:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:09:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:52 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:09:52 : I am in catch area
MIG: 18:09:52 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:10:00 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:10:00 : Component_Name: block_design_mig_7series_0_0
MIG: 18:10:00 : Moving block_design_mig_7series_0_0 ...
MIG: 18:10:00 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:10:00 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:10:00 : Running implementation.xit
MIG: 18:10:00 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:10:00 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:10:00 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:00 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:10:00 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:00 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:10:00 : vivado_mode: xpg_bd
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 1
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 : isPortInterface: 0
MIG: 18:10:00 :  locked false  
MIG: 18:10:00 : HDL Language: Verilog
MIG: 18:10:00 : compInfo: false
MIG: 18:10:00 : Vivado Options xc7k325t ffg900 -2
MIG: 18:10:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:10:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:10:00 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:10:00 : I am in catch area
MIG: 18:10:00 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:10:08 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:10:08 : Component_Name: block_design_mig_7series_0_0
MIG: 18:10:08 : Moving block_design_mig_7series_0_0 ...
MIG: 18:10:08 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:10:08 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:50:26 : Running synthesis.xit
MIG: 18:50:26 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:26 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:50:26 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:26 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:50:26 : vivado_mode: xpg_bd
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 1
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 : isPortInterface: 0
MIG: 18:50:26 :  locked false  
MIG: 18:50:26 : HDL Language: Verilog
MIG: 18:50:26 : compInfo: false
MIG: 18:50:26 : Vivado Options xc7k325t ffg900 -2
MIG: 18:50:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:50:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:50:26 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:26 : I am in catch area
MIG: 18:50:26 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:35 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:50:35 : Component_Name: block_design_mig_7series_0_0
MIG: 18:50:35 : Moving block_design_mig_7series_0_0 ...
MIG: 18:50:35 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:35 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:50:35 : Running vlog_synth_rpr.xit
MIG: 18:50:35 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:50:35 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:50:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:35 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:50:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:35 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:50:35 : vivado_mode: xpg_bd
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 1
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 : isPortInterface: 0
MIG: 18:50:35 :  locked false  
MIG: 18:50:35 : HDL Language: Verilog
MIG: 18:50:35 : compInfo: false
MIG: 18:50:35 : Vivado Options xc7k325t ffg900 -2
MIG: 18:50:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:50:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:50:35 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:35 : I am in catch area
MIG: 18:50:35 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:43 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:50:43 : Component_Name: block_design_mig_7series_0_0
MIG: 18:50:43 : Moving block_design_mig_7series_0_0 ...
MIG: 18:50:43 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:43 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:50:43 : Running simulation.xit
MIG: 18:50:43 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:50:43 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:50:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:43 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:50:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:43 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:50:43 : vivado_mode: xpg_bd
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 1
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 : isPortInterface: 0
MIG: 18:50:43 :  locked false  
MIG: 18:50:43 : HDL Language: Verilog
MIG: 18:50:43 : compInfo: false
MIG: 18:50:43 : Vivado Options xc7k325t ffg900 -2
MIG: 18:50:43 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:50:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:50:43 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:43 : I am in catch area
MIG: 18:50:43 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:50:52 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:50:52 : Component_Name: block_design_mig_7series_0_0
MIG: 18:50:52 : Moving block_design_mig_7series_0_0 ...
MIG: 18:50:52 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:50:52 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:50:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:50:52 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:50:52 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:50:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:52 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:50:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:52 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:50:52 : vivado_mode: xpg_bd
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 1
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 : isPortInterface: 0
MIG: 18:50:52 :  locked false  
MIG: 18:50:52 : HDL Language: Verilog
MIG: 18:50:52 : compInfo: false
MIG: 18:50:52 : Vivado Options xc7k325t ffg900 -2
MIG: 18:50:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:50:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:50:52 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:50:52 : I am in catch area
MIG: 18:50:52 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:01 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:51:01 : Component_Name: block_design_mig_7series_0_0
MIG: 18:51:01 : Moving block_design_mig_7series_0_0 ...
MIG: 18:51:01 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:01 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:51:01 : Running implementation.xit
MIG: 18:51:01 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:51:01 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:51:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:01 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:51:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:01 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:51:01 : vivado_mode: xpg_bd
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 1
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 : isPortInterface: 0
MIG: 18:51:01 :  locked false  
MIG: 18:51:01 : HDL Language: Verilog
MIG: 18:51:01 : compInfo: false
MIG: 18:51:01 : Vivado Options xc7k325t ffg900 -2
MIG: 18:51:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:51:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:01 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:51:01 : I am in catch area
MIG: 18:51:01 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:09 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:51:09 : Component_Name: block_design_mig_7series_0_0
MIG: 18:51:09 : Moving block_design_mig_7series_0_0 ...
MIG: 18:51:09 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:09 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:55:22 : Running synthesis.xit
MIG: 18:55:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:55:22 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:55:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:55:22 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:55:22 : vivado_mode: xpg_bd
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 1
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 : isPortInterface: 0
MIG: 18:55:22 :  locked false  
MIG: 18:55:22 : HDL Language: Verilog
MIG: 18:55:22 : compInfo: false
MIG: 18:55:22 : Vivado Options xc7k325t ffg900 -2
MIG: 18:55:22 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:55:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:55:22 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:55:22 : I am in catch area
MIG: 18:55:22 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:55:31 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:55:31 : Component_Name: block_design_mig_7series_0_0
MIG: 18:55:31 : Moving block_design_mig_7series_0_0 ...
MIG: 18:55:31 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:55:31 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:55:31 : Running vlog_synth_rpr.xit
MIG: 18:55:31 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:55:31 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:55:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:55:31 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:55:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:55:31 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:55:31 : vivado_mode: xpg_bd
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 1
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 : isPortInterface: 0
MIG: 18:55:31 :  locked false  
MIG: 18:55:31 : HDL Language: Verilog
MIG: 18:55:31 : compInfo: false
MIG: 18:55:31 : Vivado Options xc7k325t ffg900 -2
MIG: 18:55:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:55:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:55:31 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:55:31 : I am in catch area
MIG: 18:55:31 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:55:39 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:55:39 : Component_Name: block_design_mig_7series_0_0
MIG: 18:55:39 : Moving block_design_mig_7series_0_0 ...
MIG: 18:55:39 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:55:39 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:55:39 : Running simulation.xit
MIG: 18:55:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:55:39 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:55:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:55:39 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:55:39 : vivado_mode: xpg_bd
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 1
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 : isPortInterface: 0
MIG: 18:55:39 :  locked false  
MIG: 18:55:39 : HDL Language: Verilog
MIG: 18:55:39 : compInfo: false
MIG: 18:55:39 : Vivado Options xc7k325t ffg900 -2
MIG: 18:55:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:55:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:55:39 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:55:39 : I am in catch area
MIG: 18:55:39 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:55:48 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:55:48 : Component_Name: block_design_mig_7series_0_0
MIG: 18:55:48 : Moving block_design_mig_7series_0_0 ...
MIG: 18:55:48 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:55:48 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:55:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:55:48 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:55:48 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:55:48 : ################# RUNNING MIG BATCH ###################
MIG: 18:55:48 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:55:48 : synp_flow:  -- synthesis_mode: Other
MIG: 18:55:48 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:55:48 : vivado_mode: xpg_bd
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 1
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 : isPortInterface: 0
MIG: 18:55:48 :  locked false  
MIG: 18:55:48 : HDL Language: Verilog
MIG: 18:55:48 : compInfo: false
MIG: 18:55:48 : Vivado Options xc7k325t ffg900 -2
MIG: 18:55:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:55:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:55:48 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:55:48 : I am in catch area
MIG: 18:55:48 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:55:56 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:55:56 : Component_Name: block_design_mig_7series_0_0
MIG: 18:55:56 : Moving block_design_mig_7series_0_0 ...
MIG: 18:55:56 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:55:56 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:55:56 : Running implementation.xit
MIG: 18:55:56 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:55:56 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:55:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:55:56 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:55:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:55:56 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:55:56 : vivado_mode: xpg_bd
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 1
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 : isPortInterface: 0
MIG: 18:55:56 :  locked false  
MIG: 18:55:56 : HDL Language: Verilog
MIG: 18:55:56 : compInfo: false
MIG: 18:55:56 : Vivado Options xc7k325t ffg900 -2
MIG: 18:55:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:55:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:55:56 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:55:56 : I am in catch area
MIG: 18:55:56 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:56:05 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:56:05 : Component_Name: block_design_mig_7series_0_0
MIG: 18:56:05 : Moving block_design_mig_7series_0_0 ...
MIG: 18:56:05 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:56:05 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:18:02 : Running synthesis.xit
MIG: 19:18:02 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:02 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:18:02 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:02 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:18:02 : vivado_mode: xpg_bd
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 1
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 :  locked false  
MIG: 19:18:02 : HDL Language: Verilog
MIG: 19:18:02 : compInfo: false
MIG: 19:18:02 : Vivado Options xc7k325t ffg900 -2
MIG: 19:18:02 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:18:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:18:02 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:18:02 : I am in catch area
MIG: 19:18:02 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:10 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:18:10 : Component_Name: block_design_mig_7series_0_0
MIG: 19:18:10 : Moving block_design_mig_7series_0_0 ...
MIG: 19:18:10 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:10 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:18:10 : Running vlog_synth_rpr.xit
MIG: 19:18:10 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:18:10 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:10 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:10 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:18:10 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:10 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:18:10 : vivado_mode: xpg_bd
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 1
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 : isPortInterface: 0
MIG: 19:18:10 :  locked false  
MIG: 19:18:10 : HDL Language: Verilog
MIG: 19:18:10 : compInfo: false
MIG: 19:18:10 : Vivado Options xc7k325t ffg900 -2
MIG: 19:18:10 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:18:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:18:10 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:18:10 : I am in catch area
MIG: 19:18:10 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:19 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:18:19 : Component_Name: block_design_mig_7series_0_0
MIG: 19:18:19 : Moving block_design_mig_7series_0_0 ...
MIG: 19:18:19 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:19 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:18:19 : Running simulation.xit
MIG: 19:18:19 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:18:19 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:19 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:19 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:18:19 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:19 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:18:19 : vivado_mode: xpg_bd
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 1
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 : isPortInterface: 0
MIG: 19:18:19 :  locked false  
MIG: 19:18:19 : HDL Language: Verilog
MIG: 19:18:19 : compInfo: false
MIG: 19:18:19 : Vivado Options xc7k325t ffg900 -2
MIG: 19:18:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:18:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:18:19 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:18:19 : I am in catch area
MIG: 19:18:19 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:27 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:18:27 : Component_Name: block_design_mig_7series_0_0
MIG: 19:18:27 : Moving block_design_mig_7series_0_0 ...
MIG: 19:18:27 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:27 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:18:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:18:27 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:18:27 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:27 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:18:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:27 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:18:27 : vivado_mode: xpg_bd
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 1
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 : isPortInterface: 0
MIG: 19:18:27 :  locked false  
MIG: 19:18:27 : HDL Language: Verilog
MIG: 19:18:27 : compInfo: false
MIG: 19:18:27 : Vivado Options xc7k325t ffg900 -2
MIG: 19:18:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:18:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:18:27 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:18:27 : I am in catch area
MIG: 19:18:27 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:36 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:18:36 : Component_Name: block_design_mig_7series_0_0
MIG: 19:18:36 : Moving block_design_mig_7series_0_0 ...
MIG: 19:18:36 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:36 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:18:36 : Running implementation.xit
MIG: 19:18:36 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:18:36 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:36 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:36 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:18:36 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:36 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:18:36 : vivado_mode: xpg_bd
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 1
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 :  locked false  
MIG: 19:18:36 : HDL Language: Verilog
MIG: 19:18:36 : compInfo: false
MIG: 19:18:36 : Vivado Options xc7k325t ffg900 -2
MIG: 19:18:36 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:18:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:18:36 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:18:36 : I am in catch area
MIG: 19:18:36 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:44 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:18:44 : Component_Name: block_design_mig_7series_0_0
MIG: 19:18:44 : Moving block_design_mig_7series_0_0 ...
MIG: 19:18:44 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:44 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:25:14 : Running synthesis.xit
MIG: 19:25:14 : ################# RUNNING MIG BATCH ###################
MIG: 19:25:14 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:25:14 : synp_flow:  -- synthesis_mode: Other
MIG: 19:25:14 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:25:14 : vivado_mode: xpg_bd
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 1
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 : isPortInterface: 0
MIG: 19:25:14 :  locked false  
MIG: 19:25:14 : HDL Language: Verilog
MIG: 19:25:14 : compInfo: false
MIG: 19:25:14 : Vivado Options xc7k325t ffg900 -2
MIG: 19:25:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:25:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:25:14 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:25:14 : I am in catch area
MIG: 19:25:14 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:25:22 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:25:22 : Component_Name: block_design_mig_7series_0_0
MIG: 19:25:22 : Moving block_design_mig_7series_0_0 ...
MIG: 19:25:22 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:25:22 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:25:22 : Running vlog_synth_rpr.xit
MIG: 19:25:22 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:25:22 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:25:22 : ################# RUNNING MIG BATCH ###################
MIG: 19:25:22 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:25:22 : synp_flow:  -- synthesis_mode: Other
MIG: 19:25:22 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:25:22 : vivado_mode: xpg_bd
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 1
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 : isPortInterface: 0
MIG: 19:25:22 :  locked false  
MIG: 19:25:22 : HDL Language: Verilog
MIG: 19:25:22 : compInfo: false
MIG: 19:25:22 : Vivado Options xc7k325t ffg900 -2
MIG: 19:25:22 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:25:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:25:22 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:25:22 : I am in catch area
MIG: 19:25:22 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:25:30 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:25:30 : Component_Name: block_design_mig_7series_0_0
MIG: 19:25:30 : Moving block_design_mig_7series_0_0 ...
MIG: 19:25:30 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:25:30 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:25:30 : Running simulation.xit
MIG: 19:25:30 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:25:30 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:25:30 : ################# RUNNING MIG BATCH ###################
MIG: 19:25:30 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:25:30 : synp_flow:  -- synthesis_mode: Other
MIG: 19:25:30 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:25:30 : vivado_mode: xpg_bd
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 1
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 : isPortInterface: 0
MIG: 19:25:30 :  locked false  
MIG: 19:25:30 : HDL Language: Verilog
MIG: 19:25:30 : compInfo: false
MIG: 19:25:30 : Vivado Options xc7k325t ffg900 -2
MIG: 19:25:30 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:25:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:25:30 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:25:30 : I am in catch area
MIG: 19:25:30 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:25:38 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:25:38 : Component_Name: block_design_mig_7series_0_0
MIG: 19:25:38 : Moving block_design_mig_7series_0_0 ...
MIG: 19:25:38 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:25:38 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:25:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:25:38 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:25:38 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:25:38 : ################# RUNNING MIG BATCH ###################
MIG: 19:25:38 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:25:38 : synp_flow:  -- synthesis_mode: Other
MIG: 19:25:38 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:25:38 : vivado_mode: xpg_bd
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 1
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 : isPortInterface: 0
MIG: 19:25:38 :  locked false  
MIG: 19:25:38 : HDL Language: Verilog
MIG: 19:25:38 : compInfo: false
MIG: 19:25:38 : Vivado Options xc7k325t ffg900 -2
MIG: 19:25:38 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:25:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:25:38 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:25:38 : I am in catch area
MIG: 19:25:38 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:25:47 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:25:47 : Component_Name: block_design_mig_7series_0_0
MIG: 19:25:47 : Moving block_design_mig_7series_0_0 ...
MIG: 19:25:47 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:25:47 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:25:47 : Running implementation.xit
MIG: 19:25:47 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:25:47 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:25:47 : ################# RUNNING MIG BATCH ###################
MIG: 19:25:47 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:25:47 : synp_flow:  -- synthesis_mode: Other
MIG: 19:25:47 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:25:47 : vivado_mode: xpg_bd
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 1
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 : isPortInterface: 0
MIG: 19:25:47 :  locked false  
MIG: 19:25:47 : HDL Language: Verilog
MIG: 19:25:47 : compInfo: false
MIG: 19:25:47 : Vivado Options xc7k325t ffg900 -2
MIG: 19:25:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:25:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:25:47 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:25:47 : I am in catch area
MIG: 19:25:47 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:25:55 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:25:55 : Component_Name: block_design_mig_7series_0_0
MIG: 19:25:55 : Moving block_design_mig_7series_0_0 ...
MIG: 19:25:55 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:25:55 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:34:11 : Running synthesis.xit
MIG: 19:34:11 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:11 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:34:11 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:11 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:34:11 : vivado_mode: xpg_bd
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 1
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 : isPortInterface: 0
MIG: 19:34:11 :  locked false  
MIG: 19:34:11 : HDL Language: Verilog
MIG: 19:34:11 : compInfo: false
MIG: 19:34:11 : Vivado Options xc7k325t ffg900 -2
MIG: 19:34:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:34:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:11 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:34:11 : I am in catch area
MIG: 19:34:11 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:20 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:34:20 : Component_Name: block_design_mig_7series_0_0
MIG: 19:34:20 : Moving block_design_mig_7series_0_0 ...
MIG: 19:34:20 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:20 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:34:20 : Running vlog_synth_rpr.xit
MIG: 19:34:20 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:34:20 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:34:20 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:20 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:34:20 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:20 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:34:20 : vivado_mode: xpg_bd
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 1
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 : isPortInterface: 0
MIG: 19:34:20 :  locked false  
MIG: 19:34:20 : HDL Language: Verilog
MIG: 19:34:20 : compInfo: false
MIG: 19:34:20 : Vivado Options xc7k325t ffg900 -2
MIG: 19:34:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:34:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:20 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:34:20 : I am in catch area
MIG: 19:34:20 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:29 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:34:29 : Component_Name: block_design_mig_7series_0_0
MIG: 19:34:29 : Moving block_design_mig_7series_0_0 ...
MIG: 19:34:29 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:29 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:34:29 : Running simulation.xit
MIG: 19:34:29 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:34:29 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:34:29 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:29 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:34:29 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:29 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:34:29 : vivado_mode: xpg_bd
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 1
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 : isPortInterface: 0
MIG: 19:34:29 :  locked false  
MIG: 19:34:29 : HDL Language: Verilog
MIG: 19:34:29 : compInfo: false
MIG: 19:34:29 : Vivado Options xc7k325t ffg900 -2
MIG: 19:34:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:34:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:29 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:34:29 : I am in catch area
MIG: 19:34:29 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:37 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:34:37 : Component_Name: block_design_mig_7series_0_0
MIG: 19:34:37 : Moving block_design_mig_7series_0_0 ...
MIG: 19:34:37 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:37 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:34:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:34:37 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:34:37 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:34:37 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:37 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:34:37 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:37 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:34:37 : vivado_mode: xpg_bd
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 1
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 : isPortInterface: 0
MIG: 19:34:37 :  locked false  
MIG: 19:34:37 : HDL Language: Verilog
MIG: 19:34:37 : compInfo: false
MIG: 19:34:37 : Vivado Options xc7k325t ffg900 -2
MIG: 19:34:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:34:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:37 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:34:37 : I am in catch area
MIG: 19:34:37 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:46 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:34:46 : Component_Name: block_design_mig_7series_0_0
MIG: 19:34:46 : Moving block_design_mig_7series_0_0 ...
MIG: 19:34:46 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:46 : Moving block_design_mig_7series_0_0.veo ...
MIG: 19:34:46 : Running implementation.xit
MIG: 19:34:46 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 19:34:46 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 19:34:46 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:46 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 19:34:46 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:46 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 19:34:46 : vivado_mode: xpg_bd
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 1
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 : isPortInterface: 0
MIG: 19:34:46 :  locked false  
MIG: 19:34:46 : HDL Language: Verilog
MIG: 19:34:46 : compInfo: false
MIG: 19:34:46 : Vivado Options xc7k325t ffg900 -2
MIG: 19:34:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 19:34:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:46 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 19:34:46 : I am in catch area
MIG: 19:34:46 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:54 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 19:34:54 : Component_Name: block_design_mig_7series_0_0
MIG: 19:34:54 : Moving block_design_mig_7series_0_0 ...
MIG: 19:34:54 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:54 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:48:53 : Running synthesis.xit
MIG: 15:48:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:53 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:48:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:53 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:48:53 : vivado_mode: xpg_bd
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 1
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 : isPortInterface: 0
MIG: 15:48:53 :  locked false  
MIG: 15:48:53 : HDL Language: Verilog
MIG: 15:48:53 : compInfo: false
MIG: 15:48:53 : Vivado Options xc7k325t ffg900 -2
MIG: 15:48:53 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:48:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:53 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:48:53 : I am in catch area
MIG: 15:48:53 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:49:02 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:49:02 : Component_Name: block_design_mig_7series_0_0
MIG: 15:49:02 : Moving block_design_mig_7series_0_0 ...
MIG: 15:49:02 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:49:02 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:49:02 : Running vlog_synth_rpr.xit
MIG: 15:49:02 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:49:02 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:49:02 : ################# RUNNING MIG BATCH ###################
MIG: 15:49:02 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:49:02 : synp_flow:  -- synthesis_mode: Other
MIG: 15:49:02 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:49:02 : vivado_mode: xpg_bd
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 1
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 : isPortInterface: 0
MIG: 15:49:02 :  locked false  
MIG: 15:49:02 : HDL Language: Verilog
MIG: 15:49:02 : compInfo: false
MIG: 15:49:02 : Vivado Options xc7k325t ffg900 -2
MIG: 15:49:02 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:49:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:49:02 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:49:02 : I am in catch area
MIG: 15:49:02 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:49:10 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:49:10 : Component_Name: block_design_mig_7series_0_0
MIG: 15:49:10 : Moving block_design_mig_7series_0_0 ...
MIG: 15:49:10 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:49:10 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:49:10 : Running simulation.xit
MIG: 15:49:10 : ################# RUNNING MIG BATCH ###################
MIG: 15:49:10 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:49:10 : synp_flow:  -- synthesis_mode: Other
MIG: 15:49:10 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:49:10 : vivado_mode: xpg_bd
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 1
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 : isPortInterface: 0
MIG: 15:49:10 :  locked false  
MIG: 15:49:10 : HDL Language: Verilog
MIG: 15:49:10 : compInfo: false
MIG: 15:49:10 : Vivado Options xc7k325t ffg900 -2
MIG: 15:49:10 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:49:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:49:10 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:49:10 : I am in catch area
MIG: 15:49:10 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:49:19 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:49:19 : Component_Name: block_design_mig_7series_0_0
MIG: 15:49:19 : Moving block_design_mig_7series_0_0 ...
MIG: 15:49:19 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:49:19 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:49:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:49:19 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:49:19 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:49:19 : ################# RUNNING MIG BATCH ###################
MIG: 15:49:19 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:49:19 : synp_flow:  -- synthesis_mode: Other
MIG: 15:49:19 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:49:19 : vivado_mode: xpg_bd
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 1
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 : isPortInterface: 0
MIG: 15:49:19 :  locked false  
MIG: 15:49:19 : HDL Language: Verilog
MIG: 15:49:19 : compInfo: false
MIG: 15:49:19 : Vivado Options xc7k325t ffg900 -2
MIG: 15:49:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:49:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:49:19 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:49:19 : I am in catch area
MIG: 15:49:19 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:49:27 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:49:27 : Component_Name: block_design_mig_7series_0_0
MIG: 15:49:27 : Moving block_design_mig_7series_0_0 ...
MIG: 15:49:27 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:49:27 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:49:27 : Running implementation.xit
MIG: 15:49:27 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:49:27 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 15:49:27 : ################# RUNNING MIG BATCH ###################
MIG: 15:49:27 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:49:27 : synp_flow:  -- synthesis_mode: Other
MIG: 15:49:27 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:49:27 : vivado_mode: xpg_bd
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 1
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 : isPortInterface: 0
MIG: 15:49:27 :  locked false  
MIG: 15:49:27 : HDL Language: Verilog
MIG: 15:49:27 : compInfo: false
MIG: 15:49:27 : Vivado Options xc7k325t ffg900 -2
MIG: 15:49:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:49:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:49:27 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:49:27 : I am in catch area
MIG: 15:49:27 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:49:36 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 15:49:36 : Component_Name: block_design_mig_7series_0_0
MIG: 15:49:36 : Moving block_design_mig_7series_0_0 ...
MIG: 15:49:36 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:49:36 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:19:14 : Running synthesis.xit
MIG: 18:19:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:14 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:19:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:14 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:19:14 : vivado_mode: xpg_bd
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 1
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 : isPortInterface: 0
MIG: 18:19:14 :  locked false  
MIG: 18:19:14 : HDL Language: Verilog
MIG: 18:19:14 : compInfo: false
MIG: 18:19:14 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:14 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:19:14 : I am in catch area
MIG: 18:19:14 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:19:23 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:19:23 : Component_Name: block_design_mig_7series_0_0
MIG: 18:19:23 : Moving block_design_mig_7series_0_0 ...
MIG: 18:19:23 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:19:23 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:19:23 : Running vlog_synth_rpr.xit
MIG: 18:19:23 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:19:23 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:19:23 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:23 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:19:23 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:23 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:19:23 : vivado_mode: xpg_bd
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 1
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 : isPortInterface: 0
MIG: 18:19:23 :  locked false  
MIG: 18:19:23 : HDL Language: Verilog
MIG: 18:19:23 : compInfo: false
MIG: 18:19:23 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:23 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:19:23 : I am in catch area
MIG: 18:19:23 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:19:31 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:19:31 : Component_Name: block_design_mig_7series_0_0
MIG: 18:19:31 : Moving block_design_mig_7series_0_0 ...
MIG: 18:19:31 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:19:31 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:19:31 : Running simulation.xit
MIG: 18:19:31 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:19:31 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:19:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:31 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:19:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:31 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:19:31 : vivado_mode: xpg_bd
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 1
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 : isPortInterface: 0
MIG: 18:19:31 :  locked false  
MIG: 18:19:31 : HDL Language: Verilog
MIG: 18:19:31 : compInfo: false
MIG: 18:19:31 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:31 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:19:31 : I am in catch area
MIG: 18:19:31 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:19:40 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:19:40 : Component_Name: block_design_mig_7series_0_0
MIG: 18:19:40 : Moving block_design_mig_7series_0_0 ...
MIG: 18:19:40 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:19:40 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:19:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:19:40 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:19:40 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:19:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:40 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:19:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:40 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:19:40 : vivado_mode: xpg_bd
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 1
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 :  locked false  
MIG: 18:19:40 : HDL Language: Verilog
MIG: 18:19:40 : compInfo: false
MIG: 18:19:40 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:40 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:40 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:19:40 : I am in catch area
MIG: 18:19:40 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:19:48 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:19:48 : Component_Name: block_design_mig_7series_0_0
MIG: 18:19:48 : Moving block_design_mig_7series_0_0 ...
MIG: 18:19:48 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:19:48 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:19:48 : Running implementation.xit
MIG: 18:19:48 : IGN:     <ModuleName>sys_mb_ddr3_mig_1_1_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:19:48 : ERR:     <Version>1.9</Version> <==>     <Version>4.0</Version> 
MIG: 18:19:48 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:48 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /tools/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:19:48 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:48 : outputDirectory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:19:48 : vivado_mode: xpg_bd
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 1
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 : isPortInterface: 0
MIG: 18:19:48 :  locked false  
MIG: 18:19:48 : HDL Language: Verilog
MIG: 18:19:48 : compInfo: false
MIG: 18:19:48 : Vivado Options xc7k325t ffg900 -2
MIG: 18:19:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 18:19:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:48 : xilinx_path: /tools/xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:19:48 : I am in catch area
MIG: 18:19:48 : Running /tools/xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:19:57 : XML_INPUT_FILE: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/board.prj
MIG: 18:19:57 : Component_Name: block_design_mig_7series_0_0
MIG: 18:19:57 : Moving block_design_mig_7series_0_0 ...
MIG: 18:19:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:19:57 : Moving block_design_mig_7series_0_0.veo ...
