Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1490
design__instance__area,20823.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007941306685097516
power__switching__total,0.00033214580616913736
power__leakage__total,7.053189960970485E-7
power__total,0.0011269818060100079
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.265619700419631
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2631840653237483
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10391704457734308
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.993784416220848
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103917
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2872826780001197
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28134947945526684
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6100756184025689
timing__setup__ws__corner:nom_slow_1p08V_125C,13.907645206906166
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.610076
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27369848828698023
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27021169400165357
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2845408988965382
timing__setup__ws__corner:nom_typ_1p20V_25C,14.59401352185069
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284541
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.265619700419631
clock__skew__worst_setup,0.2631840653237483
timing__hold__ws,0.10391704457734308
timing__setup__ws,13.907645206906166
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103917
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1490
design__instance__area__stdcell,20823.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.719516
design__instance__utilization__stdcell,0.719516
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,93
design__instance__area__class:inverter,511.661
design__instance__count__class:sequential_cell,147
design__instance__area__class:sequential_cell,6934.64
design__instance__count__class:multi_input_combinational_cell,904
design__instance__area__class:multi_input_combinational_cell,8926.85
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,284
design__instance__area__class:timing_repair_buffer,3935.43
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29134.1
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,181
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1643
route__net__special,2
route__drc_errors__iter:0,552
route__wirelength__iter:0,31241
route__drc_errors__iter:1,306
route__wirelength__iter:1,30971
route__drc_errors__iter:2,257
route__wirelength__iter:2,30903
route__drc_errors__iter:3,62
route__wirelength__iter:3,30802
route__drc_errors__iter:4,14
route__wirelength__iter:4,30768
route__drc_errors__iter:5,1
route__wirelength__iter:5,30768
route__drc_errors__iter:6,0
route__wirelength__iter:6,30767
route__drc_errors,0
route__wirelength,30767
route__vias,8372
route__vias__singlecut,8372
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,344.115
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,147
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,147
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,147
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,147
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000282353
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000284437
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000125763
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000284437
design_powergrid__voltage__worst,0.0000284437
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000284437
design_powergrid__drop__worst__net:VPWR,0.0000282353
design_powergrid__voltage__worst__net:VGND,0.0000284437
design_powergrid__drop__worst__net:VGND,0.0000284437
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000013900000000000000747427293668057046716057811863720417022705078125
ir__drop__worst,0.0000282000000000000010532373584393184273721999488770961761474609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
