Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Fri Sep 27 09:39:27 2019
| Host             : Bob running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.893        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.739        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        7 |       --- |             --- |
| Slice Logic              |     0.023 |    31882 |       --- |             --- |
|   LUT as Logic           |     0.018 |    12502 |     53200 |           23.50 |
|   CARRY4                 |     0.003 |     1749 |     13300 |           13.15 |
|   Register               |     0.001 |    12609 |    106400 |           11.85 |
|   LUT as Shift Register  |    <0.001 |      493 |     17400 |            2.83 |
|   F7/F8 Muxes            |    <0.001 |       57 |     53200 |            0.11 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       30 |     17400 |            0.17 |
|   Others                 |     0.000 |     1010 |       --- |             --- |
| Signals                  |     0.027 |    25392 |       --- |             --- |
| Block RAM                |     0.003 |       17 |       140 |           12.14 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.019 |       25 |       220 |           11.36 |
| I/O                      |     0.002 |       30 |       200 |           15.00 |
| PS7                      |     1.539 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.893 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.109 |       0.092 |      0.017 |
| Vccaux    |       1.800 |     0.074 |       0.058 |      0.016 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.760 |       0.728 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                        | Constraint (ns) |
+-------------------------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0                |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_gen_25M_24M/inst/clk_out1_design_1_clk_wiz_0_0 |            39.7 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_gen_25M_24M/inst/clk_out2_design_1_clk_wiz_0_0 |            41.7 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_gen_25M_24M/inst/clkfbout_design_1_clk_wiz_0_0 |            70.0 |
+-------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                          |     1.739 |
|   design_1_i                                                                              |     1.736 |
|     Convolution_Filter                                                                    |     0.037 |
|       axi_interconnect_0                                                                  |    <0.001 |
|         xbar                                                                              |    <0.001 |
|           inst                                                                            |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                      |    <0.001 |
|               addr_arbiter_inst                                                           |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                |    <0.001 |
|               reg_slice_r                                                                 |    <0.001 |
|               splitter_ar                                                                 |    <0.001 |
|               splitter_aw                                                                 |    <0.001 |
|       convolution_filter_0                                                                |     0.014 |
|         inst                                                                              |     0.005 |
|           convolution_filter_AXILiteS_s_axi_U                                             |    <0.001 |
|             int_kernel_config_V                                                           |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U0                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U1                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U10                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U11                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U12                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U13                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U14                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U15                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U16                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U17                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U18                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U19                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U2                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U20                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U21                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U22                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U23                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U24                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U25                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U26                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U27                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U28                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U29                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U3                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U30                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U31                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U32                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U33                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U34                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U35                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U36                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U37                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U38                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U39                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U4                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U40                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U41                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U42                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U43                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U44                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U45                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U46                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U47                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U48                                          |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U5                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U6                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U7                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U8                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_mul_8s_8ns_16_1_U9                                           |    <0.001 |
|             convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0_U                                |    <0.001 |
|           convolution_filter_sdiv_23s_8s_23_27_U49                                        |     0.003 |
|             convolution_filter_sdiv_23s_8s_23_27_div_U                                    |     0.003 |
|               convolution_filter_sdiv_23s_8s_23_27_div_u_0                                |     0.003 |
|           line_buffer_V_0_U                                                               |    <0.001 |
|             convolution_filter_line_buffer_V_0_ram_U                                      |    <0.001 |
|           line_buffer_V_1_U                                                               |    <0.001 |
|             convolution_filter_line_buffer_V_0_ram_U                                      |    <0.001 |
|           line_buffer_V_2_U                                                               |    <0.001 |
|             convolution_filter_line_buffer_V_0_ram_U                                      |    <0.001 |
|           line_buffer_V_3_U                                                               |    <0.001 |
|             convolution_filter_line_buffer_V_0_ram_U                                      |    <0.001 |
|           line_buffer_V_4_U                                                               |    <0.001 |
|             convolution_filter_line_buffer_V_0_ram_U                                      |    <0.001 |
|           line_buffer_V_5_U                                                               |    <0.001 |
|             convolution_filter_line_buffer_V_0_ram_U                                      |    <0.001 |
|       sep_convolution_filter_0                                                            |     0.022 |
|         inst                                                                              |     0.022 |
|           line_buffer_V_0_U                                                               |    <0.001 |
|             sep_convolution_filter_line_buffer_V_0_ram_U                                  |    <0.001 |
|           line_buffer_V_1_U                                                               |    <0.001 |
|             sep_convolution_filter_line_buffer_V_0_ram_U                                  |    <0.001 |
|           line_buffer_V_2_U                                                               |    <0.001 |
|             sep_convolution_filter_line_buffer_V_0_ram_U                                  |    <0.001 |
|           line_buffer_V_3_U                                                               |    <0.001 |
|             sep_convolution_filter_line_buffer_V_0_ram_U                                  |    <0.001 |
|           line_buffer_V_4_U                                                               |    <0.001 |
|             sep_convolution_filter_line_buffer_V_0_ram_U                                  |    <0.001 |
|           line_buffer_V_5_U                                                               |    <0.001 |
|             sep_convolution_filter_line_buffer_V_0_ram_U                                  |    <0.001 |
|           sep_convolution_filter_AXILiteS_s_axi_U                                         |    <0.001 |
|             int_kernel_config_V                                                           |    <0.001 |
|           sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_U5                            |     0.002 |
|             sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_DSP48_2_U                   |     0.002 |
|           sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U6                            |     0.002 |
|             sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_DSP48_3_U                   |     0.002 |
|           sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U8                            |     0.001 |
|             sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_DSP48_3_U                   |     0.001 |
|           sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11                           |     0.002 |
|             sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5_U                   |     0.002 |
|           sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U2                            |    <0.001 |
|             sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_DSP48_1_U                   |    <0.001 |
|           sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U3                            |    <0.001 |
|             sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_DSP48_1_U                   |    <0.001 |
|           sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U4                            |    <0.001 |
|             sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_DSP48_1_U                   |    <0.001 |
|           sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1_U1                            |    <0.001 |
|             sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1_DSP48_0_U                   |    <0.001 |
|           sep_convolution_filter_sdiv_30s_8s_30_34_U0                                     |     0.007 |
|             sep_convolution_filter_sdiv_30s_8s_30_34_div_U                                |     0.007 |
|               sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0                            |     0.007 |
|     OV7670_GRAYSCALE_TO_AXIS                                                              |     0.013 |
|       LF_valid_to_AXIS                                                                    |    <0.001 |
|         inst                                                                              |    <0.001 |
|       axi_interconnect_0                                                                  |     0.003 |
|         s00_couplers                                                                      |     0.002 |
|           auto_pc                                                                         |     0.002 |
|             inst                                                                          |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                        |     0.002 |
|                 RD.ar_channel_0                                                           |    <0.001 |
|                   ar_cmd_fsm_0                                                            |    <0.001 |
|                   cmd_translator_0                                                        |    <0.001 |
|                     incr_cmd_0                                                            |    <0.001 |
|                     wrap_cmd_0                                                            |    <0.001 |
|                 RD.r_channel_0                                                            |    <0.001 |
|                   rd_data_fifo_0                                                          |    <0.001 |
|                   transaction_fifo_0                                                      |    <0.001 |
|                 SI_REG                                                                    |    <0.001 |
|                   ar.ar_pipe                                                              |    <0.001 |
|                   aw.aw_pipe                                                              |    <0.001 |
|                   b.b_pipe                                                                |    <0.001 |
|                   r.r_pipe                                                                |    <0.001 |
|                 WR.aw_channel_0                                                           |    <0.001 |
|                   aw_cmd_fsm_0                                                            |    <0.001 |
|                   cmd_translator_0                                                        |    <0.001 |
|                     incr_cmd_0                                                            |    <0.001 |
|                     wrap_cmd_0                                                            |    <0.001 |
|                 WR.b_channel_0                                                            |    <0.001 |
|                   bid_fifo_0                                                              |    <0.001 |
|                   bresp_fifo_0                                                            |    <0.001 |
|         xbar                                                                              |    <0.001 |
|           inst                                                                            |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                      |    <0.001 |
|               addr_arbiter_inst                                                           |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                |    <0.001 |
|               reg_slice_r                                                                 |    <0.001 |
|               splitter_ar                                                                 |    <0.001 |
|               splitter_aw                                                                 |    <0.001 |
|       axi_interconnect_1                                                                  |    <0.001 |
|         s00_couplers                                                                      |    <0.001 |
|           auto_pc                                                                         |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                       |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                 |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_0                                        |     0.000 |
|                               rstblk                                                      |     0.000 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |     0.000 |
|                 USE_READ.USE_SPLIT_R.read_data_inst                                       |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                 |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |     0.000 |
|                                 gdm.dm_gen.dm                                             |     0.000 |
|                                   RAM_reg_0_31_0_4                                        |     0.000 |
|                               rstblk                                                      |     0.000 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |     0.000 |
|                   USE_B_CHANNEL.cmd_b_queue                                               |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |     0.000 |
|                                 gdm.dm_gen.dm                                             |     0.000 |
|                                   RAM_reg_0_31_0_4                                        |     0.000 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |     0.000 |
|                 USE_WRITE.write_data_inst                                                 |    <0.001 |
|       c_counter_binary_0                                                                  |    <0.001 |
|         U0                                                                                |    <0.001 |
|           i_synth                                                                         |    <0.001 |
|             i_baseblox.i_baseblox_counter                                                 |    <0.001 |
|               the_addsub                                                                  |    <0.001 |
|                 no_pipelining.the_addsub                                                  |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                     i_q.i_simple.qreg                                                     |    <0.001 |
|       ddr_to_axis_reader_SD_0                                                             |     0.010 |
|         inst                                                                              |     0.010 |
|           buffer_U                                                                        |    <0.001 |
|             ddr_to_axis_reader_SD_buffer_ram_U                                            |    <0.001 |
|           ddr_to_axis_reader_SD_AXILiteS_s_axi_U                                          |     0.001 |
|           ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U                                     |     0.004 |
|             bus_read                                                                      |     0.004 |
|               buff_rdata                                                                  |     0.002 |
|               fifo_rctl                                                                   |    <0.001 |
|               fifo_rreq                                                                   |    <0.001 |
|               rs_rdata                                                                    |     0.001 |
|             rreq_throttl                                                                  |    <0.001 |
|       mux_sd_ov_1                                                                         |    <0.001 |
|         inst                                                                              |    <0.001 |
|           mux_sd_ov_AXILiteS_s_axi_U                                                      |    <0.001 |
|       ov7670_LUMA_CHROMA_0                                                                |    <0.001 |
|         inst                                                                              |    <0.001 |
|       ov7670_interface_0                                                                  |    <0.001 |
|         inst                                                                              |    <0.001 |
|     VDMA                                                                                  |     0.032 |
|       axi_mem_intercon_reader                                                             |     0.001 |
|         s00_couplers                                                                      |     0.001 |
|           auto_pc                                                                         |     0.001 |
|             inst                                                                          |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                       |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                 |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_0                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_data_inst                                       |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                 |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                               |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                 USE_WRITE.write_data_inst                                                 |    <0.001 |
|       axi_mem_intercon_writer                                                             |     0.003 |
|         m00_couplers                                                                      |     0.001 |
|           auto_pc                                                                         |     0.001 |
|             inst                                                                          |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                       |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                 |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_0                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                 |     0.001 |
|                   USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_5                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                               |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm_gen.dm                                             |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                 USE_WRITE.write_data_inst                                                 |    <0.001 |
|         xbar                                                                              |     0.001 |
|           inst                                                                            |     0.001 |
|             gen_samd.crossbar_samd                                                        |     0.001 |
|               addr_arbiter_ar                                                             |    <0.001 |
|               addr_arbiter_aw                                                             |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                          |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                          |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                          |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                            |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                     |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                          |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                          |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                            |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                             |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                              |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                              |    <0.001 |
|                 wrouter_aw_fifo                                                           |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                          |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                             |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                            |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                              |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                              |    <0.001 |
|                 wrouter_aw_fifo                                                           |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                          |    <0.001 |
|               gen_slave_slots[2].gen_si_read.si_transactor_ar                             |    <0.001 |
|               gen_slave_slots[2].gen_si_write.si_transactor_aw                            |    <0.001 |
|               gen_slave_slots[2].gen_si_write.splitter_aw_si                              |    <0.001 |
|               gen_slave_slots[2].gen_si_write.wdata_router_w                              |    <0.001 |
|                 wrouter_aw_fifo                                                           |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                          |    <0.001 |
|               splitter_aw_mi                                                              |    <0.001 |
|       axis_data_fifo_pipeline_to_writer                                                   |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_data_fifo_raw_CHROMA                                                           |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_data_fifo_raw_LUMA                                                             |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_data_fifo_reader_to_vga                                                        |     0.001 |
|         inst                                                                              |     0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.001 |
|             inst_fifo_gen                                                                 |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.001 |
|                 grf.rf                                                                    |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|       axis_to_ddr_writer_0                                                                |     0.007 |
|         inst                                                                              |     0.007 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.002 |
|             bus_read                                                                      |    <0.001 |
|               fifo_rdata                                                                  |    <0.001 |
|             bus_write                                                                     |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wdata                                                                  |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           axis_to_ddr_writer_mul_32ns_8ns_40_3_U0                                         |     0.002 |
|             axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0_U                                |     0.002 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writer_buffer_ram_U                                               |    <0.001 |
|       axis_to_ddr_writer_CHROMA                                                           |     0.007 |
|         inst                                                                              |     0.007 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.003 |
|             bus_read                                                                      |    <0.001 |
|               fifo_rdata                                                                  |    <0.001 |
|             bus_write                                                                     |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wdata                                                                  |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           axis_to_ddr_writer_mul_32ns_8ns_40_3_U0                                         |     0.002 |
|             axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0_U                                |     0.002 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writer_buffer_ram_U                                               |    <0.001 |
|       axis_to_ddr_writer_LUMA                                                             |     0.006 |
|         inst                                                                              |     0.006 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.002 |
|             bus_read                                                                      |    <0.001 |
|               fifo_rdata                                                                  |    <0.001 |
|             bus_write                                                                     |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wdata                                                                  |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           axis_to_ddr_writer_mul_32ns_8ns_40_3_U0                                         |     0.002 |
|             axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0_U                                |     0.002 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writer_buffer_ram_U                                               |    <0.001 |
|       ddr_to_axis_reader_0                                                                |     0.007 |
|         inst                                                                              |     0.007 |
|           buffer_U                                                                        |    <0.001 |
|             ddr_to_axis_reader_buffer_ram_U                                               |    <0.001 |
|           ddr_to_axis_reader_AXILiteS_s_axi_U                                             |    <0.001 |
|           ddr_to_axis_reader_base_ddr_addr_m_axi_U                                        |     0.002 |
|             bus_read                                                                      |     0.002 |
|               fifo_rdata                                                                  |    <0.001 |
|               fifo_rreq                                                                   |    <0.001 |
|             rreq_throttl                                                                  |    <0.001 |
|           ddr_to_axis_reader_mul_8ns_32ns_40_3_U0                                         |     0.002 |
|             ddr_to_axis_reader_mul_8ns_32ns_40_3_Mul3S_0_U                                |     0.002 |
|     axi_gpio_frame_intr                                                                   |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     axi_gpio_pl_reset                                                                     |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|     axi_stream_to_vga_0                                                                   |    <0.001 |
|       inst                                                                                |    <0.001 |
|     clk_gen_25M_24M                                                                       |     0.105 |
|       inst                                                                                |     0.105 |
|     const_1                                                                               |     0.000 |
|     processing_system7_0                                                                  |     1.541 |
|       inst                                                                                |     1.541 |
|     processing_system7_0_axi_periph                                                       |     0.006 |
|       m06_couplers                                                                        |    <0.001 |
|         auto_cc                                                                           |    <0.001 |
|           inst                                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                     |    <0.001 |
|               handshake                                                                   |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                              |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                              |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                     |    <0.001 |
|               handshake                                                                   |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                              |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                              |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                      |    <0.001 |
|               handshake                                                                   |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                              |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                              |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                     |    <0.001 |
|               handshake                                                                   |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                              |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                              |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                     |    <0.001 |
|               handshake                                                                   |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                              |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                              |    <0.001 |
|       s00_couplers                                                                        |     0.004 |
|         auto_pc                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.004 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       xbar                                                                                |     0.001 |
|         inst                                                                              |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                        |     0.001 |
|             addr_arbiter_inst                                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                  |    <0.001 |
|             reg_slice_r                                                                   |    <0.001 |
|             splitter_ar                                                                   |    <0.001 |
|             splitter_aw                                                                   |    <0.001 |
|     reset_100M                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     reset_24M                                                                             |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |     0.000 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |     0.000 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |     0.000 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     reset_25M                                                                             |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     xlconcat                                                                              |     0.000 |
+-------------------------------------------------------------------------------------------+-----------+


