<!doctype html>
<html>
<head>
<title>reg_blockgapcontrol (SDIO) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sdio.html")>SDIO Module</a> &gt; reg_blockgapcontrol (SDIO) Register</p><h1>reg_blockgapcontrol (SDIO) Register</h1>
<h2>reg_blockgapcontrol (SDIO) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>reg_blockgapcontrol</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000002A</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF16002A (SD0)<br/>0x00FF17002A (SD1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder> 8</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000080</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>This register is used to program the block gap request, read wait control and interrupt at block gap</td></tr>
</table>
<p></p>
<h2>reg_blockgapcontrol (SDIO) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>blkgapctrl_bootackena</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>To check for the boot acknowledge in boot operation.'0' Will not wait for boot ack from eMMC card,'1' Wait for boot ack from eMMC card</td></tr>
<tr valign=top><td>blkgapctrl_altbootmode</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>To start boot code access in alternative mode.'0' To stop alternative boot mode access,'1' To start alternative boot mode access</td></tr>
<tr valign=top><td>blkgapctrl_bootenable</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>To start boot code access.'0' To stop boot code access,'1' To start boot code access</td></tr>
<tr valign=top><td>blkgapctrl_spimode</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>SPI mode enable bit. '0' SD Mode, '1' SPI Mode</td></tr>
<tr valign=top><td>blkgapctrl_interrupt</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit is valid only in 4-bit mode of the SDIO card and selects a sample point in the interrupt cycle. Setting to 1 enables interrupt detection at the block gap for a multiple block transfer. If the SD card cannot signal an interrupt during a multiple block transfer, this bit should be set to 0. When the HD detects an SD card insertion, it shall set this bit according to the CCCR of the SDIO card.</td></tr>
<tr valign=top><td>blkgapctrl_rdwaitctrl</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>The read wait function is optional for SDIO cards. If the card supports read wait, set this bit to enable use of the read wait protocol to stop read data using DAT[2] line. Otherwise the HC has to stop the SD clock to hold read data, which restricts commands generation. When the HD detects an SD card insertion, it shall set this bit according to the CCCR of the SDIO card. If the card does not support read wait, this bit shall never be set to 1 otherwise DAT line conflict may occur. If this bit is set to 0, Suspend / Resume cannot be supported.'0' Disable Read-Wait Control'1' Enable Read-Wait Control</td></tr>
<tr valign=top><td>blkgapctrl_continue</td><td class="center"> 1</td><td class="tooltip">clronwr<span class="tooltiptext">Readable, clears value on write</span></td><td class="hex">0x0</td><td>This bit is used to restart a transaction which was stopped using the Stop At Block Gap Request. To cancel stop at the block gap, set Stop At block Gap Request to 0 and set this bit to restart the transfer.<br/>The HC automatically clears this bit in either of the following cases:<br/>1) In the case of a read transaction, the DAT Line Active changes from 0 to 1 as a read transaction restarts.<br/>2) In the case of a write transaction, the Write transfer active changes from 0 to 1 as the write transaction restarts.<br/>Therefore it is not necessary for Host driver to set this bit to 0. If Stop At Block Gap Request is set to 1, any write to this bit is ignored.'0'<br/>Ignore'1' Restart</td></tr>
<tr valign=top><td>blkgapctrl_stopatblkgap</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Stop executing a transaction at the next block gap. Applicable for non-DMA, SDMA, and ADMA transfers.<br/>Until the transfer complete is set to 1, indicating a transfer completion the Host Driver shall leave this bit set to 1. Clearing both the Stop At Block Gap Request and Continue Request shall not cause the transaction to restart. Read Wait is used to stop the read transaction at the block gap. The controller shall honour Stop At Block Gap Request for write transfers, but for read transfers it requires that the SD card support Read Wait.<br/>Therefore the Host Driver shall not set this bit during read transfers unless the SD card supports Read Wait and has set Read Wait Control to 1. In case of write transfers in which the HD writes data to the Buffer Data Port register, the HD shall set this bit after all block data is written. If this bit is set to 1, the HD shall not write data to Buffer data port register. This bit affects Read Transfer Active, Write Transfer Active, DAT line active and Command Inhibit (DAT) in the Present State register.'0' Transfer'1' Stop</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>