/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2011  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*     Date     : Generated on 5/15/2011 11:41:39                                             */
/*     RDB file : /projects/SAMOA/revA0                                                                   */
/************************************************************************************************/

#ifndef __BRCM_RDB_KPS_CLK_MGR_REG_H__
#define __BRCM_RDB_KPS_CLK_MGR_REG_H__

#define KPS_CLK_MGR_REG_KPS_POLICY0_MASK_OFFSET                           0x00000010
#define KPS_CLK_MGR_REG_KPS_POLICY0_MASK_TYPE                             UInt32
#define KPS_CLK_MGR_REG_KPS_POLICY0_MASK_RESERVED_MASK                    0x7E427E7F
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_BSC1_POLICY0_MASK_SHIFT       24
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_BSC1_POLICY0_MASK_MASK        0x01000000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_BSC2_POLICY0_MASK_SHIFT       23
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_BSC2_POLICY0_MASK_MASK        0x00800000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_PWM_POLICY0_MASK_SHIFT        21
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_PWM_POLICY0_MASK_MASK         0x00200000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_UARTB_POLICY0_MASK_SHIFT      20
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_UARTB_POLICY0_MASK_MASK       0x00100000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_UARTB2_POLICY0_MASK_SHIFT     19
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_UARTB2_POLICY0_MASK_MASK      0x00080000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_UARTB3_POLICY0_MASK_SHIFT     18
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_UARTB3_POLICY0_MASK_MASK      0x00040000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_SSP0_POLICY0_MASK_SHIFT       16
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_SSP0_POLICY0_MASK_MASK        0x00010000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_SSP1_POLICY0_MASK_SHIFT       15
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_SSP1_POLICY0_MASK_MASK        0x00008000
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_DMAC_MUX_POLICY0_MASK_SHIFT   8
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_DMAC_MUX_POLICY0_MASK_MASK    0x00000100
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_TIMERS_POLICY0_MASK_SHIFT     7
#define    KPS_CLK_MGR_REG_KPS_POLICY0_MASK_TIMERS_POLICY0_MASK_MASK      0x00000080

#define KPS_CLK_MGR_REG_KPS_POLICY1_MASK_OFFSET                           0x00000014
#define KPS_CLK_MGR_REG_KPS_POLICY1_MASK_TYPE                             UInt32
#define KPS_CLK_MGR_REG_KPS_POLICY1_MASK_RESERVED_MASK                    0x7E427E7F
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_BSC1_POLICY1_MASK_SHIFT       24
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_BSC1_POLICY1_MASK_MASK        0x01000000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_BSC2_POLICY1_MASK_SHIFT       23
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_BSC2_POLICY1_MASK_MASK        0x00800000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_PWM_POLICY1_MASK_SHIFT        21
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_PWM_POLICY1_MASK_MASK         0x00200000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_UARTB_POLICY1_MASK_SHIFT      20
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_UARTB_POLICY1_MASK_MASK       0x00100000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_UARTB2_POLICY1_MASK_SHIFT     19
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_UARTB2_POLICY1_MASK_MASK      0x00080000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_UARTB3_POLICY1_MASK_SHIFT     18
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_UARTB3_POLICY1_MASK_MASK      0x00040000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_SSP0_POLICY1_MASK_SHIFT       16
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_SSP0_POLICY1_MASK_MASK        0x00010000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_SSP1_POLICY1_MASK_SHIFT       15
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_SSP1_POLICY1_MASK_MASK        0x00008000
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_DMAC_MUX_POLICY1_MASK_SHIFT   8
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_DMAC_MUX_POLICY1_MASK_MASK    0x00000100
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_TIMERS_POLICY1_MASK_SHIFT     7
#define    KPS_CLK_MGR_REG_KPS_POLICY1_MASK_TIMERS_POLICY1_MASK_MASK      0x00000080

#define KPS_CLK_MGR_REG_KPS_POLICY2_MASK_OFFSET                           0x00000018
#define KPS_CLK_MGR_REG_KPS_POLICY2_MASK_TYPE                             UInt32
#define KPS_CLK_MGR_REG_KPS_POLICY2_MASK_RESERVED_MASK                    0x7E427E7F
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_BSC1_POLICY2_MASK_SHIFT       24
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_BSC1_POLICY2_MASK_MASK        0x01000000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_BSC2_POLICY2_MASK_SHIFT       23
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_BSC2_POLICY2_MASK_MASK        0x00800000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_PWM_POLICY2_MASK_SHIFT        21
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_PWM_POLICY2_MASK_MASK         0x00200000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_UARTB_POLICY2_MASK_SHIFT      20
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_UARTB_POLICY2_MASK_MASK       0x00100000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_UARTB2_POLICY2_MASK_SHIFT     19
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_UARTB2_POLICY2_MASK_MASK      0x00080000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_UARTB3_POLICY2_MASK_SHIFT     18
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_UARTB3_POLICY2_MASK_MASK      0x00040000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_SSP0_POLICY2_MASK_SHIFT       16
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_SSP0_POLICY2_MASK_MASK        0x00010000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_SSP1_POLICY2_MASK_SHIFT       15
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_SSP1_POLICY2_MASK_MASK        0x00008000
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_DMAC_MUX_POLICY2_MASK_SHIFT   8
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_DMAC_MUX_POLICY2_MASK_MASK    0x00000100
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_TIMERS_POLICY2_MASK_SHIFT     7
#define    KPS_CLK_MGR_REG_KPS_POLICY2_MASK_TIMERS_POLICY2_MASK_MASK      0x00000080

#define KPS_CLK_MGR_REG_KPS_POLICY3_MASK_OFFSET                           0x0000001C
#define KPS_CLK_MGR_REG_KPS_POLICY3_MASK_TYPE                             UInt32
#define KPS_CLK_MGR_REG_KPS_POLICY3_MASK_RESERVED_MASK                    0x7E427E7F
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_BSC1_POLICY3_MASK_SHIFT       24
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_BSC1_POLICY3_MASK_MASK        0x01000000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_BSC2_POLICY3_MASK_SHIFT       23
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_BSC2_POLICY3_MASK_MASK        0x00800000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_PWM_POLICY3_MASK_SHIFT        21
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_PWM_POLICY3_MASK_MASK         0x00200000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_UARTB_POLICY3_MASK_SHIFT      20
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_UARTB_POLICY3_MASK_MASK       0x00100000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_UARTB2_POLICY3_MASK_SHIFT     19
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_UARTB2_POLICY3_MASK_MASK      0x00080000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_UARTB3_POLICY3_MASK_SHIFT     18
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_UARTB3_POLICY3_MASK_MASK      0x00040000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_SSP0_POLICY3_MASK_SHIFT       16
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_SSP0_POLICY3_MASK_MASK        0x00010000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_SSP1_POLICY3_MASK_SHIFT       15
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_SSP1_POLICY3_MASK_MASK        0x00008000
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_DMAC_MUX_POLICY3_MASK_SHIFT   8
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_DMAC_MUX_POLICY3_MASK_MASK    0x00000100
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_TIMERS_POLICY3_MASK_SHIFT     7
#define    KPS_CLK_MGR_REG_KPS_POLICY3_MASK_TIMERS_POLICY3_MASK_MASK      0x00000080

#define KPS_CLK_MGR_REG_UARTB_CLKGATE_OFFSET                              0x00000400
#define KPS_CLK_MGR_REG_UARTB_CLKGATE_TYPE                                UInt32
#define KPS_CLK_MGR_REG_UARTB_CLKGATE_RESERVED_MASK                       0x6FFAFFF0
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_PRIV_ACCESS_MODE_SHIFT           31
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_PRIV_ACCESS_MODE_MASK            0x80000000
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_VOLTAGE_LEVEL_SHIFT        28
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_VOLTAGE_LEVEL_MASK         0x10000000
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_STPRSTS_SHIFT              18
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_STPRSTS_MASK               0x00040000
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_APB_STPRSTS_SHIFT          16
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_APB_STPRSTS_MASK           0x00010000
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_HW_SW_GATING_SEL_SHIFT     3
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_HW_SW_GATING_SEL_MASK      0x00000008
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_CLK_EN_SHIFT               2
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_CLK_EN_MASK                0x00000004
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_APB_HW_SW_GATING_SEL_SHIFT 1
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_APB_HW_SW_GATING_SEL_MASK  0x00000002
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_APB_CLK_EN_SHIFT           0
#define    KPS_CLK_MGR_REG_UARTB_CLKGATE_UARTB_APB_CLK_EN_MASK            0x00000001

#define KPS_CLK_MGR_REG_UARTB2_CLKGATE_OFFSET                             0x00000404
#define KPS_CLK_MGR_REG_UARTB2_CLKGATE_TYPE                               UInt32
#define KPS_CLK_MGR_REG_UARTB2_CLKGATE_RESERVED_MASK                      0x6FFAFFF0
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_PRIV_ACCESS_MODE_SHIFT          31
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_PRIV_ACCESS_MODE_MASK           0x80000000
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_VOLTAGE_LEVEL_SHIFT      28
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_VOLTAGE_LEVEL_MASK       0x10000000
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_STPRSTS_SHIFT            18
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_STPRSTS_MASK             0x00040000
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_APB_STPRSTS_SHIFT        16
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_APB_STPRSTS_MASK         0x00010000
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_HW_SW_GATING_SEL_SHIFT   3
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_HW_SW_GATING_SEL_MASK    0x00000008
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_CLK_EN_SHIFT             2
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_CLK_EN_MASK              0x00000004
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_APB_HW_SW_GATING_SEL_SHIFT 1
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_APB_HW_SW_GATING_SEL_MASK 0x00000002
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_APB_CLK_EN_SHIFT         0
#define    KPS_CLK_MGR_REG_UARTB2_CLKGATE_UARTB2_APB_CLK_EN_MASK          0x00000001

#define KPS_CLK_MGR_REG_UARTB3_CLKGATE_OFFSET                             0x00000408
#define KPS_CLK_MGR_REG_UARTB3_CLKGATE_TYPE                               UInt32
#define KPS_CLK_MGR_REG_UARTB3_CLKGATE_RESERVED_MASK                      0x6FFAFFF0
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_PRIV_ACCESS_MODE_SHIFT          31
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_PRIV_ACCESS_MODE_MASK           0x80000000
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_VOLTAGE_LEVEL_SHIFT      28
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_VOLTAGE_LEVEL_MASK       0x10000000
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_STPRSTS_SHIFT            18
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_STPRSTS_MASK             0x00040000
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_APB_STPRSTS_SHIFT        16
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_APB_STPRSTS_MASK         0x00010000
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_HW_SW_GATING_SEL_SHIFT   3
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_HW_SW_GATING_SEL_MASK    0x00000008
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_CLK_EN_SHIFT             2
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_CLK_EN_MASK              0x00000004
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_APB_HW_SW_GATING_SEL_SHIFT 1
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_APB_HW_SW_GATING_SEL_MASK 0x00000002
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_APB_CLK_EN_SHIFT         0
#define    KPS_CLK_MGR_REG_UARTB3_CLKGATE_UARTB3_APB_CLK_EN_MASK          0x00000001

#define KPS_CLK_MGR_REG_SSP0_CLKGATE_OFFSET                               0x00000410
#define KPS_CLK_MGR_REG_SSP0_CLKGATE_TYPE                                 UInt32
#define KPS_CLK_MGR_REG_SSP0_CLKGATE_RESERVED_MASK                        0x6FEACFC0
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_PRIV_ACCESS_MODE_SHIFT            31
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_PRIV_ACCESS_MODE_MASK             0x80000000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_VOLTAGE_LEVEL_SHIFT          28
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_VOLTAGE_LEVEL_MASK           0x10000000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_STPRSTS_SHIFT          20
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_STPRSTS_MASK           0x00100000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_STPRSTS_SHIFT                18
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_STPRSTS_MASK                 0x00040000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_APB_STPRSTS_SHIFT            16
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_APB_STPRSTS_MASK             0x00010000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_HYST_VAL_SHIFT         13
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_HYST_VAL_MASK          0x00002000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_HYST_EN_SHIFT          12
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_HYST_EN_MASK           0x00001000
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_HW_SW_GATING_SEL_SHIFT 5
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_HW_SW_GATING_SEL_MASK  0x00000020
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_CLK_EN_SHIFT           4
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_AUDIO_CLK_EN_MASK            0x00000010
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_HW_SW_GATING_SEL_SHIFT       3
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_HW_SW_GATING_SEL_MASK        0x00000008
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_CLK_EN_SHIFT                 2
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_CLK_EN_MASK                  0x00000004
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_APB_HW_SW_GATING_SEL_SHIFT   1
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_APB_HW_SW_GATING_SEL_MASK    0x00000002
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_APB_CLK_EN_SHIFT             0
#define    KPS_CLK_MGR_REG_SSP0_CLKGATE_SSP0_APB_CLK_EN_MASK              0x00000001

#define KPS_CLK_MGR_REG_SSP1_CLKGATE_OFFSET                               0x00000414
#define KPS_CLK_MGR_REG_SSP1_CLKGATE_TYPE                                 UInt32
#define KPS_CLK_MGR_REG_SSP1_CLKGATE_RESERVED_MASK                        0x6FEACFC0
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_PRIV_ACCESS_MODE_SHIFT            31
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_PRIV_ACCESS_MODE_MASK             0x80000000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_VOLTAGE_LEVEL_SHIFT          28
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_VOLTAGE_LEVEL_MASK           0x10000000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_STPRSTS_SHIFT          20
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_STPRSTS_MASK           0x00100000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_STPRSTS_SHIFT                18
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_STPRSTS_MASK                 0x00040000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_APB_STPRSTS_SHIFT            16
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_APB_STPRSTS_MASK             0x00010000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_HYST_EN_SHIFT          13
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_HYST_EN_MASK           0x00002000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_HYST_VAL_SHIFT         12
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_HYST_VAL_MASK          0x00001000
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_HW_SW_GATING_SEL_SHIFT 5
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_HW_SW_GATING_SEL_MASK  0x00000020
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_CLK_EN_SHIFT           4
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_AUDIO_CLK_EN_MASK            0x00000010
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_HW_SW_GATING_SEL_SHIFT       3
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_HW_SW_GATING_SEL_MASK        0x00000008
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_CLK_EN_SHIFT                 2
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_CLK_EN_MASK                  0x00000004
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_APB_HW_SW_GATING_SEL_SHIFT   1
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_APB_HW_SW_GATING_SEL_MASK    0x00000002
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_APB_CLK_EN_SHIFT             0
#define    KPS_CLK_MGR_REG_SSP1_CLKGATE_SSP1_APB_CLK_EN_MASK              0x00000001

#define KPS_CLK_MGR_REG_TIMERS_CLKGATE_OFFSET                             0x00000434
#define KPS_CLK_MGR_REG_TIMERS_CLKGATE_TYPE                               UInt32
#define KPS_CLK_MGR_REG_TIMERS_CLKGATE_RESERVED_MASK                      0x6FFAFFF0
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_PRIV_ACCESS_MODE_SHIFT          31
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_PRIV_ACCESS_MODE_MASK           0x80000000
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_VOLTAGE_LEVEL_SHIFT      28
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_VOLTAGE_LEVEL_MASK       0x10000000
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_STPRSTS_SHIFT            18
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_STPRSTS_MASK             0x00040000
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_APB_STPRSTS_SHIFT        16
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_APB_STPRSTS_MASK         0x00010000
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_HW_SW_GATING_SEL_SHIFT   3
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_HW_SW_GATING_SEL_MASK    0x00000008
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_CLK_EN_SHIFT             2
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_CLK_EN_MASK              0x00000004
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_APB_HW_SW_GATING_SEL_SHIFT 1
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_APB_HW_SW_GATING_SEL_MASK 0x00000002
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_APB_CLK_EN_SHIFT         0
#define    KPS_CLK_MGR_REG_TIMERS_CLKGATE_TIMERS_APB_CLK_EN_MASK          0x00000001

#define KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_OFFSET                           0x00000438
#define KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_TYPE                             UInt32
#define KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_RESERVED_MASK                    0x6FFEFFFC
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_VOLTAGE_LEVEL_SHIFT  28
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_VOLTAGE_LEVEL_MASK   0x10000000
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_APB_STPRSTS_SHIFT    16
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_APB_STPRSTS_MASK     0x00010000
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_APB_HW_SW_GATING_SEL_SHIFT 1
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_APB_HW_SW_GATING_SEL_MASK 0x00000002
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_APB_CLK_EN_SHIFT     0
#define    KPS_CLK_MGR_REG_DMAC_MUX_CLKGATE_DMAC_MUX_APB_CLK_EN_MASK      0x00000001

#define KPS_CLK_MGR_REG_BSC1_CLKGATE_OFFSET                               0x00000458
#define KPS_CLK_MGR_REG_BSC1_CLKGATE_TYPE                                 UInt32
#define KPS_CLK_MGR_REG_BSC1_CLKGATE_RESERVED_MASK                        0x6FFAFFF0
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_PRIV_ACCESS_MODE_SHIFT            31
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_PRIV_ACCESS_MODE_MASK             0x80000000
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_VOLTAGE_LEVEL_SHIFT          28
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_VOLTAGE_LEVEL_MASK           0x10000000
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_STPRSTS_SHIFT                18
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_STPRSTS_MASK                 0x00040000
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_APB_STPRSTS_SHIFT            16
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_APB_STPRSTS_MASK             0x00010000
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_HW_SW_GATING_SEL_SHIFT       3
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_HW_SW_GATING_SEL_MASK        0x00000008
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_CLK_EN_SHIFT                 2
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_CLK_EN_MASK                  0x00000004
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_APB_HW_SW_GATING_SEL_SHIFT   1
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_APB_HW_SW_GATING_SEL_MASK    0x00000002
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_APB_CLK_EN_SHIFT             0
#define    KPS_CLK_MGR_REG_BSC1_CLKGATE_BSC1_APB_CLK_EN_MASK              0x00000001

#define KPS_CLK_MGR_REG_BSC2_CLKGATE_OFFSET                               0x0000045C
#define KPS_CLK_MGR_REG_BSC2_CLKGATE_TYPE                                 UInt32
#define KPS_CLK_MGR_REG_BSC2_CLKGATE_RESERVED_MASK                        0x6FFAFFF0
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_PRIV_ACCESS_MODE_SHIFT            31
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_PRIV_ACCESS_MODE_MASK             0x80000000
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_VOLTAGE_LEVEL_SHIFT          28
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_VOLTAGE_LEVEL_MASK           0x10000000
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_STPRSTS_SHIFT                18
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_STPRSTS_MASK                 0x00040000
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_APB_STPRSTS_SHIFT            16
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_APB_STPRSTS_MASK             0x00010000
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_HW_SW_GATING_SEL_SHIFT       3
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_HW_SW_GATING_SEL_MASK        0x00000008
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_CLK_EN_SHIFT                 2
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_CLK_EN_MASK                  0x00000004
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_APB_HW_SW_GATING_SEL_SHIFT   1
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_APB_HW_SW_GATING_SEL_MASK    0x00000002
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_APB_CLK_EN_SHIFT             0
#define    KPS_CLK_MGR_REG_BSC2_CLKGATE_BSC2_APB_CLK_EN_MASK              0x00000001

#define KPS_CLK_MGR_REG_PWM_CLKGATE_OFFSET                                0x00000468
#define KPS_CLK_MGR_REG_PWM_CLKGATE_TYPE                                  UInt32
#define KPS_CLK_MGR_REG_PWM_CLKGATE_RESERVED_MASK                         0x6FFAFFF0
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PRIV_ACCESS_MODE_SHIFT             31
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PRIV_ACCESS_MODE_MASK              0x80000000
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_VOLTAGE_LEVEL_SHIFT            28
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_VOLTAGE_LEVEL_MASK             0x10000000
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_STPRSTS_SHIFT                  18
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_STPRSTS_MASK                   0x00040000
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_APB_STPRSTS_SHIFT              16
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_APB_STPRSTS_MASK               0x00010000
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_HW_SW_GATING_SEL_SHIFT         3
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_HW_SW_GATING_SEL_MASK          0x00000008
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_CLK_EN_SHIFT                   2
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_CLK_EN_MASK                    0x00000004
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_APB_HW_SW_GATING_SEL_SHIFT     1
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_APB_HW_SW_GATING_SEL_MASK      0x00000002
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_APB_CLK_EN_SHIFT               0
#define    KPS_CLK_MGR_REG_PWM_CLKGATE_PWM_APB_CLK_EN_MASK                0x00000001

#define KPS_CLK_MGR_REG_RNG_CLKGATE_OFFSET                                0x00000478
#define KPS_CLK_MGR_REG_RNG_CLKGATE_TYPE                                  UInt32
#define KPS_CLK_MGR_REG_RNG_CLKGATE_RESERVED_MASK                         0x7FFEFCFC
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_PRIV_ACCESS_MODE_SHIFT             31
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_PRIV_ACCESS_MODE_MASK              0x80000000
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_STPRSTS_SHIFT              16
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_STPRSTS_MASK               0x00010000
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_HYST_VAL_SHIFT             9
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_HYST_VAL_MASK              0x00000200
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_HYST_EN_SHIFT              8
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_HYST_EN_MASK               0x00000100
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_HW_SW_GATING_SEL_SHIFT     1
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_HW_SW_GATING_SEL_MASK      0x00000002
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_CLK_EN_SHIFT               0
#define    KPS_CLK_MGR_REG_RNG_CLKGATE_RNG_APB_CLK_EN_MASK                0x00000001

#define KPS_CLK_MGR_REG_UARTB_DIV_OFFSET                                  0x00000A10
#define KPS_CLK_MGR_REG_UARTB_DIV_TYPE                                    UInt32
#define KPS_CLK_MGR_REG_UARTB_DIV_RESERVED_MASK                           0x7FFF000C
#define    KPS_CLK_MGR_REG_UARTB_DIV_PRIV_ACCESS_MODE_SHIFT               31
#define    KPS_CLK_MGR_REG_UARTB_DIV_PRIV_ACCESS_MODE_MASK                0x80000000
#define    KPS_CLK_MGR_REG_UARTB_DIV_UARTB_DIV_SHIFT                      4
#define    KPS_CLK_MGR_REG_UARTB_DIV_UARTB_DIV_MASK                       0x0000FFF0
#define    KPS_CLK_MGR_REG_UARTB_DIV_UARTB_PLL_SELECT_SHIFT               0
#define    KPS_CLK_MGR_REG_UARTB_DIV_UARTB_PLL_SELECT_MASK                0x00000003
#define       KPS_CLK_MGR_REG_UARTB_DIV_UARTB_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_UARTB_DIV_UARTB_PLL_SELECT_CMD_VAR_156M_CLK 0x00000001
#define       KPS_CLK_MGR_REG_UARTB_DIV_UARTB_PLL_SELECT_CMD_REF_156M_CLK 0x00000002

#define KPS_CLK_MGR_REG_UARTB2_DIV_OFFSET                                 0x00000A14
#define KPS_CLK_MGR_REG_UARTB2_DIV_TYPE                                   UInt32
#define KPS_CLK_MGR_REG_UARTB2_DIV_RESERVED_MASK                          0x7FFF000C
#define    KPS_CLK_MGR_REG_UARTB2_DIV_PRIV_ACCESS_MODE_SHIFT              31
#define    KPS_CLK_MGR_REG_UARTB2_DIV_PRIV_ACCESS_MODE_MASK               0x80000000
#define    KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_DIV_SHIFT                    4
#define    KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_DIV_MASK                     0x0000FFF0
#define    KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_PLL_SELECT_SHIFT             0
#define    KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_PLL_SELECT_MASK              0x00000003
#define       KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_PLL_SELECT_CMD_VAR_156M_CLK 0x00000001
#define       KPS_CLK_MGR_REG_UARTB2_DIV_UARTB2_PLL_SELECT_CMD_REF_156M_CLK 0x00000002

#define KPS_CLK_MGR_REG_UARTB3_DIV_OFFSET                                 0x00000A18
#define KPS_CLK_MGR_REG_UARTB3_DIV_TYPE                                   UInt32
#define KPS_CLK_MGR_REG_UARTB3_DIV_RESERVED_MASK                          0x7FFF000C
#define    KPS_CLK_MGR_REG_UARTB3_DIV_PRIV_ACCESS_MODE_SHIFT              31
#define    KPS_CLK_MGR_REG_UARTB3_DIV_PRIV_ACCESS_MODE_MASK               0x80000000
#define    KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_DIV_SHIFT                    4
#define    KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_DIV_MASK                     0x0000FFF0
#define    KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_PLL_SELECT_SHIFT             0
#define    KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_PLL_SELECT_MASK              0x00000003
#define       KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_PLL_SELECT_CMD_VAR_156M_CLK 0x00000001
#define       KPS_CLK_MGR_REG_UARTB3_DIV_UARTB3_PLL_SELECT_CMD_REF_156M_CLK 0x00000002

#define KPS_CLK_MGR_REG_SSP0_DIV_OFFSET                                   0x00000A20
#define KPS_CLK_MGR_REG_SSP0_DIV_TYPE                                     UInt32
#define KPS_CLK_MGR_REG_SSP0_DIV_RESERVED_MASK                            0x7FFC0008
#define    KPS_CLK_MGR_REG_SSP0_DIV_PRIV_ACCESS_MODE_SHIFT                31
#define    KPS_CLK_MGR_REG_SSP0_DIV_PRIV_ACCESS_MODE_MASK                 0x80000000
#define    KPS_CLK_MGR_REG_SSP0_DIV_SSP0_DIV_SHIFT                        4
#define    KPS_CLK_MGR_REG_SSP0_DIV_SSP0_DIV_MASK                         0x0003FFF0
#define    KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_SHIFT                 0
#define    KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_MASK                  0x00000007
#define       KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_CMD_VAR_104M_CLK   0x00000001
#define       KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_CMD_REF_104M_CLK   0x00000002
#define       KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_CMD_VAR_96M_CLK    0x00000003
#define       KPS_CLK_MGR_REG_SSP0_DIV_SSP0_PLL_SELECT_CMD_REF_96M_CLK    0x00000004

#define KPS_CLK_MGR_REG_SSP1_DIV_OFFSET                                   0x00000A24
#define KPS_CLK_MGR_REG_SSP1_DIV_TYPE                                     UInt32
#define KPS_CLK_MGR_REG_SSP1_DIV_RESERVED_MASK                            0x7FFC0008
#define    KPS_CLK_MGR_REG_SSP1_DIV_PRIV_ACCESS_MODE_SHIFT                31
#define    KPS_CLK_MGR_REG_SSP1_DIV_PRIV_ACCESS_MODE_MASK                 0x80000000
#define    KPS_CLK_MGR_REG_SSP1_DIV_SSP1_DIV_SHIFT                        4
#define    KPS_CLK_MGR_REG_SSP1_DIV_SSP1_DIV_MASK                         0x0003FFF0
#define    KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_SHIFT                 0
#define    KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_MASK                  0x00000007
#define       KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_CMD_VAR_104M_CLK   0x00000001
#define       KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_CMD_REF_104M_CLK   0x00000002
#define       KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_CMD_VAR_96M_CLK    0x00000003
#define       KPS_CLK_MGR_REG_SSP1_DIV_SSP1_PLL_SELECT_CMD_REF_96M_CLK    0x00000004

#define KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_OFFSET                             0x00000A34
#define KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_TYPE                               UInt32
#define KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_RESERVED_MASK                      0x7000FFFC
#define    KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_PRIV_ACCESS_MODE_SHIFT          31
#define    KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_PRIV_ACCESS_MODE_MASK           0x80000000
#define    KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_DIV_SHIFT            16
#define    KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_DIV_MASK             0x0FFF0000
#define    KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_PRE_PLL_SELECT_SHIFT 0
#define    KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_PRE_PLL_SELECT_MASK  0x00000003
#define       KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_PRE_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_PRE_PLL_SELECT_CMD_REF_312M_CLK 0x00000001
#define       KPS_CLK_MGR_REG_SSP0_AUDIO_DIV_SSP0_AUDIO_PRE_PLL_SELECT_CMD_REF_CX40_CLK 0x00000002

#define KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_OFFSET                             0x00000A38
#define KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_TYPE                               UInt32
#define KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_RESERVED_MASK                      0x7000FFFC
#define    KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_PRIV_ACCESS_MODE_SHIFT          31
#define    KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_PRIV_ACCESS_MODE_MASK           0x80000000
#define    KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_DIV_SHIFT            16
#define    KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_DIV_MASK             0x0FFF0000
#define    KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_PRE_PLL_SELECT_SHIFT 0
#define    KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_PRE_PLL_SELECT_MASK  0x00000003
#define       KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_PRE_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_PRE_PLL_SELECT_CMD_REF_312M_CLK 0x00000001
#define       KPS_CLK_MGR_REG_SSP1_AUDIO_DIV_SSP1_AUDIO_PRE_PLL_SELECT_CMD_REF_CX40_CLK 0x00000002

#define KPS_CLK_MGR_REG_BSC1_DIV_OFFSET                                   0x00000A64
#define KPS_CLK_MGR_REG_BSC1_DIV_TYPE                                     UInt32
#define KPS_CLK_MGR_REG_BSC1_DIV_RESERVED_MASK                            0x7FFFFFF8
#define    KPS_CLK_MGR_REG_BSC1_DIV_PRIV_ACCESS_MODE_SHIFT                31
#define    KPS_CLK_MGR_REG_BSC1_DIV_PRIV_ACCESS_MODE_MASK                 0x80000000
#define    KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_SHIFT                 0
#define    KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_MASK                  0x00000007
#define       KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_CMD_VAR_104M_CLK   0x00000001
#define       KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_CMD_REF_104M_CLK   0x00000002
#define       KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_CMD_REF_13M_CLK    0x00000003
#define       KPS_CLK_MGR_REG_BSC1_DIV_BSC1_PLL_SELECT_CMD_VAR_13M_CLK    0x00000004

#define KPS_CLK_MGR_REG_BSC2_DIV_OFFSET                                   0x00000A68
#define KPS_CLK_MGR_REG_BSC2_DIV_TYPE                                     UInt32
#define KPS_CLK_MGR_REG_BSC2_DIV_RESERVED_MASK                            0x7FFFFFF8
#define    KPS_CLK_MGR_REG_BSC2_DIV_PRIV_ACCESS_MODE_SHIFT                31
#define    KPS_CLK_MGR_REG_BSC2_DIV_PRIV_ACCESS_MODE_MASK                 0x80000000
#define    KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_SHIFT                 0
#define    KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_MASK                  0x00000007
#define       KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_CMD_REF_CRYSTAL_CLK 0x00000000
#define       KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_CMD_VAR_104M_CLK   0x00000001
#define       KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_CMD_REF_104M_CLK   0x00000002
#define       KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_CMD_REF_13M_CLK    0x00000003
#define       KPS_CLK_MGR_REG_BSC2_DIV_BSC2_PLL_SELECT_CMD_VAR_13M_CLK    0x00000004

#define KPS_CLK_MGR_REG_TIMERS_DIV_OFFSET                                 0x00000A78
#define KPS_CLK_MGR_REG_TIMERS_DIV_TYPE                                   UInt32
#define KPS_CLK_MGR_REG_TIMERS_DIV_RESERVED_MASK                          0x7FFFFFFC
#define    KPS_CLK_MGR_REG_TIMERS_DIV_PRIV_ACCESS_MODE_SHIFT              31
#define    KPS_CLK_MGR_REG_TIMERS_DIV_PRIV_ACCESS_MODE_MASK               0x80000000
#define    KPS_CLK_MGR_REG_TIMERS_DIV_TIMERS_PLL_SELECT_SHIFT             0
#define    KPS_CLK_MGR_REG_TIMERS_DIV_TIMERS_PLL_SELECT_MASK              0x00000003
#define       KPS_CLK_MGR_REG_TIMERS_DIV_TIMERS_PLL_SELECT_CMD_REF_1M_CLK 0x00000000
#define       KPS_CLK_MGR_REG_TIMERS_DIV_TIMERS_PLL_SELECT_CMD_REF_32K_CLK 0x00000001

#define KPS_CLK_MGR_REG_KPS_DIV_TRIG_OFFSET                               0x00000AFC
#define KPS_CLK_MGR_REG_KPS_DIV_TRIG_TYPE                                 UInt32
#define KPS_CLK_MGR_REG_KPS_DIV_TRIG_RESERVED_MASK                        0x7E6FCF23
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_PRIV_ACCESS_MODE_SHIFT            31
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_PRIV_ACCESS_MODE_MASK             0x80000000
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_BSC2_TRIGGER_SHIFT                24
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_BSC2_TRIGGER_MASK                 0x01000000
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_BSC1_TRIGGER_SHIFT                23
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_BSC1_TRIGGER_MASK                 0x00800000
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_TIMERS_TRIGGER_SHIFT              20
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_TIMERS_TRIGGER_MASK               0x00100000
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP1_AUDIO_TRIGGER_SHIFT          13
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP1_AUDIO_TRIGGER_MASK           0x00002000
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP0_AUDIO_TRIGGER_SHIFT          12
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP0_AUDIO_TRIGGER_MASK           0x00001000
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP1_TRIGGER_SHIFT                7
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP1_TRIGGER_MASK                 0x00000080
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP0_TRIGGER_SHIFT                6
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_SSP0_TRIGGER_MASK                 0x00000040
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_UARTB3_TRIGGER_SHIFT              4
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_UARTB3_TRIGGER_MASK               0x00000010
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_UARTB2_TRIGGER_SHIFT              3
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_UARTB2_TRIGGER_MASK               0x00000008
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_UARTB_TRIGGER_SHIFT               2
#define    KPS_CLK_MGR_REG_KPS_DIV_TRIG_UARTB_TRIGGER_MASK                0x00000004

#define KPS_CLK_MGR_REG_KPS_DEBUG2_OFFSET                                 0x00000E08
#define KPS_CLK_MGR_REG_KPS_DEBUG2_TYPE                                   UInt32
#define KPS_CLK_MGR_REG_KPS_DEBUG2_RESERVED_MASK                          0x7F4BF9C8
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_PRIV_ACCESS_MODE_SHIFT              31
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_PRIV_ACCESS_MODE_MASK               0x80000000
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_PWM_POLICY_OVERRIDE_SHIFT           23
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_PWM_POLICY_OVERRIDE_MASK            0x00800000
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_BSC2_POLICY_OVERRIDE_SHIFT          21
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_BSC2_POLICY_OVERRIDE_MASK           0x00200000
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_BSC1_POLICY_OVERRIDE_SHIFT          20
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_BSC1_POLICY_OVERRIDE_MASK           0x00100000
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_TIMERS_POLICY_OVERRIDE_SHIFT        18
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_TIMERS_POLICY_OVERRIDE_MASK         0x00040000
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP1_AUDIO_POLICY_OVERRIDE_SHIFT    10
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP1_AUDIO_POLICY_OVERRIDE_MASK     0x00000400
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP0_AUDIO_POLICY_OVERRIDE_SHIFT    9
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP0_AUDIO_POLICY_OVERRIDE_MASK     0x00000200
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP1_POLICY_OVERRIDE_SHIFT          5
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP1_POLICY_OVERRIDE_MASK           0x00000020
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP0_POLICY_OVERRIDE_SHIFT          4
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_SSP0_POLICY_OVERRIDE_MASK           0x00000010
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_UARTB3_POLICY_OVERRIDE_SHIFT        2
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_UARTB3_POLICY_OVERRIDE_MASK         0x00000004
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_UARTB2_POLICY_OVERRIDE_SHIFT        1
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_UARTB2_POLICY_OVERRIDE_MASK         0x00000002
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_UARTB_POLICY_OVERRIDE_SHIFT         0
#define    KPS_CLK_MGR_REG_KPS_DEBUG2_UARTB_POLICY_OVERRIDE_MASK          0x00000001

#define KPS_CLK_MGR_REG_KPS_DEBUG6_OFFSET                                 0x00000E18
#define KPS_CLK_MGR_REG_KPS_DEBUG6_TYPE                                   UInt32
#define KPS_CLK_MGR_REG_KPS_DEBUG6_RESERVED_MASK                          0x7F4BF9C8
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_PRIV_ACCESS_MODE_SHIFT              31
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_PRIV_ACCESS_MODE_MASK               0x80000000
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_PWM_POLICY_OVERRIDE_VALUE_SHIFT     23
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_PWM_POLICY_OVERRIDE_VALUE_MASK      0x00800000
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_BSC2_POLICY_OVERRIDE_VALUE_SHIFT    21
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_BSC2_POLICY_OVERRIDE_VALUE_MASK     0x00200000
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_BSC1_POLICY_OVERRIDE_VALUE_SHIFT    20
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_BSC1_POLICY_OVERRIDE_VALUE_MASK     0x00100000
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_TIMERS_POLICY_OVERRIDE_VALUE_SHIFT  18
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_TIMERS_POLICY_OVERRIDE_VALUE_MASK   0x00040000
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP1_AUDIO_POLICY_OVERRIDE_VALUE_SHIFT 10
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP1_AUDIO_POLICY_OVERRIDE_VALUE_MASK 0x00000400
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP0_AUDIO_POLICY_OVERRIDE_VALUE_SHIFT 9
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP0_AUDIO_POLICY_OVERRIDE_VALUE_MASK 0x00000200
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP1_POLICY_OVERRIDE_VALUE_SHIFT    5
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP1_POLICY_OVERRIDE_VALUE_MASK     0x00000020
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP0_POLICY_OVERRIDE_VALUE_SHIFT    4
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_SSP0_POLICY_OVERRIDE_VALUE_MASK     0x00000010
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_UARTB3_POLICY_OVERRIDE_VALUE_SHIFT  2
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_UARTB3_POLICY_OVERRIDE_VALUE_MASK   0x00000004
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_UARTB2_POLICY_OVERRIDE_VALUE_SHIFT  1
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_UARTB2_POLICY_OVERRIDE_VALUE_MASK   0x00000002
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_UARTB_POLICY_OVERRIDE_VALUE_SHIFT   0
#define    KPS_CLK_MGR_REG_KPS_DEBUG6_UARTB_POLICY_OVERRIDE_VALUE_MASK    0x00000001

#define KPS_CLK_MGR_REG_KPS_DEBUG10_OFFSET                                0x00000E28
#define KPS_CLK_MGR_REG_KPS_DEBUG10_TYPE                                  UInt32
#define KPS_CLK_MGR_REG_KPS_DEBUG10_RESERVED_MASK                         0x7FEC84FE
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_PRIV_ACCESS_MODE_SHIFT             31
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_PRIV_ACCESS_MODE_MASK              0x80000000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_DMAC_MUX_APB_POLICY_OVERRIDE_SHIFT 20
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_DMAC_MUX_APB_POLICY_OVERRIDE_MASK  0x00100000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_BSC1_APB_POLICY_OVERRIDE_SHIFT     17
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_BSC1_APB_POLICY_OVERRIDE_MASK      0x00020000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_BSC2_APB_POLICY_OVERRIDE_SHIFT     16
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_BSC2_APB_POLICY_OVERRIDE_MASK      0x00010000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_PWM_APB_POLICY_OVERRIDE_SHIFT      14
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_PWM_APB_POLICY_OVERRIDE_MASK       0x00004000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_UARTB_APB_POLICY_OVERRIDE_SHIFT    13
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_UARTB_APB_POLICY_OVERRIDE_MASK     0x00002000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_UARTB2_APB_POLICY_OVERRIDE_SHIFT   12
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_UARTB2_APB_POLICY_OVERRIDE_MASK    0x00001000
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_UARTB3_APB_POLICY_OVERRIDE_SHIFT   11
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_UARTB3_APB_POLICY_OVERRIDE_MASK    0x00000800
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_SSP0_APB_POLICY_OVERRIDE_SHIFT     9
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_SSP0_APB_POLICY_OVERRIDE_MASK      0x00000200
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_SSP1_APB_POLICY_OVERRIDE_SHIFT     8
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_SSP1_APB_POLICY_OVERRIDE_MASK      0x00000100
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_TIMERS_APB_POLICY_OVERRIDE_SHIFT   0
#define    KPS_CLK_MGR_REG_KPS_DEBUG10_TIMERS_APB_POLICY_OVERRIDE_MASK    0x00000001

#define KPS_CLK_MGR_REG_KPS_DEBUG11_OFFSET                                0x00000E2C
#define KPS_CLK_MGR_REG_KPS_DEBUG11_TYPE                                  UInt32
#define KPS_CLK_MGR_REG_KPS_DEBUG11_RESERVED_MASK                         0x7FEC84FE
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_PRIV_ACCESS_MODE_SHIFT             31
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_PRIV_ACCESS_MODE_MASK              0x80000000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_DMAC_MUX_APB_POLICY_OVERRIDE_VALUE_SHIFT 20
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_DMAC_MUX_APB_POLICY_OVERRIDE_VALUE_MASK 0x00100000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_BSC1_APB_POLICY_OVERRIDE_VALUE_SHIFT 17
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_BSC1_APB_POLICY_OVERRIDE_VALUE_MASK 0x00020000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_BSC2_APB_POLICY_OVERRIDE_VALUE_SHIFT 16
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_BSC2_APB_POLICY_OVERRIDE_VALUE_MASK 0x00010000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_PWM_APB_POLICY_OVERRIDE_VALUE_SHIFT 14
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_PWM_APB_POLICY_OVERRIDE_VALUE_MASK 0x00004000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_UARTB_APB_POLICY_OVERRIDE_VALUE_SHIFT 13
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_UARTB_APB_POLICY_OVERRIDE_VALUE_MASK 0x00002000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_UARTB2_APB_POLICY_OVERRIDE_VALUE_SHIFT 12
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_UARTB2_APB_POLICY_OVERRIDE_VALUE_MASK 0x00001000
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_UARTB3_APB_POLICY_OVERRIDE_VALUE_SHIFT 11
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_UARTB3_APB_POLICY_OVERRIDE_VALUE_MASK 0x00000800
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_SSP0_APB_POLICY_OVERRIDE_VALUE_SHIFT 9
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_SSP0_APB_POLICY_OVERRIDE_VALUE_MASK 0x00000200
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_SSP1_APB_POLICY_OVERRIDE_VALUE_SHIFT 8
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_SSP1_APB_POLICY_OVERRIDE_VALUE_MASK 0x00000100
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_TIMERS_APB_POLICY_OVERRIDE_VALUE_SHIFT 0
#define    KPS_CLK_MGR_REG_KPS_DEBUG11_TIMERS_APB_POLICY_OVERRIDE_VALUE_MASK 0x00000001

#define KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_OFFSET                          0x00000E40
#define KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_TYPE                            UInt32
#define KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_RESERVED_MASK                   0x7E6207FF
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_PRIV_ACCESS_MODE_SHIFT       31
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_PRIV_ACCESS_MODE_MASK        0x80000000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_RNG_APB_ACTVSTS_SHIFT        24
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_RNG_APB_ACTVSTS_MASK         0x01000000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_SSP1_APB_ACTVSTS_SHIFT       23
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_SSP1_APB_ACTVSTS_MASK        0x00800000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_BSC1_APB_ACTVSTS_SHIFT       20
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_BSC1_APB_ACTVSTS_MASK        0x00100000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_BSC2_APB_ACTVSTS_SHIFT       19
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_BSC2_APB_ACTVSTS_MASK        0x00080000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_PWM_APB_ACTVSTS_SHIFT        18
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_PWM_APB_ACTVSTS_MASK         0x00040000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_UARTB_APB_ACTVSTS_SHIFT      16
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_UARTB_APB_ACTVSTS_MASK       0x00010000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_UARTB2_APB_ACTVSTS_SHIFT     15
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_UARTB2_APB_ACTVSTS_MASK      0x00008000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_UARTB3_APB_ACTVSTS_SHIFT     14
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_UARTB3_APB_ACTVSTS_MASK      0x00004000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_DMAC_MUX_APB_ACTVSTS_SHIFT   13
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_DMAC_MUX_APB_ACTVSTS_MASK    0x00002000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_SSP0_APB_ACTVSTS_SHIFT       12
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_SSP0_APB_ACTVSTS_MASK        0x00001000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_TIMERS_APB_ACTVSTS_SHIFT     11
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON1_TIMERS_APB_ACTVSTS_MASK      0x00000800

#define KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_OFFSET                          0x00000E44
#define KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_TYPE                            UInt32
#define KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_RESERVED_MASK                   0x7CFA480C
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_PRIV_ACCESS_MODE_SHIFT       31
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_PRIV_ACCESS_MODE_MASK        0x80000000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP1_AUDIO_ACTVSTS_SHIFT     25
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP1_AUDIO_ACTVSTS_MASK      0x02000000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP1_ACTVSTS_SHIFT           24
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP1_ACTVSTS_MASK            0x01000000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_REF_13M_ACTVSTS_SHIFT        18
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_REF_13M_ACTVSTS_MASK         0x00040000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_REF_104M_ACTVSTS_SHIFT       16
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_REF_104M_ACTVSTS_MASK        0x00010000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_VAR_13M_ACTVSTS_SHIFT        15
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_VAR_13M_ACTVSTS_MASK         0x00008000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_VAR_104M_ACTVSTS_SHIFT       13
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_VAR_104M_ACTVSTS_MASK        0x00002000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_VAR_156M_ACTVSTS_SHIFT       12
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_VAR_156M_ACTVSTS_MASK        0x00001000
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_BSC2_ACTVSTS_SHIFT           10
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_BSC2_ACTVSTS_MASK            0x00000400
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_BSC1_ACTVSTS_SHIFT           9
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_BSC1_ACTVSTS_MASK            0x00000200
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP0_ACTVSTS_SHIFT           8
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP0_ACTVSTS_MASK            0x00000100
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_UARTB3_ACTVSTS_SHIFT         7
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_UARTB3_ACTVSTS_MASK          0x00000080
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_UARTB2_ACTVSTS_SHIFT         6
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_UARTB2_ACTVSTS_MASK          0x00000040
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_UARTB_ACTVSTS_SHIFT          5
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_UARTB_ACTVSTS_MASK           0x00000020
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_TIMERS_ACTVSTS_SHIFT         4
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_TIMERS_ACTVSTS_MASK          0x00000010
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP0_AUDIO_ACTVSTS_SHIFT     1
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_SSP0_AUDIO_ACTVSTS_MASK      0x00000002
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_PWM_ACTVSTS_SHIFT            0
#define    KPS_CLK_MGR_REG_KPS_ACTIVITY_MON2_PWM_ACTVSTS_MASK             0x00000001

#define KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_OFFSET                           0x00000EC4
#define KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_TYPE                             UInt32
#define KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_RESERVED_MASK                    0x7FFF801F
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_SSP1_TARGET_MASK_SHIFT        14
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_SSP1_TARGET_MASK_MASK         0x00004000
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_BSC1_TARGET_MASK_SHIFT        13
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_BSC1_TARGET_MASK_MASK         0x00002000
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_BSC2_TARGET_MASK_SHIFT        12
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_BSC2_TARGET_MASK_MASK         0x00001000
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_PWM_TARGET_MASK_SHIFT         11
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_PWM_TARGET_MASK_MASK          0x00000800
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_UARTB_TARGET_MASK_SHIFT       10
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_UARTB_TARGET_MASK_MASK        0x00000400
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_UARTB2_TARGET_MASK_SHIFT      9
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_UARTB2_TARGET_MASK_MASK       0x00000200
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_UARTB3_TARGET_MASK_SHIFT      8
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_UARTB3_TARGET_MASK_MASK       0x00000100
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_DMAC_MUX_TARGET_MASK_SHIFT    7
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_DMAC_MUX_TARGET_MASK_MASK     0x00000080
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_SSP0_TARGET_MASK_SHIFT        6
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_SSP0_TARGET_MASK_MASK         0x00000040
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_TIMERS_TARGET_MASK_SHIFT      5
#define    KPS_CLK_MGR_REG_KPS_TGTMASK_DBG1_TIMERS_TARGET_MASK_MASK       0x00000020

#define KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_OFFSET                           0x00000ED4
#define KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_TYPE                             UInt32
#define KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_RESERVED_MASK                    0x7FFF801F
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_PRIV_ACCESS_MODE_SHIFT        31
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_PRIV_ACCESS_MODE_MASK         0x80000000
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_SSP1_ACTIVE_MASK_SHIFT        14
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_SSP1_ACTIVE_MASK_MASK         0x00004000
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_BSC1_ACTIVE_MASK_SHIFT        13
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_BSC1_ACTIVE_MASK_MASK         0x00002000
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_BSC2_ACTIVE_MASK_SHIFT        12
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_BSC2_ACTIVE_MASK_MASK         0x00001000
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_PWM_ACTIVE_MASK_SHIFT         11
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_PWM_ACTIVE_MASK_MASK          0x00000800
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_UARTB_ACTIVE_MASK_SHIFT       10
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_UARTB_ACTIVE_MASK_MASK        0x00000400
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_UARTB2_ACTIVE_MASK_SHIFT      9
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_UARTB2_ACTIVE_MASK_MASK       0x00000200
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_UARTB3_ACTIVE_MASK_SHIFT      8
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_UARTB3_ACTIVE_MASK_MASK       0x00000100
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_DMAC_MUX_ACTIVE_MASK_SHIFT    7
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_DMAC_MUX_ACTIVE_MASK_MASK     0x00000080
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_SSP0_ACTIVE_MASK_SHIFT        6
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_SSP0_ACTIVE_MASK_MASK         0x00000040
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_TIMERS_ACTIVE_MASK_SHIFT      5
#define    KPS_CLK_MGR_REG_KPS_ACTMASK_DBG1_TIMERS_ACTIVE_MASK_MASK       0x00000020

#endif /* __BRCM_RDB_KPS_CLK_MGR_REG_H__ */


