<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v<br>
E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v<br>
E:\Projects\tango9K\lcd_ledCORRECT\src\gowin_osc\gowin_osc.v<br>
E:\Projects\tango9K\lcd_ledCORRECT\src\gowin_rpll\gowin_rpll.v<br>
E:\Projects\tango9K\lcd_ledCORRECT\src\btn_debouncer.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 26 15:30:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.535s, Peak memory usage = 388.168MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 388.168MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 388.168MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.199s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 9s, Peak memory usage = 388.168MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.136s, Peak memory usage = 388.168MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.339s, Peak memory usage = 388.168MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 10s, Peak memory usage = 388.168MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3409</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3287</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3545</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>583</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1964</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>998</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>49</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3598(3549 LUT, 49 ALU) / 8640</td>
<td>42%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3409 / 6693</td>
<td>51%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3409 / 6693</td>
<td>51%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.716</td>
<td>129.6</td>
<td>0.000</td>
<td>3.858</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.716</td>
<td>129.6</td>
<td>0.000</td>
<td>3.858</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.864</td>
<td>32.4</td>
<td>0.000</td>
<td>15.432</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.148</td>
<td>43.2</td>
<td>0.000</td>
<td>11.574</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>27.000(MHz)</td>
<td>115.265(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>32.400(MHz)</td>
<td>28.771(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>183.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>155.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/string1[417]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/Data_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL_IN[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>XTAL_IN</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>148.874</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/string1[417]_3_s0/CLK</td>
</tr>
<tr>
<td>149.332</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>D1/string1[417]_3_s0/Q</td>
</tr>
<tr>
<td>150.292</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1972/I1</td>
</tr>
<tr>
<td>151.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1972/F</td>
</tr>
<tr>
<td>152.351</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1736/I0</td>
</tr>
<tr>
<td>152.500</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1736/O</td>
</tr>
<tr>
<td>153.460</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1618/I0</td>
</tr>
<tr>
<td>153.623</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1618/O</td>
</tr>
<tr>
<td>154.583</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1560/I0</td>
</tr>
<tr>
<td>154.746</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1560/O</td>
</tr>
<tr>
<td>155.706</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1516/I0</td>
</tr>
<tr>
<td>155.869</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1516/O</td>
</tr>
<tr>
<td>156.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s2026/I1</td>
</tr>
<tr>
<td>157.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s2026/F</td>
</tr>
<tr>
<td>158.888</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1763/I0</td>
</tr>
<tr>
<td>159.037</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1763/O</td>
</tr>
<tr>
<td>159.997</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1631/I1</td>
</tr>
<tr>
<td>160.160</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1631/O</td>
</tr>
<tr>
<td>161.120</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n29948_s1519/I1</td>
</tr>
<tr>
<td>161.283</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>D1/n29948_s1519/O</td>
</tr>
<tr>
<td>162.243</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s498/I1</td>
</tr>
<tr>
<td>163.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>D1/n30346_s498/F</td>
</tr>
<tr>
<td>164.302</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1095/I1</td>
</tr>
<tr>
<td>165.401</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>D1/n30346_s1095/F</td>
</tr>
<tr>
<td>166.361</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1276/I1</td>
</tr>
<tr>
<td>167.460</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1276/F</td>
</tr>
<tr>
<td>168.420</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1153/I1</td>
</tr>
<tr>
<td>169.519</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1153/F</td>
</tr>
<tr>
<td>170.479</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s835/I2</td>
</tr>
<tr>
<td>171.301</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s835/F</td>
</tr>
<tr>
<td>172.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s459/I2</td>
</tr>
<tr>
<td>173.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s459/F</td>
</tr>
<tr>
<td>174.043</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s257/I0</td>
</tr>
<tr>
<td>175.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s257/F</td>
</tr>
<tr>
<td>176.035</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s180/I1</td>
</tr>
<tr>
<td>177.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s180/F</td>
</tr>
<tr>
<td>178.094</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1538/I1</td>
</tr>
<tr>
<td>179.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1538/F</td>
</tr>
<tr>
<td>180.153</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1531/I1</td>
</tr>
<tr>
<td>180.302</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1531/O</td>
</tr>
<tr>
<td>181.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1528/I0</td>
</tr>
<tr>
<td>181.425</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s1528/O</td>
</tr>
<tr>
<td>182.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s145/I1</td>
</tr>
<tr>
<td>182.548</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n30346_s145/O</td>
</tr>
<tr>
<td>183.508</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/Data_R_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.419</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>156.145</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/Data_R_4_s0/CLK</td>
</tr>
<tr>
<td>156.115</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>D1/Data_R_4_s0</td>
</tr>
<tr>
<td>155.715</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/Data_R_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.056, 37.697%; route: 21.120, 60.980%; tC2Q: 0.458, 1.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.098</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.824</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>D1/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>3.242</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16451_s2/I1</td>
</tr>
<tr>
<td>4.341</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/n16451_s2/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16448_s2/I3</td>
</tr>
<tr>
<td>5.927</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/n16448_s2/F</td>
</tr>
<tr>
<td>6.887</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16446_s3/I2</td>
</tr>
<tr>
<td>7.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16446_s3/F</td>
</tr>
<tr>
<td>8.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16443_s2/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16443_s2/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16442_s2/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/n16442_s2/F</td>
</tr>
<tr>
<td>12.314</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16438_s2/I3</td>
</tr>
<tr>
<td>12.940</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/n16438_s2/F</td>
</tr>
<tr>
<td>13.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16438_s1/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n16438_s1/F</td>
</tr>
<tr>
<td>15.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/LineCount_15_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.962</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.688</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>32.288</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/LineCount_15_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.864</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.997, 42.426%; route: 7.680, 54.332%; tC2Q: 0.458, 3.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.098</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.824</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>D1/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>3.242</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16451_s2/I1</td>
</tr>
<tr>
<td>4.341</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/n16451_s2/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16448_s2/I3</td>
</tr>
<tr>
<td>5.927</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/n16448_s2/F</td>
</tr>
<tr>
<td>6.887</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16446_s3/I2</td>
</tr>
<tr>
<td>7.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16446_s3/F</td>
</tr>
<tr>
<td>8.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16443_s2/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16443_s2/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16442_s2/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/n16442_s2/F</td>
</tr>
<tr>
<td>12.314</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16438_s2/I3</td>
</tr>
<tr>
<td>12.940</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/n16438_s2/F</td>
</tr>
<tr>
<td>13.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16439_s1/I1</td>
</tr>
<tr>
<td>14.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n16439_s1/F</td>
</tr>
<tr>
<td>15.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/LineCount_14_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.962</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.688</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>32.288</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/LineCount_14_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.864</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.997, 42.426%; route: 7.680, 54.332%; tC2Q: 0.458, 3.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.098</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.824</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>D1/LineCount_1_s1/Q</td>
</tr>
<tr>
<td>3.242</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16451_s2/I1</td>
</tr>
<tr>
<td>4.341</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/n16451_s2/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16448_s2/I3</td>
</tr>
<tr>
<td>5.927</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>D1/n16448_s2/F</td>
</tr>
<tr>
<td>6.887</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16446_s3/I2</td>
</tr>
<tr>
<td>7.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16446_s3/F</td>
</tr>
<tr>
<td>8.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16443_s2/I3</td>
</tr>
<tr>
<td>9.295</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16443_s2/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16442_s2/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>D1/n16442_s2/F</td>
</tr>
<tr>
<td>12.314</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16441_s1/I1</td>
</tr>
<tr>
<td>13.413</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n16441_s1/F</td>
</tr>
<tr>
<td>14.373</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/LineCount_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.962</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.688</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>32.288</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/LineCount_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.864</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.371, 42.799%; route: 6.720, 53.549%; tC2Q: 0.458, 3.652%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.098</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.824</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>2.282</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>D1/PixelCount_2_s0/Q</td>
</tr>
<tr>
<td>3.242</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16482_s3/I1</td>
</tr>
<tr>
<td>4.341</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>D1/n16482_s3/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16480_s3/I3</td>
</tr>
<tr>
<td>5.927</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16480_s3/F</td>
</tr>
<tr>
<td>6.887</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16477_s3/I3</td>
</tr>
<tr>
<td>7.513</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16477_s3/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16474_s3/I3</td>
</tr>
<tr>
<td>9.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>D1/n16474_s3/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16473_s3/I1</td>
</tr>
<tr>
<td>11.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n16473_s3/F</td>
</tr>
<tr>
<td>12.118</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/n16472_s2/I1</td>
</tr>
<tr>
<td>13.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>D1/n16472_s2/F</td>
</tr>
<tr>
<td>14.177</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>D1/PixelCount_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>30.864</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.962</td>
<td>1.098</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>32.688</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>32.288</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>D1/PixelCount_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.864</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.175, 41.892%; route: 6.720, 54.398%; tC2Q: 0.458, 3.710%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
