

================================================================
== Vivado HLS Report for 'stream_out_data_l0'
================================================================
* Date:           Tue May 10 21:14:56 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.444 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      964| 4.000 ns | 3.856 us |    1|  964|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      962|      962|         4|          1|          1|   960|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i72* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%centerRowBufferIdx_V_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %centerRowBufferIdx_V)" [./src/conv2d_l0.hpp:35]   --->   Operation 9 'read' 'centerRowBufferIdx_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outRowIdx_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outRowIdx_V)" [./src/conv2d_l0.hpp:35]   --->   Operation 10 'read' 'outRowIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)" [./src/conv2d_l0.hpp:35]   --->   Operation 11 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader328.preheader" [./src/conv2d_l0.hpp:41]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%row_sel0_V = add i2 %centerRowBufferIdx_V_1, -1" [./src/conv2d_l0.hpp:54]   --->   Operation 13 'add' 'row_sel0_V' <Predicate = (!skip_flag_read)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%row_sel2_V = add i2 %centerRowBufferIdx_V_1, 1" [./src/conv2d_l0.hpp:56]   --->   Operation 14 'add' 'row_sel2_V' <Predicate = (!skip_flag_read)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i10 %outRowIdx_V_read to i11" [./src/conv2d_l0.hpp:59]   --->   Operation 15 'sext' 'sext_ln1354' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%ret_V = add i11 %sext_ln1354, -1" [./src/conv2d_l0.hpp:59]   --->   Operation 16 'add' 'ret_V' <Predicate = (!skip_flag_read)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V, i32 10)" [./src/conv2d_l0.hpp:59]   --->   Operation 17 'bitselect' 'tmp_5' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i10 %outRowIdx_V_read, 159" [./src/conv2d_l0.hpp:64]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = (!skip_flag_read)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader" [./src/conv2d_l0.hpp:45]   --->   Operation 19 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %.preheader328.preheader ], [ %add_ln45, %hls_label_21 ]" [./src/conv2d_l0.hpp:45]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i9 [ 0, %.preheader328.preheader ], [ %select_ln45, %hls_label_21 ]" [./src/conv2d_l0.hpp:45]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kc_0 = phi i2 [ 0, %.preheader328.preheader ], [ %kc, %hls_label_21 ]"   --->   Operation 22 'phi' 'kc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln45 = icmp eq i10 %indvar_flatten, -64" [./src/conv2d_l0.hpp:45]   --->   Operation 23 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %indvar_flatten, 1" [./src/conv2d_l0.hpp:45]   --->   Operation 24 'add' 'add_ln45' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.loopexit.loopexit, label %hls_label_21" [./src/conv2d_l0.hpp:45]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.92ns)   --->   "%c = add i9 %c_0, 1" [./src/conv2d_l0.hpp:45]   --->   Operation 26 'add' 'c' <Predicate = (!icmp_ln45)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.51ns)   --->   "%icmp_ln46 = icmp eq i2 %kc_0, -1" [./src/conv2d_l0.hpp:46]   --->   Operation 27 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.26ns)   --->   "%select_ln46 = select i1 %icmp_ln46, i2 0, i2 %kc_0" [./src/conv2d_l0.hpp:46]   --->   Operation 28 'select' 'select_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i9 %c, i9 %c_0" [./src/conv2d_l0.hpp:45]   --->   Operation 29 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%kc = add i2 %select_ln46, 1" [./src/conv2d_l0.hpp:46]   --->   Operation 30 'add' 'kc' <Predicate = (!icmp_ln45)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i2 %select_ln46 to i9" [./src/conv2d_l0.hpp:46]   --->   Operation 31 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.92ns)   --->   "%add_ln51 = add i9 %select_ln45, %zext_ln46" [./src/conv2d_l0.hpp:51]   --->   Operation 32 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %add_ln51 to i64" [./src/conv2d_l0.hpp:51]   --->   Operation 33 'zext' 'zext_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%row_buffer_0_V_addr = getelementptr [322 x i24]* %row_buffer_0_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 34 'getelementptr' 'row_buffer_0_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.35ns)   --->   "%data_0_V = load i24* %row_buffer_0_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 35 'load' 'data_0_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%row_buffer_1_V_addr = getelementptr [322 x i24]* %row_buffer_1_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 36 'getelementptr' 'row_buffer_1_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%data_1_V = load i24* %row_buffer_1_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 37 'load' 'data_1_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%row_buffer_2_V_addr = getelementptr [322 x i24]* %row_buffer_2_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 38 'getelementptr' 'row_buffer_2_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.35ns)   --->   "%data_2_V = load i24* %row_buffer_2_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 39 'load' 'data_2_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%row_buffer_3_V_addr = getelementptr [322 x i24]* %row_buffer_3_V, i64 0, i64 %zext_ln51" [./src/conv2d_l0.hpp:51]   --->   Operation 40 'getelementptr' 'row_buffer_3_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%data_3_V = load i24* %row_buffer_3_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 41 'load' 'data_3_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 42 [1/2] (1.35ns)   --->   "%data_0_V = load i24* %row_buffer_0_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 42 'load' 'data_0_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 43 [1/2] (1.35ns)   --->   "%data_1_V = load i24* %row_buffer_1_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 43 'load' 'data_1_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 44 [1/2] (1.35ns)   --->   "%data_2_V = load i24* %row_buffer_2_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 44 'load' 'data_2_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 45 [1/2] (1.35ns)   --->   "%data_3_V = load i24* %row_buffer_3_V_addr, align 4" [./src/conv2d_l0.hpp:51]   --->   Operation 45 'load' 'data_3_V' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 46 [1/1] (0.65ns)   --->   "%data0_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %row_sel0_V)" [./src/conv2d_l0.hpp:62]   --->   Operation 46 'mux' 'data0_V' <Predicate = (!icmp_ln45 & !tmp_5)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.43ns)   --->   "%v2_V = select i1 %tmp_5, i24 0, i24 %data0_V" [./src/conv2d_l0.hpp:59]   --->   Operation 47 'select' 'v2_V' <Predicate = (!icmp_ln45)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.65ns)   --->   "%data1_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %centerRowBufferIdx_V_1)" [./src/conv2d_l0.hpp:63]   --->   Operation 48 'mux' 'data1_V' <Predicate = (!icmp_ln45)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.65ns)   --->   "%data2_V = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %data_0_V, i24 %data_1_V, i24 %data_2_V, i24 %data_3_V, i2 %row_sel2_V)" [./src/conv2d_l0.hpp:67]   --->   Operation 49 'mux' 'data2_V' <Predicate = (!icmp_ln45 & !icmp_ln879)> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.43ns)   --->   "%v1_V = select i1 %icmp_ln879, i24 0, i24 %data2_V" [./src/conv2d_l0.hpp:64]   --->   Operation 50 'select' 'v1_V' <Predicate = (!icmp_ln45)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50025)" [./src/conv2d_l0.hpp:46]   --->   Operation 52 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_l0.hpp:47]   --->   Operation 53 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i72 @_ssdm_op_BitConcatenate.i72.i24.i24.i24(i24 %v1_V, i24 %data1_V, i24 %v2_V)" [./src/conv2d_l0.hpp:68]   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %out_V_V, i72 %p_Result_s)" [./src/conv2d_l0.hpp:68]   --->   Operation 55 'write' <Predicate = (!icmp_ln45)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50025, i32 %tmp)" [./src/conv2d_l0.hpp:69]   --->   Operation 56 'specregionend' 'empty_70' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [./src/conv2d_l0.hpp:46]   --->   Operation 57 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 58 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_l0.hpp:70]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.934ns
The critical path consists of the following:
	wire read on port 'outRowIdx_V' (./src/conv2d_l0.hpp:35) [12]  (0 ns)
	'add' operation ('ret.V', ./src/conv2d_l0.hpp:59) [19]  (0.934 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'phi' operation ('kc') with incoming values : ('kc', ./src/conv2d_l0.hpp:46) [26]  (0 ns)
	'icmp' operation ('icmp_ln46', ./src/conv2d_l0.hpp:46) [33]  (0.512 ns)
	'select' operation ('select_ln46', ./src/conv2d_l0.hpp:46) [34]  (0.264 ns)
	'add' operation ('kc', ./src/conv2d_l0.hpp:46) [57]  (0.625 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln51', ./src/conv2d_l0.hpp:51) [39]  (0.921 ns)
	'getelementptr' operation ('row_buffer_0_V_addr', ./src/conv2d_l0.hpp:51) [41]  (0 ns)
	'load' operation ('data[0].V', ./src/conv2d_l0.hpp:51) on array 'row_buffer_0_V' [42]  (1.35 ns)

 <State 4>: 2.44ns
The critical path consists of the following:
	'load' operation ('data[0].V', ./src/conv2d_l0.hpp:51) on array 'row_buffer_0_V' [42]  (1.35 ns)
	'mux' operation ('data0.V', ./src/conv2d_l0.hpp:62) [49]  (0.656 ns)
	'select' operation ('v2.V', ./src/conv2d_l0.hpp:59) [50]  (0.435 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (./src/conv2d_l0.hpp:68) [55]  (1.75 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
