digraph "CFG for '_Z26bcnn_cuda_grad_bias_kernelPfS_ii' function" {
	label="CFG for '_Z26bcnn_cuda_grad_bias_kernelPfS_ii' function";

	Node0x51f7280 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = icmp slt i32 %13, %3\l  br i1 %15, label %16, label %29\l|{<s0>T|<s1>F}}"];
	Node0x51f7280:s0 -> Node0x51f93b0;
	Node0x51f7280:s1 -> Node0x51f9440;
	Node0x51f93b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %18 = mul nsw i32 %17, %2\l  %19 = add nsw i32 %18, %14\l  %20 = mul nsw i32 %19, %3\l  %21 = add nsw i32 %13, %20\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = sext i32 %14 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = fadd contract float %24, %27\l  store float %28, float addrspace(1)* %26, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x51f93b0 -> Node0x51f9440;
	Node0x51f9440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
