// Seed: 3383757742
module module_0 (
    output tri id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3
    , id_29, id_30,
    input tri0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    output wor id_9,
    input tri id_10,
    input tri1 id_11,
    input uwire id_12,
    output wor id_13,
    input wor id_14,
    input supply1 id_15,
    input tri1 id_16,
    output tri1 id_17,
    input wor id_18,
    input wor id_19,
    input supply0 id_20,
    output wand id_21,
    input wor id_22
    , id_31,
    input tri1 id_23,
    output tri1 id_24,
    input wand id_25,
    input tri0 id_26,
    input tri0 id_27
);
  always repeat (id_7) @(posedge ~id_2);
endmodule
module module_1 (
    output uwire id_0,
    inout tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5
    , id_15,
    input wand id_6,
    input supply1 id_7,
    output wand id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11,
    output wor id_12,
    inout tri id_13
);
  logic [7:0] id_16, id_17;
  assign id_17[1] = 1;
  module_0(
      id_0,
      id_8,
      id_3,
      id_12,
      id_1,
      id_5,
      id_13,
      id_1,
      id_1,
      id_13,
      id_9,
      id_9,
      id_3,
      id_0,
      id_1,
      id_13,
      id_3,
      id_2,
      id_5,
      id_9,
      id_3,
      id_12,
      id_3,
      id_6,
      id_0,
      id_3,
      id_11,
      id_6
  );
endmodule
