// Change the following according to your connections

#define CE_DDR      DDRB
#define CSN_DDR     DDRB
#define CE_PORT     PORTB
#define CSN_PORT    PORTB
#define CE_PIN      PORTB1
#define CSN_PIN     PORTB2

#define SPI_DDR     DDRB   // DDR of SPI port
#define SPI_PORT    PORTB  // SPI port
#define SPI_MOSI    PORTB3 // MOSI pin (Master out, Slave in)
#define SPI_MISO    PORTB4 // MISO pin (Master in, Slave out)
#define SPI_SCK     PORTB5 // SCK pin (SPI clock)
#define SPI_SS      PORTB2 // SS pin (Slave Select)
