<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.aarch64/src/org/graalvm/compiler/lir/aarch64/AArch64BitFieldOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
 1 /*
 2  * Copyright (c) 2019, Oracle and/or its affiliates. All rights reserved.
 3  * Copyright (c) 2019, Arm Limited and affiliates. All rights reserved.
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  */
24 
25 
26 
27 package org.graalvm.compiler.lir.aarch64;
28 
29 import jdk.vm.ci.code.Register;
30 import jdk.vm.ci.meta.AllocatableValue;
31 import org.graalvm.compiler.asm.aarch64.AArch64MacroAssembler;
32 import org.graalvm.compiler.debug.GraalError;
33 import org.graalvm.compiler.lir.LIRInstructionClass;
34 import org.graalvm.compiler.lir.Opcode;
35 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
36 
37 import static jdk.vm.ci.code.ValueUtil.asRegister;
38 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
39 
40 /**
41  * Bit field ops for AArch64.
42  */
43 public class AArch64BitFieldOp extends AArch64LIRInstruction {
44     public enum BitFieldOpCode {
45         UBFX,
46         UBFIZ,
47     }
48 
49     private static final LIRInstructionClass&lt;AArch64BitFieldOp&gt; TYPE = LIRInstructionClass.create(AArch64BitFieldOp.class);
50 
51     @Opcode private final AArch64BitFieldOp.BitFieldOpCode opcode;
52     @Def protected AllocatableValue result;
53     @Use({REG}) protected AllocatableValue input;
54     private final int lsb;
55     private final int width;
56 
57     public AArch64BitFieldOp(AArch64BitFieldOp.BitFieldOpCode opcode, AllocatableValue result,
58                     AllocatableValue input, int lsb, int width) {
59         super(TYPE);
60         this.opcode = opcode;
61         this.result = result;
62         this.input = input;
63         this.lsb = lsb;
64         this.width = width;
65     }
66 
67     @Override
68     protected void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
69         Register dst = asRegister(result);
70         Register src = asRegister(input);
71         final int size = input.getPlatformKind().getSizeInBytes() * Byte.SIZE;
72         switch (opcode) {
73             case UBFX:
74                 masm.ubfm(size, dst, src, lsb, lsb + width - 1);
75                 break;
76             case UBFIZ:
77                 masm.ubfm(size, dst, src, size - lsb, width - 1);
78                 break;
79             default:
80                 throw GraalError.shouldNotReachHere();
81         }
82     }
83 }
    </pre>
  </body>
</html>