Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\University\ECE554\ECE554CPU-main\RAM.qsys --block-symbol-file --output-directory=D:\University\ECE554\ECE554CPU-main\RAM --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ECE554CPU-main/RAM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\University\ECE554\ECE554CPU-main\RAM.qsys --synthesis=VERILOG --output-directory=D:\University\ECE554\ECE554CPU-main\RAM\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ECE554CPU-main/RAM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RAM: Generating RAM "RAM" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'RAM_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RAM_onchip_memory2_0 --dir=C:/Users/sadma/AppData/Local/Temp/alt0181_8620791123516434160.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/sadma/AppData/Local/Temp/alt0181_8620791123516434160.dir/0002_onchip_memory2_0_gen//RAM_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'RAM_onchip_memory2_0'
Info: onchip_memory2_0: "RAM" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: RAM: Done "RAM" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
