<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml tri_mode_eth_mac_v5_5_example_design.twx
tri_mode_eth_mac_v5_5_example_design.ncd -o
tri_mode_eth_mac_v5_5_example_design.twr
tri_mode_eth_mac_v5_5_example_design.pcf

</twCmdLine><twDesign>tri_mode_eth_mac_v5_5_example_design.ncd</twDesign><twDesignPath>tri_mode_eth_mac_v5_5_example_design.ncd</twDesignPath><twPCF>tri_mode_eth_mac_v5_5_example_design.pcf</twPCF><twPcfPath>tri_mode_eth_mac_v5_5_example_design.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X112Y244.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.193</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.149</twDel><twSUTime>0.009</twSUTime><twTotPathDel>2.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X106Y243.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X106Y243.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y242.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y242.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y245.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y245.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y245.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y245.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y244.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y244.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y244.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y244.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>1.643</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X106Y242.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.963</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.926</twDel><twSUTime>0.002</twSUTime><twTotPathDel>0.928</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y243.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X106Y243.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y242.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y242.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y242.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.116</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y242.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>0.549</twRouteDel><twTotDel>0.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X107Y242.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.811</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.767</twDel><twSUTime>0.009</twSUTime><twTotPathDel>0.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y243.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X106Y243.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y242.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y242.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>0.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X107Y242.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.303</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.370</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y243.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X106Y243.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y242.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y242.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X106Y242.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>0.386</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.458</twDel><twSUTime>0.037</twSUTime><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y243.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X106Y243.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y242.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y242.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y242.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y242.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.037</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X112Y244.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.042</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.110</twDel><twSUTime>0.033</twSUTime><twTotPathDel>1.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X106Y243.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X106Y243.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y242.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y242.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y245.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y245.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y245.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y245.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y244.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y244.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y244.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y244.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.850</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X106Y243.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.324</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.324</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y244.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y222.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y222.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y241.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y241.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y243.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>3.324</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.374</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.374</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y241.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y241.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y243.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>2.029</twRouteDel><twTotDel>2.374</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.326</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.326</twTotPathDel><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y230.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y240.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y240.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y241.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y241.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y243.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>1.922</twRouteDel><twTotDel>2.326</twTotDel><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X106Y243.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.308</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.824</twDel><twSUTime>0.151</twSUTime><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "1.384" src = "2.682">1.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X109Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X109Y241.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y243.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y243.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.374</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X106Y243.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.367</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.399</twDel><twSUTime>-0.044</twSUTime><twTotPathDel>0.443</twTotPathDel><twClkSkew dest = "2.114" src = "1.304">-0.810</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X109Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X109Y241.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y243.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y243.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>4857</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>763</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.362</twMinPer></twConstHead><twPathRptBanner iPaths="193" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X91Y221.A3), 193 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.638</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.327</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y52.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y52.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y261.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y261.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y261.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y261.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y265.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y265.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y221.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y221.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>4.152</twRouteDel><twTotDel>6.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.643</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y52.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y52.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y261.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y261.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y261.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y261.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y265.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y265.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y221.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y221.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>4.147</twRouteDel><twTotDel>6.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.821</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y52.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y52.DOADO7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y261.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y261.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y261.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y261.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y265.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y265.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y221.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y221.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>3.969</twRouteDel><twTotDel>6.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA (SLICE_X130Y281.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.928</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>5.037</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y244.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y222.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y222.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y281.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y281.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>4.182</twRouteDel><twTotDel>5.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.765</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>4.200</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y281.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y281.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>3.474</twRouteDel><twTotDel>4.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.872</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twDest><twTotPathDel>4.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y281.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y281.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>3.367</twRouteDel><twTotDel>4.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (SLICE_X130Y281.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.928</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>5.037</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y244.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y222.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y222.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y281.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y281.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>4.182</twRouteDel><twTotDel>5.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.765</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>4.200</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y281.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y281.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>3.474</twRouteDel><twTotDel>4.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.872</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>4.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y281.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y281.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>3.367</twRouteDel><twTotDel>4.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X90Y222.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y222.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y222.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y222.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y222.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X90Y222.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y222.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y222.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y222.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y222.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X119Y249.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>0.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y249.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X119Y249.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y249.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y249.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;14&gt;_rt</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL" locationPin="RAMB36_X4Y54.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU" locationPin="RAMB36_X4Y54.CLKARDCLKU" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL" locationPin="RAMB36_X4Y51.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.884</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X74Y245.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>12.116</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y215.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y215.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X74Y245.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>12.116</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y215.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y215.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X74Y245.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>12.116</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y215.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y215.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X90Y221.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="68"><twSlack>1.028</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y215.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y215.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y221.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y221.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>1.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X90Y221.CE), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>1.028</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y215.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y215.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y221.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y221.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>1.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X90Y221.CE), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>1.028</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y215.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y215.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y221.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y221.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>1.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.626</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y171.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>14.374</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y171.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y171.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.233</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y171.B2), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>0.255</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y171.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y171.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.255</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>5059</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>518</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X132Y281.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.133</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>4.911</twDel><twSUTime>0.187</twSUTime><twTotPathDel>5.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y244.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y222.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y222.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>5.098</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.296</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>4.074</twDel><twSUTime>0.187</twSUTime><twTotPathDel>4.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.189</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>3.967</twDel><twSUTime>0.187</twSUTime><twTotPathDel>4.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>3.517</twRouteDel><twTotDel>4.154</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X132Y281.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.133</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>4.911</twDel><twSUTime>0.187</twSUTime><twTotPathDel>5.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y244.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y222.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y222.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>5.098</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.296</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>4.074</twDel><twSUTime>0.187</twSUTime><twTotPathDel>4.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.189</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>3.967</twDel><twSUTime>0.187</twSUTime><twTotPathDel>4.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>3.517</twRouteDel><twTotDel>4.154</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X132Y281.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.133</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>4.911</twDel><twSUTime>0.187</twSUTime><twTotPathDel>5.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y244.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y222.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y222.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>5.098</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.296</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>4.074</twDel><twSUTime>0.187</twSUTime><twTotPathDel>4.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.189</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>3.967</twDel><twSUTime>0.187</twSUTime><twTotPathDel>4.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X90Y221.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y221.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y250.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y250.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1&lt;31&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>3.517</twRouteDel><twTotDel>4.154</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X106Y245.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>0.134</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.207</twDel><twSUTime>0.038</twSUTime><twTotPathDel>0.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y244.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X107Y244.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y245.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y245.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.107</twRouteDel><twTotDel>0.169</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X118Y253.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>0.128</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.222</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y254.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X118Y254.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y253.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y253.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X107Y240.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>0.162</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.237</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X107Y241.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y240.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y240.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.197</twTotDel><twDestClk twEdge ="twRising">gt0_rxusrclk2_i</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>727</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>632</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X94Y248.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.474</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.474</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X107Y259.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X107Y259.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y249.A1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y249.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y249.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y249.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp></twPathDel><twLogDel>0.309</twLogDel><twRouteDel>2.165</twRouteDel><twTotDel>2.474</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.080</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.080</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y259.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X107Y259.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y249.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y249.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp></twPathDel><twLogDel>0.266</twLogDel><twRouteDel>1.814</twRouteDel><twTotDel>2.080</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.077</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.077</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X106Y253.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X106Y253.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y249.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y249.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y249.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y249.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;10&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>1.732</twRouteDel><twTotDel>2.077</twTotDel><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X98Y248.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.472</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.472</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X106Y253.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X106Y253.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y247.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y247.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y247.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y247.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>2.472</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.441</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.441</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X107Y259.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X107Y259.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y247.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y247.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y247.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y247.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp></twPathDel><twLogDel>0.309</twLogDel><twRouteDel>2.132</twRouteDel><twTotDel>2.441</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.328</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.328</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X107Y259.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X107Y259.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y247.C2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y247.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y247.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y247.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp></twPathDel><twLogDel>0.309</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.328</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X90Y248.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.401</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.401</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X107Y259.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X107Y259.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y249.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y249.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y249.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y249.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp></twPathDel><twLogDel>0.309</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>2.401</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="115"><twUnconstPath anchorID="116" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.203</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.203</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X106Y253.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X106Y253.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y249.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y249.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y249.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y249.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp></twPathDel><twLogDel>0.345</twLogDel><twRouteDel>1.858</twRouteDel><twTotDel>2.203</twTotDel><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="117"><twUnconstPath anchorID="118" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.124</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.124</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X107Y259.CLK</twSrcSite><twSrcClk twEdge ="twRising">gt0_rxusrclk2_i</twSrcClk><twPathDel><twSite>SLICE_X107Y259.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y249.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y249.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y249.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y249.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y248.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp></twPathDel><twLogDel>0.309</twLogDel><twRouteDel>1.815</twRouteDel><twTotDel>2.124</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="119" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_rx_clk = PERIOD TIMEGRP &quot;clk_rx&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>6157</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.444</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4 (SLICE_X36Y140.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.556</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew dest = "0.593" src = "0.581">-0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X4Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp><twBEL>trimac_fifo_block/trimac_block/rx_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.B2</twSite><twDelType>net</twDelType><twFanCnt>138</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>2.773</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.147</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twDest><twTotPathDel>2.776</twTotPathDel><twClkSkew dest = "0.593" src = "0.635">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y130.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twBEL></twPathDel><twLogDel>0.669</twLogDel><twRouteDel>2.107</twRouteDel><twTotDel>2.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.336</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.593" src = "0.635">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0 (SLICE_X36Y140.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.556</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew dest = "0.593" src = "0.581">-0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X4Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp><twBEL>trimac_fifo_block/trimac_block/rx_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.B2</twSite><twDelType>net</twDelType><twFanCnt>138</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>2.773</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.147</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twDest><twTotPathDel>2.776</twTotPathDel><twClkSkew dest = "0.593" src = "0.635">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y130.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twBEL></twPathDel><twLogDel>0.669</twLogDel><twRouteDel>2.107</twRouteDel><twTotDel>2.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.336</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.593" src = "0.635">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5 (SLICE_X36Y140.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.556</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew dest = "0.593" src = "0.581">-0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X4Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp><twBEL>trimac_fifo_block/trimac_block/rx_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.B2</twSite><twDelType>net</twDelType><twFanCnt>138</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>2.773</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.147</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twDest><twTotPathDel>2.776</twTotPathDel><twClkSkew dest = "0.593" src = "0.635">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y130.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twBEL></twPathDel><twLogDel>0.669</twLogDel><twRouteDel>2.107</twRouteDel><twTotDel>2.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.336</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.593" src = "0.635">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N210</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y133.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>rx_statistics_vector&lt;24&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5</twBEL></twPathDel><twLogDel>0.648</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx_clk = PERIOD TIMEGRP &quot;clk_rx&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X1Y52.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.063</twTotPathDel><twClkSkew dest = "0.153" src = "0.103">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X22Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y52.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y52.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>-509.5</twPctLog><twPctRoute>609.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X1Y53.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.069</twTotPathDel><twClkSkew dest = "0.153" src = "0.103">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X22Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y53.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y53.CLKARDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>-465.2</twPctLog><twPctRoute>565.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X1Y52.DIADI2), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.070</twTotPathDel><twClkSkew dest = "0.153" src = "0.103">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X22Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y52.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y52.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>-458.6</twPctLog><twPctRoute>558.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_rx_clk = PERIOD TIMEGRP &quot;clk_rx&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="6.149" period="8.000" constraintValue="8.000" deviceLimit="1.851" freqLimit="540.249" physResource="trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk/I" logResource="trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk/I" locationPin="BUFR_X0Y8.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X1Y52.RDCLK" clockNet="rx_mac_aclk"/><twPinLimit anchorID="147" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X1Y53.CLKARDCLK" clockNet="rx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="150" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator/mmcm_adv_inst/CLKIN1" logResource="clock_generator/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="151" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator/mmcm_adv_inst/CLKIN1" logResource="clock_generator/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="152" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator/mmcm_adv_inst/CLKIN1" logResource="clock_generator/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="153" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_gtx_clk = PERIOD TIMEGRP &quot;clk_gtx&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.839</twMinPer></twConstHead><twPinLimitRpt anchorID="154"><twPinLimitBanner>Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP &quot;clk_gtx&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X2Y17.CLKARDCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="156" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X2Y17.CLKBWRCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="157" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X2Y16.RDCLK" clockNet="gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="158" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_glbl_rst_path&quot; TIG;</twConstName><twItemCnt>162</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>162</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1 (SLICE_X65Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twUnconstPath anchorID="160" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.199</twTotDel><twSrc BELType="FF">glbl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1</twDest><twDel>2.369</twDel><twSUTime>0.178</twSUTime><twTotPathDel>2.547</twTotPathDel><twClkSkew dest = "3.347" src = "3.813">0.466</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>glbl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X108Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>glbl_rst_int</twComp><twBEL>glbl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>glbl_rst_int</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>glbl_rst_intn</twComp><twBEL>glbl_rst_intn1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>glbl_rst_intn</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2 (SLICE_X65Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twUnconstPath anchorID="162" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.199</twTotDel><twSrc BELType="FF">glbl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twDest><twDel>2.369</twDel><twSUTime>0.178</twSUTime><twTotPathDel>2.547</twTotPathDel><twClkSkew dest = "3.347" src = "3.813">0.466</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>glbl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X108Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>glbl_rst_int</twComp><twBEL>glbl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>glbl_rst_int</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>glbl_rst_intn</twComp><twBEL>glbl_rst_intn1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>glbl_rst_intn</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17 (SLICE_X50Y88.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twUnconstPath anchorID="164" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.711</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17</twDest><twDel>1.214</twDel><twSUTime>-0.022</twSUTime><twTotPathDel>1.192</twTotPathDel><twClkSkew dest = "3.515" src = "3.848">0.333</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X46Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;71&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;19&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT91</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_glbl_rst_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30 (SLICE_X50Y91.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twUnconstPath anchorID="166" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.359</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30</twDest><twDel>0.196</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.137</twTotPathDel><twClkSkew dest = "1.923" src = "1.613">-0.310</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X51Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;70&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;69&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;31&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT241</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29 (SLICE_X50Y91.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twUnconstPath anchorID="168" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.331</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29</twDest><twDel>0.224</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "1.923" src = "1.613">-0.310</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X51Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;70&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;68&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;31&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT221</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27 (SLICE_X51Y88.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twUnconstPath anchorID="170" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.285</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27</twDest><twDel>0.244</twDel><twSUTime>0.033</twSUTime><twTotPathDel>0.211</twTotPathDel><twClkSkew dest = "1.922" src = "1.612">-0.310</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X52Y88.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;63&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y88.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.101</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;27&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT201</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27</twBEL></twPathDel><twLogDel>0.110</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.721</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>7.079</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>0.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X51Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.039</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT&lt;1&gt;12</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>0.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X46Y52.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>7.277</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X46Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X51Y43.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>7.292</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X51Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y43.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_INV_174_o1_INV_0</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X46Y52.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="178"><twSlack>0.205</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X46Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X51Y43.D3), 1 path
</twPathRptBanner><twRacePath anchorID="179"><twSlack>0.206</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X51Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y43.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_INV_174_o1_INV_0</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A1), 1 path
</twPathRptBanner><twRacePath anchorID="180"><twSlack>0.305</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X51Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT&lt;1&gt;12</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.030</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="181" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.148</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X53Y55.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>6.652</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>1.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X52Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N91</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>1.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X52Y49.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>7.005</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>0.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X52Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>0.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X52Y49.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="186"><twSlack>0.352</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X52Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X53Y55.C6), 1 path
</twPathRptBanner><twRacePath anchorID="187"><twSlack>0.540</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X52Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N91</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.159</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="188" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.628</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X50Y49.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>4.372</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twTotPathDel>0.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT&lt;0&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.295</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>4.390</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>0.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.039</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT&lt;1&gt;12</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.277</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>0.208</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT&lt;1&gt;12</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X50Y49.A5), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>0.215</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT&lt;0&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.084</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="195" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.082</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X51Y42.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>8.918</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>0.912</twTotPathDel><twClkSkew dest = "0.546" src = "0.652">0.106</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X48Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT91</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.680</twRouteDel><twTotDel>0.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X51Y42.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>9.034</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7</twDest><twTotPathDel>0.796</twTotPathDel><twClkSkew dest = "0.546" src = "0.652">0.106</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X48Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT101</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X50Y44.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>9.037</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>0.793</twTotPathDel><twClkSkew dest = "0.547" src = "0.653">0.106</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X48Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT31</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.593</twRouteDel><twTotDel>0.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X50Y44.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="202"><twSlack>0.216</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.322" src = "0.323">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X48Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT111</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X50Y44.B6), 1 path
</twPathRptBanner><twRacePath anchorID="203"><twSlack>0.228</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twClkSkew dest = "0.322" src = "0.323">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X48Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT121</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X51Y41.D6), 1 path
</twPathRptBanner><twRacePath anchorID="204"><twSlack>0.255</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "0.321" src = "0.322">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT61</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="205" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="206" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;clk_rx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.649</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X20Y135.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>7.151</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>0.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y135.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.035</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;_rt</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.461</twRouteDel><twTotDel>0.649</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X20Y135.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathFromToDelay"><twSlack>7.190</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>0.610</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y135.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y135.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.225</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.610</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X20Y135.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>7.227</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.035</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;_rt</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.573</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;clk_rx&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X20Y135.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="213"><twSlack>0.215</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y135.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X20Y135.A3), 1 path
</twPathRptBanner><twRacePath anchorID="214"><twSlack>0.237</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y135.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.069</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;_rt</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.031</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X20Y135.DX), 1 path
</twPathRptBanner><twRacePath anchorID="215"><twSlack>0.239</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y135.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.179</twRouteDel><twTotDel>0.239</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="216" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP &quot;flow_rx_to_tx&quot; TO TIMEGRP &quot;clk_gtx&quot;         7.8 ns DATAPATHONLY;</twConstName><twItemCnt>321</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>114</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.643</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12 (SLICE_X40Y132.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>5.157</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X36Y135.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y129.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13 (SLICE_X40Y132.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>5.157</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X36Y135.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y129.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14 (SLICE_X40Y132.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>5.157</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X36Y135.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y129.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y129.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP &quot;flow_rx_to_tx&quot; TO TIMEGRP &quot;clk_gtx&quot;
        7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (SLICE_X39Y132.B5), 16 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="223"><twSlack>0.293</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X38Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y132.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twBEL></twPathDel><twLogDel>0.114</twLogDel><twRouteDel>0.179</twRouteDel><twTotDel>0.293</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="224"><twSlack>0.397</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X39Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y132.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="225"><twSlack>0.432</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X38Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y132.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twBEL></twPathDel><twLogDel>0.114</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8 (SLICE_X40Y131.A5), 1 path
</twPathRptBanner><twRacePath anchorID="226"><twSlack>0.308</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X38Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.012</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;8&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy&lt;11&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8</twBEL></twPathDel><twLogDel>0.130</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15 (SLICE_X40Y132.D6), 1 path
</twPathRptBanner><twRacePath anchorID="227"><twSlack>0.312</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X38Y135.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y132.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;15&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor&lt;15&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15</twBEL></twPathDel><twLogDel>0.157</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="228" twConstType="PATHBLOCK" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_config_to_all_path&quot; TIG;</twConstName><twItemCnt>859</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>457</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (SLICE_X5Y132.C1), 2 paths
</twPathRptBanner><twPathRpt anchorID="229"><twUnconstPath anchorID="230" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.733</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twDel>3.338</twDel><twSUTime>0.009</twSUTime><twTotPathDel>3.347</twTotPathDel><twClkSkew dest = "3.471" src = "3.671">0.200</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X45Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y125.A3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N325</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N266</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y132.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>2.986</twRouteDel><twTotDel>3.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="231"><twUnconstPath anchorID="232" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.785</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twDel>2.390</twDel><twSUTime>0.009</twSUTime><twTotPathDel>2.399</twTotPathDel><twClkSkew dest = "3.471" src = "3.671">0.200</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X45Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N266</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y132.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>2.124</twRouteDel><twTotDel>2.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (OLOGIC_X0Y170.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twUnconstPath anchorID="234" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.696</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twDest><twDel>2.725</twDel><twSUTime>0.473</twSUTime><twTotPathDel>3.198</twTotPathDel><twClkSkew dest = "3.365" src = "3.677">0.312</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X11Y126.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/speedis10100</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y149.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>trimac_fifo_block/trimac_block/speedis10100</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y149.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/gmii_txd_falling&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/Mmux_gmii_txd_falling31</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y170.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/gmii_txd_falling&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y170.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>rgmii_txd_2_OBUF</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>2.357</twRouteDel><twTotDel>3.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (SLICE_X5Y132.D4), 2 paths
</twPathRptBanner><twPathRpt anchorID="235"><twUnconstPath anchorID="236" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.637</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2</twDest><twDel>3.242</twDel><twSUTime>0.009</twSUTime><twTotPathDel>3.251</twTotPathDel><twClkSkew dest = "3.471" src = "3.671">0.200</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X45Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y125.A3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y126.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N325</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y132.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N319</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y132.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>2.890</twRouteDel><twTotDel>3.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="237"><twUnconstPath anchorID="238" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.652</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2</twDest><twDel>2.257</twDel><twSUTime>0.009</twSUTime><twTotPathDel>2.266</twTotPathDel><twClkSkew dest = "3.471" src = "3.671">0.200</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X45Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y132.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N319</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y132.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_config_to_all_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X51Y111.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twUnconstPath anchorID="240" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.162</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twDel>0.472</twDel><twSUTime>0.033</twSUTime><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "2.693" src = "-1.752">-4.445</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X51Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;26&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_F</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8 (SLICE_X45Y114.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twUnconstPath anchorID="242" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.230</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8</twDest><twDel>0.380</twDel><twSUTime>0.120</twSUTime><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "2.643" src = "-1.691">-4.334</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X44Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.120</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD&lt;10&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_MAX_FRAME_LENGTH_HELD[14]_GND_44_o_mux_5_OUT141</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8</twBEL></twPathDel><twLogDel>0.058</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X51Y111.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twUnconstPath anchorID="244" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.129</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twDel>0.504</twDel><twSUTime>0.033</twSUTime><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "2.693" src = "-1.751">-4.444</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;20&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y111.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_F</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="245" twConstType="PATHBLOCK" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_rxstats_sync_path&quot; TIG;</twConstName><twItemCnt>28</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>28</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_25 (SLICE_X17Y114.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.273</twTotDel><twSrc BELType="FF">rx_stats_24</twSrc><twDest BELType="FF">rx_stats_shift_25</twDest><twDel>0.799</twDel><twSUTime>0.009</twSUTime><twTotPathDel>0.808</twTotPathDel><twClkSkew dest = "-1.678" src = "2.633">4.311</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rx_stats_24</twSrc><twDest BELType='FF'>rx_stats_shift_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_stats&lt;27&gt;</twComp><twBEL>rx_stats_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rx_stats&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>rx_stats_shift&lt;25&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT181</twBEL><twBEL>rx_stats_shift_25</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.540</twRouteDel><twTotDel>0.808</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_5 (SLICE_X15Y111.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.236</twTotDel><twSrc BELType="FF">rx_stats_4</twSrc><twDest BELType="FF">rx_stats_shift_5</twDest><twDel>0.762</twDel><twSUTime>0.010</twSUTime><twTotPathDel>0.772</twTotPathDel><twClkSkew dest = "-1.677" src = "2.633">4.310</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rx_stats_4</twSrc><twDest BELType='FF'>rx_stats_shift_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rx_stats&lt;27&gt;</twComp><twBEL>rx_stats_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>rx_stats&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>rx_stats_shift&lt;7&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT261</twBEL><twBEL>rx_stats_shift_5</twBEL></twPathDel><twLogDel>0.326</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.772</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_12 (SLICE_X17Y112.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.224</twTotDel><twSrc BELType="FF">rx_stats_11</twSrc><twDest BELType="FF">rx_stats_shift_12</twDest><twDel>0.751</twDel><twSUTime>0.009</twSUTime><twTotPathDel>0.760</twTotPathDel><twClkSkew dest = "-1.677" src = "2.633">4.310</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rx_stats_11</twSrc><twDest BELType='FF'>rx_stats_shift_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X18Y112.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>rx_stats&lt;15&gt;</twComp><twBEL>rx_stats_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y112.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>rx_stats&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>rx_stats_shift&lt;13&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT41</twBEL><twBEL>rx_stats_shift_12</twBEL></twPathDel><twLogDel>0.330</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.760</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_rxstats_sync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_22 (SLICE_X17Y114.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMinDelay" ><twTotDel>1.887</twTotDel><twSrc BELType="FF">rx_stats_21</twSrc><twDest BELType="FF">rx_stats_shift_22</twDest><twDel>0.192</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.160</twTotPathDel><twClkSkew dest = "-0.628" src = "1.253">1.881</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rx_stats_21</twSrc><twDest BELType='FF'>rx_stats_shift_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X19Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>rx_stats&lt;23&gt;</twComp><twBEL>rx_stats_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>rx_stats&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>rx_stats_shift&lt;25&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT151</twBEL><twBEL>rx_stats_shift_22</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_1 (SLICE_X17Y113.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMinDelay" ><twTotDel>1.891</twTotDel><twSrc BELType="FF">rx_stats_0</twSrc><twDest BELType="FF">rx_stats_shift_1</twDest><twDel>0.196</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "-0.628" src = "1.253">1.881</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rx_stats_0</twSrc><twDest BELType='FF'>rx_stats_shift_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X16Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>rx_stats&lt;3&gt;</twComp><twBEL>rx_stats_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>rx_stats&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>rx_stats_shift&lt;3&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT121</twBEL><twBEL>rx_stats_shift_1</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_19 (SLICE_X16Y114.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMinDelay" ><twTotDel>1.865</twTotDel><twSrc BELType="FF">rx_stats_18</twSrc><twDest BELType="FF">rx_stats_shift_19</twDest><twDel>0.197</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.138</twTotPathDel><twClkSkew dest = "-0.628" src = "1.253">1.881</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rx_stats_18</twSrc><twDest BELType='FF'>rx_stats_shift_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>rx_stats&lt;19&gt;</twComp><twBEL>rx_stats_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y114.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rx_stats&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>rx_stats_shift&lt;21&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT111</twBEL><twBEL>rx_stats_shift_19</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="258" twConstType="PATHBLOCK" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_pause_dsr_path&quot; TIG;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pause_shift_0 (SLICE_X59Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twUnconstPath anchorID="260" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.018</twTotDel><twSrc BELType="PAD">pause_req_s</twSrc><twDest BELType="FF">pause_shift_0</twDest><twDel>2.996</twDel><twSUTime>0.022</twSUTime><twTotPathDel>3.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>pause_req_s</twSrc><twDest BELType='FF'>pause_shift_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>AB12.PAD</twSrcSite><twPathDel><twSite>AB12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>pause_req_s</twComp><twBEL>pause_req_s</twBEL><twBEL>pause_req_s_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>pause_req_s_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>pause_shift&lt;3&gt;</twComp><twBEL>pause_shift_0</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>2.313</twRouteDel><twTotDel>3.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/serial_command_shift_0 (SLICE_X70Y100.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twUnconstPath anchorID="262" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.696</twTotDel><twSrc BELType="PAD">pause_req_s</twSrc><twDest BELType="FF">axi_lite_controller/serial_command_shift_0</twDest><twDel>2.694</twDel><twSUTime>0.002</twSUTime><twTotPathDel>2.696</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>pause_req_s</twSrc><twDest BELType='FF'>axi_lite_controller/serial_command_shift_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>AB12.PAD</twSrcSite><twPathDel><twSite>AB12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>pause_req_s</twComp><twBEL>pause_req_s</twBEL><twBEL>pause_req_s_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>pause_req_s_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>axi_lite_controller/serial_command_shift&lt;7&gt;</twComp><twBEL>axi_lite_controller/serial_command_shift_0</twBEL></twPathDel><twLogDel>0.685</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>2.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X49Y100.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="263"><twUnconstPath anchorID="264" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.296</twTotDel><twSrc BELType="FF">pause_req</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twDel>1.739</twDel><twSUTime>0.201</twSUTime><twTotPathDel>1.940</twTotPathDel><twClkSkew dest = "1.045" src = "1.337">0.292</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pause_req</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X47Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>pause_req</twComp><twBEL>pause_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>pause_req</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n01561</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y100.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>1.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_pause_dsr_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2 (SLICE_X49Y100.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="265"><twUnconstPath anchorID="266" twDataPathType="twDataPathMinDelay" ><twTotDel>0.022</twTotDel><twSrc BELType="FF">pause_val_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2</twDest><twDel>0.202</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.708" src = "0.569">-0.139</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X49Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pause_val&lt;3&gt;</twComp><twBEL>pause_val_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>pause_val&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.102</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X49Y100.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="267"><twUnconstPath anchorID="268" twDataPathType="twDataPathMinDelay" ><twTotDel>0.025</twTotDel><twSrc BELType="FF">pause_val_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twDel>0.204</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.708" src = "0.569">-0.139</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X49Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pause_val&lt;3&gt;</twComp><twBEL>pause_val_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>pause_val&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14 (SLICE_X47Y101.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twUnconstPath anchorID="270" twDataPathType="twDataPathMinDelay" ><twTotDel>0.060</twTotDel><twSrc BELType="FF">pause_val_14</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14</twDest><twDel>0.240</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.199</twTotPathDel><twClkSkew dest = "0.708" src = "0.569">-0.139</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_14</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X49Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pause_val&lt;15&gt;</twComp><twBEL>pause_val_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>pause_val&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="271" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_stats_host_to_ref = MAXDELAY FROM TIMEGRP &quot;stats_host_to_ref&quot; TO TIMEGRP         &quot;clk_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="272" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_stats_ref_to_host = MAXDELAY FROM TIMEGRP &quot;stats_ref_to_host&quot; TO TIMEGRP         &quot;clock_generator_clkout1&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="273" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_stats_addr = MAXDELAY FROM TIMEGRP &quot;clock_generator_clkout1&quot; TO TIMEGRP         &quot;stats_addr&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="274" twConstType="PATHBLOCK" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">PATH &quot;ts_resync_flops_path&quot; TIG;</twConstName><twItemCnt>497</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>341</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync (SLICE_X135Y313.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twUnconstPath anchorID="276" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.719</twTotDel><twSrc BELType="HSIO">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync</twDest><twDel>1.725</twDel><twSUTime>0.022</twSUTime><twTotPathDel>1.747</twTotPathDel><twClkSkew dest = "-1.603" src = "3.219">4.822</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="31" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y13.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising">gt1_rxusrclk2_i</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y13.RXRESETDONE</twSite><twDelType>Tgtxcko_RXRSTDONE</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y313.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GT1_RXRESETDONE_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y313.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/rxresetdone_s2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync</twBEL></twPathDel><twLogDel>1.031</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>1.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync (SLICE_X132Y330.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twUnconstPath anchorID="278" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.704</twTotDel><twSrc BELType="HSIO">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync</twDest><twDel>1.727</twDel><twSUTime>-0.004</twSUTime><twTotPathDel>1.723</twTotPathDel><twClkSkew dest = "-1.608" src = "3.223">4.831</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="31" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y14.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising">gt2_rxusrclk2_i</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y14.RXRESETDONE</twSite><twDelType>Tgtxcko_RXRSTDONE</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y330.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GT2_RXRESETDONE_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y330.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.004</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/rxresetdone_s2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>0.718</twRouteDel><twTotDel>1.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync (SLICE_X140Y330.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twUnconstPath anchorID="280" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.503</twTotDel><twSrc BELType="HSIO">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twDel>1.503</twDel><twSUTime>0.022</twSUTime><twTotPathDel>1.525</twTotPathDel><twClkSkew dest = "-1.607" src = "3.221">4.828</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="31" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y14.TXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising">gt0_txusrclk2_i</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y14.TXRESETDONE</twSite><twDelType>Tgtxcko_TXRSTDONE</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y330.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GT2_TXRESETDONE_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y330.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/txresetdone_s2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync</twBEL></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>1.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;ts_resync_flops_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X112Y327.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twUnconstPath anchorID="282" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.470</twTotDel><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twDel>0.436</twDel><twSUTime>0.108</twSUTime><twTotPathDel>0.328</twTotPathDel><twClkSkew dest = "2.989" src = "-1.659">-4.648</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y330.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X112Y330.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_rx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y327.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_rx_phalignment_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y327.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int_s2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.328</twTotDel><twDestClk twEdge ="twRising">gt2_rxusrclk2_i</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X118Y307.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twUnconstPath anchorID="284" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.486</twTotDel><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twDel>0.455</twDel><twSUTime>0.135</twSUTime><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "3.005" src = "-1.651">-4.656</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y309.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X120Y309.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_run_rx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y307.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_run_rx_phalignment_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y307.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.249</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising">gt1_rxusrclk2_i</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X134Y324.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twUnconstPath anchorID="286" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.484</twTotDel><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twDel>0.453</twDel><twSUTime>0.135</twSUTime><twTotPathDel>0.318</twTotPathDel><twClkSkew dest = "3.039" src = "-1.613">-4.652</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X135Y326.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X135Y326.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_tx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y324.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_tx_phalignment_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X134Y324.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising">gt0_txusrclk2_i</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="287" twConstType="PATHBLOCK" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">PATH &quot;ts_col_crs_in_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2 (SLICE_X11Y124.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twUnconstPath anchorID="289" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.654</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twDest><twDel>1.992</twDel><twSUTime>0.304</twSUTime><twTotPathDel>2.296</twTotPathDel><twClkSkew dest = "1.047" src = "1.341">0.294</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>2.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1 (SLICE_X6Y125.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twUnconstPath anchorID="291" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.605</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twDest><twDel>2.322</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>2.301</twTotPathDel><twClkSkew dest = "1.101" src = "1.341">0.240</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y125.A2</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_GND_43_o_MUX_805_o1</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>2.099</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS (SLICE_X12Y114.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twUnconstPath anchorID="293" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.259</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS</twDest><twDel>1.936</twDel><twSUTime>-0.026</twSUTime><twTotPathDel>1.910</twTotPathDel><twClkSkew dest = "1.056" src = "1.341">0.285</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.026</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_INT_CRS_GND_34_o_MUX_282_o11</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="294" twConstType="PATHBLOCK" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">PATH &quot;ts_tx_async_regs_path&quot; TIG;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X7Y124.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twUnconstPath anchorID="296" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.609</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twDel>2.001</twDel><twSUTime>0.304</twSUTime><twTotPathDel>2.305</twTotPathDel><twClkSkew dest = "1.101" src = "1.341">0.240</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.778</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (SLICE_X7Y124.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twUnconstPath anchorID="298" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.609</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twDest><twDel>2.001</twDel><twSUTime>0.304</twSUTime><twTotPathDel>2.305</twTotPathDel><twClkSkew dest = "1.101" src = "1.341">0.240</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.778</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X7Y124.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twUnconstPath anchorID="300" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.915</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twDel>1.645</twDel><twSUTime>0.201</twSUTime><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.662" src = "0.667">0.005</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X22Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>232</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>1.386</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;ts_tx_async_regs_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (SLICE_X7Y124.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twUnconstPath anchorID="302" twDataPathType="twDataPathMinDelay" ><twTotDel>0.278</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twDest><twDel>0.342</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.386" src = "0.362">-0.024</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X7Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_er_int</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y124.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_er_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y124.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="303" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;         TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>11358</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5032</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.763</twMinPer></twConstHead><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3 (SLICE_X44Y108.D4), 34 paths
</twPathRptBanner><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.237</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twDest><twTotPathDel>4.467</twTotPathDel><twClkSkew dest = "1.045" src = "1.275">0.230</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C2</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>3.922</twRouteDel><twTotDel>4.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.528</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twDest><twTotPathDel>4.176</twTotPathDel><twClkSkew dest = "1.045" src = "1.275">0.230</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>3.631</twRouteDel><twTotDel>4.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.859</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twDest><twTotPathDel>3.845</twTotPathDel><twClkSkew dest = "1.045" src = "1.275">0.230</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>3.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4 (SLICE_X53Y109.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.381</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twDest><twTotPathDel>4.263</twTotPathDel><twClkSkew dest = "0.985" src = "1.275">0.290</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C2</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>3.474</twRouteDel><twTotDel>4.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.672</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew dest = "0.985" src = "1.275">0.290</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>3.183</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.003</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twDest><twTotPathDel>3.641</twTotPathDel><twClkSkew dest = "0.985" src = "1.275">0.290</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>2.852</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14 (SLICE_X52Y112.A3), 30 paths
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.419</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twDest><twTotPathDel>4.223</twTotPathDel><twClkSkew dest = "0.983" src = "1.275">0.292</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C2</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y107.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT64_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N339</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT65</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.715</twRouteDel><twTotDel>4.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.463</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twDest><twTotPathDel>4.179</twTotPathDel><twClkSkew dest = "0.983" src = "1.275">0.292</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C2</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT64_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N339</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT65</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>4.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.710</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew dest = "0.983" src = "1.275">0.292</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y107.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT64_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N339</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT65</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>3.424</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;
        TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/serial_command_shift_23 (SLICE_X70Y98.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">axi_lite_controller/axi_rd_data_21</twSrc><twDest BELType="FF">axi_lite_controller/serial_command_shift_23</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.745" src = "0.482">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi_lite_controller/axi_rd_data_21</twSrc><twDest BELType='FF'>axi_lite_controller/serial_command_shift_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X67Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>axi_lite_controller/axi_rd_data&lt;23&gt;</twComp><twBEL>axi_lite_controller/axi_rd_data_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>axi_lite_controller/axi_rd_data&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.067</twDelInfo><twComp>axi_lite_controller/serial_command_shift&lt;22&gt;</twComp><twBEL>axi_lite_controller/Mmux_serial_command_shift[22]_axi_rd_data[21]_MUX_278_o11</twBEL><twBEL>axi_lite_controller/serial_command_shift_23</twBEL></twPathDel><twLogDel>0.033</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/axi_status_3 (SLICE_X73Y97.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg</twSrc><twDest BELType="FF">axi_lite_controller/axi_status_3</twDest><twTotPathDel>0.269</twTotPathDel><twClkSkew dest = "0.745" src = "0.480">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg</twSrc><twDest BELType='FF'>axi_lite_controller/axi_status_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X75Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>s_axi_wready</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>s_axi_wready</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>axi_lite_controller/axi_status_3</twComp><twBEL>axi_lite_controller/axi_status_3_glue_set</twBEL><twBEL>axi_lite_controller/axi_status_3</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/write_access (SLICE_X75Y99.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">axi_lite_controller/serial_command_shift_33</twSrc><twDest BELType="FF">axi_lite_controller/write_access</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.744" src = "0.481">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi_lite_controller/serial_command_shift_33</twSrc><twDest BELType='FF'>axi_lite_controller/write_access</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X72Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>axi_lite_controller/serial_command_shift&lt;35&gt;</twComp><twBEL>axi_lite_controller/serial_command_shift_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>axi_lite_controller/serial_command_shift&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>axi_lite_controller/read_access</twComp><twBEL>axi_lite_controller/Mmux_serial_command_shift[34]_GND_12_o_MUX_304_o11</twBEL><twBEL>axi_lite_controller/write_access</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="328"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;
        TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="329" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;0&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X18Y124.CLK" clockNet="s_axi_aclk"/><twPinLimit anchorID="330" type="MINHIGHPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;0&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X18Y124.CLK" clockNet="s_axi_aclk"/><twPinLimit anchorID="331" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;0&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X18Y124.CLK" clockNet="s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="332" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%         PRIORITY 0;</twConstName><twItemCnt>139</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>81.560</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (SLICE_X47Y127.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.961</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twDest><twTotPathDel>1.976</twTotPathDel><twClkSkew dest = "0.593" src = "0.590">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="390.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X64Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>179</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y127.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.449</twRouteDel><twTotDel>1.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1 (SLICE_X46Y127.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.984</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew dest = "0.593" src = "0.590">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="390.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X64Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>179</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y127.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>1.449</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0 (SLICE_X46Y127.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.984</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew dest = "0.593" src = "0.590">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="390.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X64Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>179</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y127.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>1.449</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%
        PRIORITY 0;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (SLICE_X47Y127.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twDest><twTotPathDel>0.155</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X46Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC (SLICE_X45Y122.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twDest><twTotPathDel>0.234</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X45Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y122.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG (SLICE_X40Y123.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG</twDest><twTotPathDel>0.183</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X41Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="345"><twPinLimitBanner>Component Switching Limit Checks: TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%
        PRIORITY 0;</twPinLimitBanner><twPinLimit anchorID="346" type="MINLOWPULSE" name="Tcl" slack="399.200" period="400.000" constraintValue="200.000" deviceLimit="0.400" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1/CK" locationPin="SLICE_X46Y127.CLK" clockNet="s_axi_aclk"/><twPinLimit anchorID="347" type="MINHIGHPULSE" name="Trpw" slack="399.200" period="400.000" constraintValue="200.000" deviceLimit="0.400" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;/SR" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1/SR" locationPin="SLICE_X46Y127.SR" clockNet="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4"/><twPinLimit anchorID="348" type="MINLOWPULSE" name="Tcl" slack="399.200" period="400.000" constraintValue="200.000" deviceLimit="0.400" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3/CK" locationPin="SLICE_X46Y127.CLK" clockNet="s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="349" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;         TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>197</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>80</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.154</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr (OLOGIC_X0Y181.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.846</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr</twDest><twTotPathDel>2.110</twTotPathDel><twClkSkew dest = "0.735" src = "0.715">-0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X3Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y181.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>rgmii_txc_OBUF</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>1.507</twRouteDel><twTotDel>2.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int (SLICE_X10Y144.A4), 7 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.210</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twDest><twTotPathDel>1.625</twTotPathDel><twClkSkew dest = "0.623" src = "0.724">0.101</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X7Y143.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y143.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mmux_clk_div5_shift_int_PWR_16_o_MUX_344_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/clk_div5_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twBEL></twPathDel><twLogDel>0.350</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.458</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twDest><twTotPathDel>1.454</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y143.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mmux_clk_div5_shift_int_PWR_16_o_MUX_344_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/clk_div5_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.130</twRouteDel><twTotDel>1.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.481</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/txspeedis100gen/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twDest><twTotPathDel>1.434</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/txspeedis100gen/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X11Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/speed_is_100_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/txspeedis100gen/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y143.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/speed_is_100_int</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mmux_clk_div5_shift_int_PWR_16_o_MUX_344_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y143.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y144.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/clk_div5_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>1.146</twRouteDel><twTotDel>1.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/div_2 (SLICE_X14Y138.A1), 9 paths
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.235</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twTotPathDel>1.650</twTotPathDel><twClkSkew dest = "0.618" src = "0.669">0.051</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y143.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y143.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y138.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/div_2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>1.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.268</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_3</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "0.618" src = "0.669">0.051</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_3</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y143.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y143.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y143.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y138.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/div_2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.293</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.380</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twTotPathDel>1.505</twTotPathDel><twClkSkew dest = "0.618" src = "0.669">0.051</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y143.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y143.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y143.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y138.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/div_2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>1.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;
        TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1 (SLICE_X11Y154.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.724" src = "0.583">-0.141</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/clk_div5_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y154.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg (SLICE_X7Y143.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.186</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twDest><twTotPathDel>0.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X7Y143.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y143.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y143.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.106</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/counter_4 (SLICE_X9Y142.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twTotPathDel>0.220</twTotPathDel><twClkSkew dest = "0.370" src = "0.338">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y143.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y142.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y142.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;4&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_4</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="370"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;
        TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="371" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="6.591" period="8.000" constraintValue="8.000" deviceLimit="1.409" freqLimit="709.723" physResource="clock_generator/clkout4_buf/I0" logResource="clock_generator/clkout4_buf/I0" locationPin="BUFGCTRL_X0Y8.I0" clockNet="clock_generator/clkout3"/><twPinLimit anchorID="372" type="MINPERIOD" name="Tockper" slack="6.930" period="8.000" constraintValue="8.000" deviceLimit="1.070" freqLimit="934.579" physResource="rgmii_txc_OBUF/CLK" logResource="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr/CK" locationPin="OLOGIC_X0Y181.CLK" clockNet="gtx_clk90_bufg"/><twPinLimit anchorID="373" type="MINHIGHPULSE" name="Tospwh" slack="6.930" period="8.000" constraintValue="4.000" deviceLimit="0.535" physResource="rgmii_txc_OBUF/SR" logResource="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr/SR" locationPin="OLOGIC_X0Y181.SR" clockNet="trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90"/></twPinLimitRpt></twConst><twConst anchorID="374" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;         TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>64605</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10578</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.081</twMinPer></twConstHead><twPathRptBanner iPaths="635" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0 (SLICE_X49Y41.CE), 635 paths
</twPathRptBanner><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.919</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>5.062</twTotPathDel><twClkSkew dest = "1.213" src = "1.168">-0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>4.361</twRouteDel><twTotDel>5.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.043</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>4.940</twTotPathDel><twClkSkew dest = "1.213" src = "1.166">-0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X37Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>4.239</twRouteDel><twTotDel>4.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.288</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>4.693</twTotPathDel><twClkSkew dest = "1.213" src = "1.168">-0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y62.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>3.860</twRouteDel><twTotDel>4.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="635" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1 (SLICE_X49Y41.CE), 635 paths
</twPathRptBanner><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.919</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>5.062</twTotPathDel><twClkSkew dest = "1.213" src = "1.168">-0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>4.361</twRouteDel><twTotDel>5.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.043</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>4.940</twTotPathDel><twClkSkew dest = "1.213" src = "1.166">-0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X37Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>4.239</twRouteDel><twTotDel>4.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.288</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>4.693</twTotPathDel><twClkSkew dest = "1.213" src = "1.168">-0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y62.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>3.860</twRouteDel><twTotDel>4.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="635" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2 (SLICE_X49Y41.CE), 635 paths
</twPathRptBanner><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.919</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>5.062</twTotPathDel><twClkSkew dest = "1.213" src = "1.168">-0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>4.361</twRouteDel><twTotDel>5.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.043</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>4.940</twTotPathDel><twClkSkew dest = "1.213" src = "1.166">-0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X37Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>4.239</twRouteDel><twTotDel>4.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.288</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>4.693</twTotPathDel><twClkSkew dest = "1.213" src = "1.168">-0.045</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X36Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y62.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>3.860</twRouteDel><twTotDel>4.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;
        TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13 (SLICE_X15Y99.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.797" src = "0.531">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X17Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT&lt;14&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.038</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0&lt;14&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X2Y16.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.068</twTotPathDel><twClkSkew dest = "0.161" src = "0.107">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y47.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y16.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y16.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.270</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>-397.1</twPctLog><twPctRoute>497.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X2Y16.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.069</twTotPathDel><twClkSkew dest = "0.161" src = "0.107">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y47.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y16.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y16.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.273</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>-395.7</twPctLog><twPctRoute>495.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="399"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;
        TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="400" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X2Y17.CLKARDCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="401" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X2Y17.CLKBWRCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="402" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X2Y16.RDCLK" clockNet="gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="403" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>9787</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>4</twErrCntPinLimit><twEndPtCnt>2500</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0 (SLICE_X133Y345.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="404"><twConstPath anchorID="405" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.292</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew dest = "0.622" src = "0.667">0.045</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X137Y310.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y310.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y344.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y344.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y345.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y345.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges&lt;1&gt;</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>2.033</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.433</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0</twDest><twTotPathDel>1.464</twTotPathDel><twClkSkew dest = "0.622" src = "0.665">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X122Y346.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X122Y346.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y344.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y344.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y345.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y345.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges&lt;1&gt;</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1 (SLICE_X133Y345.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.292</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew dest = "0.622" src = "0.667">0.045</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X137Y310.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y310.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y344.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y344.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y345.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y345.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges&lt;1&gt;</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>2.033</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.433</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1</twDest><twTotPathDel>1.464</twTotPathDel><twClkSkew dest = "0.622" src = "0.665">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X122Y346.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X122Y346.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y344.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y344.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y345.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y345.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges&lt;1&gt;</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE (SLICE_X133Y344.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.293</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE</twDest><twTotPathDel>2.602</twTotPathDel><twClkSkew dest = "0.622" src = "0.667">0.045</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X137Y310.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y310.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y344.D3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y344.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y344.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y344.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/phalign_state_FSM_FFd2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>2.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="414"><twConstPath anchorID="415" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.434</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE</twDest><twTotPathDel>1.463</twTotPathDel><twClkSkew dest = "0.622" src = "0.665">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X122Y346.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X122Y346.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y344.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y344.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y344.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y344.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/phalign_state_FSM_FFd2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>1.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2 (SLICE_X143Y302.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="416"><twConstPath anchorID="417" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y299.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_run_rx_phalignment_i</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y302.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_run_rx_phalignment_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X143Y302.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2-In</twBEL><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (SLICE_X142Y300.C6), 6 paths
</twPathRptBanner><twPathRpt anchorID="418"><twConstPath anchorID="419" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y299.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y300.B5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y300.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y300.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y300.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In5</twBEL><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="420"><twConstPath anchorID="421" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twTotPathDel>0.358</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X144Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y299.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/data_valid_sync</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y300.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/data_valid_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y300.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y300.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y300.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In5</twBEL><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="422"><twConstPath anchorID="423" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y299.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y300.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y300.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y300.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y300.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In5</twBEL><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET (SLICE_X138Y305.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="424"><twConstPath anchorID="425" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twSrc><twDest BELType="FF">GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "0.813" src = "0.516">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twSrc><twDest BELType='FF'>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y299.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y305.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X138Y305.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_gtrxreset_t</twComp><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET_rstpot</twBEL><twBEL>GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="426"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="427" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="-0.714" period="5.000" constraintValue="5.000" deviceLimit="5.714" freqLimit="175.009" physResource="GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK" logResource="GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y15.DRPCLK" clockNet="SYSCLK_IN"/><twPinLimit anchorID="428" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="-0.714" period="5.000" constraintValue="5.000" deviceLimit="5.714" freqLimit="175.009" physResource="GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK" logResource="GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y14.DRPCLK" clockNet="SYSCLK_IN"/><twPinLimit anchorID="429" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="-0.714" period="5.000" constraintValue="5.000" deviceLimit="5.714" freqLimit="175.009" physResource="GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK" logResource="GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y13.DRPCLK" clockNet="SYSCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="430" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.225</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X11Y123.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.272</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>1.621</twTotPathDel><twClkSkew dest = "0.609" src = "0.656">0.047</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd411</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4_0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.711</twLogDel><twRouteDel>0.910</twRouteDel><twTotDel>1.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.776</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>1.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X11Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd411</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4_0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.673</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>1.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelayctrl_reset (SLICE_X8Y123.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.693</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset</twDest><twTotPathDel>1.199</twTotPathDel><twClkSkew dest = "0.608" src = "0.656">0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>0.659</twRouteDel><twTotDel>1.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelayctrl_reset (SLICE_X8Y123.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.860</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset</twDest><twTotPathDel>1.036</twTotPathDel><twClkSkew dest = "0.608" src = "0.652">0.044</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y123.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.231</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset</twDest><twTotPathDel>0.665</twTotPathDel><twClkSkew dest = "0.608" src = "0.652">0.044</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X10Y123.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X11Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2-In1</twBEL><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X10Y123.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X11Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1-In1</twBEL><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X10Y123.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X11Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3-In1</twBEL><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="447"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="448" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" logResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="refclk_bufg"/><twPinLimit anchorID="449" type="MINPERIOD" name="Tdlycper_REFCLK" slack="1.775" period="5.000" constraintValue="5.000" deviceLimit="3.225" freqLimit="310.078" physResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" logResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="refclk_bufg"/><twPinLimit anchorID="450" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="3.591" period="5.000" constraintValue="5.000" deviceLimit="1.409" freqLimit="709.723" physResource="clock_generator/clkout3_buf/I0" logResource="clock_generator/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="clock_generator/clkout2"/></twPinLimitRpt></twConst><twConst anchorID="451" twConstType="OFFSETINDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.298</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y119.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="452"><twConstOffIn anchorID="453" twDataPathType="twDataPathMaxDelay"><twSlack>0.202</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.428</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U30.PAD</twSrcSite><twPathDel><twSite>U30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y119.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y119.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.701</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>1.428</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y128.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="454"><twConstOffIn anchorID="455" twDataPathType="twDataPathMaxDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>1.425</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>R28.PAD</twSrcSite><twPathDel><twSite>R28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y128.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y128.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>2.689</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>1.425</twTotDel><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="456"><twConstOffIn anchorID="457" twDataPathType="twDataPathMaxDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.423</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.682</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>1.423</twTotDel><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y121.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="458"><twConstOffIn anchorID="459" twDataPathType="twDataPathMinDelay"><twSlack>0.953</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U25.PAD</twSrcSite><twPathDel><twSite>U25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y121.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y121.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y121.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.556</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y122.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="460"><twConstOffIn anchorID="461" twDataPathType="twDataPathMinDelay"><twSlack>0.955</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T25.PAD</twSrcSite><twPathDel><twSite>T25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y122.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y122.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y122.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.558</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="462"><twConstOffIn anchorID="463" twDataPathType="twDataPathMinDelay"><twSlack>0.974</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>3.075</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>3.075</twTotDel><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="464" twConstType="OFFSETINDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.298</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y119.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="465"><twConstOffIn anchorID="466" twDataPathType="twDataPathMaxDelay"><twSlack>0.202</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.428</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U30.PAD</twSrcSite><twPathDel><twSite>U30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y119.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y119.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.701</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.701</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>1.428</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y128.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="467"><twConstOffIn anchorID="468" twDataPathType="twDataPathMaxDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>1.425</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>R28.PAD</twSrcSite><twPathDel><twSite>R28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y128.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y128.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>2.689</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>1.425</twTotDel><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="469"><twConstOffIn anchorID="470" twDataPathType="twDataPathMaxDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.423</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.682</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>1.423</twTotDel><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y121.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="471"><twConstOffIn anchorID="472" twDataPathType="twDataPathMinDelay"><twSlack>0.953</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U25.PAD</twSrcSite><twPathDel><twSite>U25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y121.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y121.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y121.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.556</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.556</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y122.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="473"><twConstOffIn anchorID="474" twDataPathType="twDataPathMinDelay"><twSlack>0.955</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T25.PAD</twSrcSite><twPathDel><twSite>T25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y122.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y122.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y122.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.558</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.558</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="475"><twConstOffIn anchorID="476" twDataPathType="twDataPathMinDelay"><twSlack>0.974</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>3.075</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.574</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>3.075</twTotDel><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="11" anchorID="477"><twConstRollup name="TS_clk_in_p" fullName="TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="5.714" errors="0" errorRollup="4" items="0" itemsRollup="86107"/><twConstRollup name="TS_clock_generator_clkout1" fullName="TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;         TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.763" actualRollup="2.039" errors="0" errorRollup="0" items="11358" itemsRollup="139"/><twConstRollup name="TS_mdio" fullName="TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%         PRIORITY 0;" type="child" depth="2" requirement="400.000" prefType="period" actual="81.560" actualRollup="N/A" errors="0" errorRollup="0" items="139" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout3" fullName="TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;         TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.154" actualRollup="N/A" errors="0" errorRollup="0" items="197" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout0" fullName="TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;         TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.081" actualRollup="N/A" errors="0" errorRollup="0" items="64605" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout4" fullName="TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="5.714" actualRollup="N/A" errors="4" errorRollup="0" items="9787" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout2" fullName="TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="3.225" actualRollup="N/A" errors="0" errorRollup="0" items="21" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="478">1</twUnmetConstCnt><twDataSheet anchorID="479" twNameLen="15"><twSUH2ClkList anchorID="480" twDestWidth="11" twPhaseWidth="12"><twDest>clk_in_n</twDest><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.816</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="s_axi_aclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_error</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.825</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="481" twDestWidth="11" twPhaseWidth="12"><twDest>clk_in_p</twDest><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.816</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="s_axi_aclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_error</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.825</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="482" twDestWidth="12" twPhaseWidth="65"><twDest>rgmii_rxc</twDest><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.289</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.298</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.264</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.264</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.266</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.284</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.526</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="483" twDestWidth="9"><twDest>clk_in_n</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>5.081</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>5.081</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>7.451</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="484" twDestWidth="9"><twDest>clk_in_p</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>5.081</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>5.081</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>7.451</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="485" twDestWidth="9"><twDest>rgmii_rxc</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>0.649</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>0.649</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>3.444</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="486" twDestWidth="12" twWorstWindow="1.845" twWorstSetup="1.298" twWorstHold="0.547" twWorstSetupSlack="0.202" twWorstHoldSlack="0.953" ><twConstName>TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.211" twHoldSlack = "0.978" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.202" twHoldSlack = "0.985" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.515</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.236" twHoldSlack = "0.953" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.264</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.234" twHoldSlack = "0.955" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.216" twHoldSlack = "0.974" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="487" twDestWidth="12" twWorstWindow="1.845" twWorstSetup="-2.702" twWorstHold="4.547" twWorstSetupSlack="0.202" twWorstHoldSlack="0.953" ><twConstName>TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.211" twHoldSlack = "0.978" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.711</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.202" twHoldSlack = "0.985" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.702</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.515</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.236" twHoldSlack = "0.953" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.736</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.547</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.234" twHoldSlack = "0.955" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.734</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.545</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.216" twHoldSlack = "0.974" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.716</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="488"><twErrCnt>4</twErrCnt><twScore>2856</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>2856</twPinLimitScore><twConstCov><twPathCnt>104920</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25174</twConnCnt></twConstCov><twStats anchorID="489"><twMinPer>81.560</twMinPer><twFootnote number="1" /><twMaxFreq>12.261</twMaxFreq><twMaxFromToDel>2.884</twMaxFromToDel><twMinInBeforeClk>1.298</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Aug 09 12:51:04 2014 </twTimestamp></twFoot><twClientInfo anchorID="490"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1040 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
