<stg><name>MalM</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="17" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sin_theta_im_read = call double @_ssdm_op_Read.ap_auto.double(double %sin_theta_im)

]]></Node>
<StgValue><ssdm name="sin_theta_im_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %sin_theta_re_read = call double @_ssdm_op_Read.ap_auto.double(double %sin_theta_re)

]]></Node>
<StgValue><ssdm name="sin_theta_re_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %cos_theta_im_read = call double @_ssdm_op_Read.ap_auto.double(double %cos_theta_im)

]]></Node>
<StgValue><ssdm name="cos_theta_im_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %cos_theta_re_read = call double @_ssdm_op_Read.ap_auto.double(double %cos_theta_re)

]]></Node>
<StgValue><ssdm name="cos_theta_re_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %B_im_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_im_offset)

]]></Node>
<StgValue><ssdm name="B_im_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %B_re_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_re_offset)

]]></Node>
<StgValue><ssdm name="B_re_offset_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %A_im_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %A_im_offset)

]]></Node>
<StgValue><ssdm name="A_im_offset_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %A_re_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %A_re_offset)

]]></Node>
<StgValue><ssdm name="A_re_offset_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="32">
<![CDATA[
:8  %trunc_ln71 = trunc i32 %B_im_offset_read to i15

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %mul_ln71 = mul i15 100, %trunc_ln71

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="32">
<![CDATA[
:10  %trunc_ln71_1 = trunc i32 %B_re_offset_read to i15

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:11  %mul_ln71_1 = mul i15 100, %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="mul_ln71_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="7">
<![CDATA[
:12  %zext_ln71_1 = zext i7 %A_im_offset_read to i14

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13  %mul_ln71_2 = mul i14 100, %zext_ln71_1

]]></Node>
<StgValue><ssdm name="mul_ln71_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="7">
<![CDATA[
:14  %zext_ln71_2 = zext i7 %A_re_offset_read to i14

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:15  %mul_ln71_3 = mul i14 100, %zext_ln71_2

]]></Node>
<StgValue><ssdm name="mul_ln71_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:16  %bitcast_ln211 = bitcast double %sin_theta_re_read to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln211"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %xor_ln211 = xor i64 %bitcast_ln211, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln211"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
:18  %tmp_re = bitcast i64 %xor_ln211 to double

]]></Node>
<StgValue><ssdm name="tmp_re"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
:19  %bitcast_ln212 = bitcast double %sin_theta_im_read to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln212"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %xor_ln212 = xor i64 %bitcast_ln212, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln212"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
:21  %tmp_im = bitcast i64 %xor_ln212 to double

]]></Node>
<StgValue><ssdm name="tmp_im"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln70 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln70, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="7">
<![CDATA[
:1  %zext_ln71_3 = zext i7 %i_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="7">
<![CDATA[
:2  %zext_ln71_4 = zext i7 %i_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln71 = add i14 %mul_ln71_3, %zext_ln71_4

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="14">
<![CDATA[
:4  %zext_ln71_5 = zext i14 %add_ln71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_re_addr = getelementptr [10000 x double]* %A_re, i64 0, i64 %zext_ln71_5

]]></Node>
<StgValue><ssdm name="B_re_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %add_ln71_1 = add i15 %mul_ln71_1, %zext_ln71_3

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="15">
<![CDATA[
:7  %sext_ln71 = sext i15 %add_ln71_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_re_addr_1 = getelementptr [10000 x double]* %A_re, i64 0, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="B_re_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9  %add_ln71_2 = add i14 %mul_ln71_2, %zext_ln71_4

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="14">
<![CDATA[
:10  %zext_ln71_6 = zext i14 %add_ln71_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_im_addr = getelementptr [10000 x double]* %A_im, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="B_im_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:12  %add_ln71_3 = add i15 %mul_ln71, %zext_ln71_3

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="15">
<![CDATA[
:13  %sext_ln71_1 = sext i15 %add_ln71_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_im_addr_1 = getelementptr [10000 x double]* %A_im, i64 0, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="B_im_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="14">
<![CDATA[
:15  %B_re_load = load double* %B_re_addr, align 8

]]></Node>
<StgValue><ssdm name="B_re_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="14">
<![CDATA[
:16  %B_im_load = load double* %B_im_addr, align 8

]]></Node>
<StgValue><ssdm name="B_im_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
:23  %B_re_load_1 = load double* %B_re_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_re_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="14">
<![CDATA[
:24  %B_im_load_1 = load double* %B_im_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_im_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln74"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="14">
<![CDATA[
:15  %B_re_load = load double* %B_re_addr, align 8

]]></Node>
<StgValue><ssdm name="B_re_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="14">
<![CDATA[
:16  %B_im_load = load double* %B_im_addr, align 8

]]></Node>
<StgValue><ssdm name="B_im_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %m1 = fmul double %B_re_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %m2 = fmul double %B_im_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %m3 = fmul double %B_re_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %m4 = fmul double %B_im_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
:23  %B_re_load_1 = load double* %B_re_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_re_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="14">
<![CDATA[
:24  %B_im_load_1 = load double* %B_im_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_im_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %m1_5 = fmul double %tmp_re, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m1_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %m2_5 = fmul double %tmp_im, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m2_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %m3_4 = fmul double %tmp_im, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m3_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %m4_4 = fmul double %tmp_re, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m4_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %m1_6 = fmul double %B_re_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %m2_6 = fmul double %B_im_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %m3_5 = fmul double %B_re_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %m4_5 = fmul double %B_im_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %m1_7 = fmul double %B_re_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_7"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %m2_7 = fmul double %B_im_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_7"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %m3_6 = fmul double %B_re_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %m4_6 = fmul double %B_im_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %m1 = fmul double %B_re_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %m2 = fmul double %B_im_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %m3 = fmul double %B_re_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %m4 = fmul double %B_im_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %m1_5 = fmul double %tmp_re, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m1_5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %m2_5 = fmul double %tmp_im, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m2_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %m3_4 = fmul double %tmp_im, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m3_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %m4_4 = fmul double %tmp_re, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m4_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %m1_6 = fmul double %B_re_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %m2_6 = fmul double %B_im_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %m3_5 = fmul double %B_re_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %m4_5 = fmul double %B_im_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %m1_7 = fmul double %B_re_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_7"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %m2_7 = fmul double %B_im_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %m3_6 = fmul double %B_re_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %m4_6 = fmul double %B_im_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %m1 = fmul double %B_re_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %m2 = fmul double %B_im_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %m3 = fmul double %B_re_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %m4 = fmul double %B_im_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %m1_5 = fmul double %tmp_re, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m1_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %m2_5 = fmul double %tmp_im, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m2_5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %m3_4 = fmul double %tmp_im, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m3_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %m4_4 = fmul double %tmp_re, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m4_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %m1_6 = fmul double %B_re_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %m2_6 = fmul double %B_im_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %m3_5 = fmul double %B_re_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %m4_5 = fmul double %B_im_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %m1_7 = fmul double %B_re_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_7"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %m2_7 = fmul double %B_im_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_7"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %m3_6 = fmul double %B_re_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %m4_6 = fmul double %B_im_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %m1 = fmul double %B_re_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %m2 = fmul double %B_im_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %m3 = fmul double %B_re_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %m4 = fmul double %B_im_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %m1_5 = fmul double %tmp_re, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m1_5"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %m2_5 = fmul double %tmp_im, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m2_5"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %m3_4 = fmul double %tmp_im, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m3_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %m4_4 = fmul double %tmp_re, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m4_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %m1_6 = fmul double %B_re_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_6"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %m2_6 = fmul double %B_im_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %m3_5 = fmul double %B_re_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_5"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %m4_5 = fmul double %B_im_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_5"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %m1_7 = fmul double %B_re_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_7"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %m2_7 = fmul double %B_im_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_7"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %m3_6 = fmul double %B_re_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_6"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %m4_6 = fmul double %B_im_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %m1 = fmul double %B_re_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %m2 = fmul double %B_im_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %m3 = fmul double %B_re_load, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %m4 = fmul double %B_im_load, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %m1_5 = fmul double %tmp_re, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m1_5"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %m2_5 = fmul double %tmp_im, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m2_5"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %m3_4 = fmul double %tmp_im, %B_re_load_1

]]></Node>
<StgValue><ssdm name="m3_4"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %m4_4 = fmul double %tmp_re, %B_im_load_1

]]></Node>
<StgValue><ssdm name="m4_4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %m1_6 = fmul double %B_re_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_6"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %m2_6 = fmul double %B_im_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_6"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %m3_5 = fmul double %B_re_load, %sin_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_5"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %m4_5 = fmul double %B_im_load, %sin_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_5"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %m1_7 = fmul double %B_re_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m1_7"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %m2_7 = fmul double %B_im_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m2_7"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %m3_6 = fmul double %B_re_load_1, %cos_theta_im_read

]]></Node>
<StgValue><ssdm name="m3_6"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %m4_6 = fmul double %B_im_load_1, %cos_theta_re_read

]]></Node>
<StgValue><ssdm name="m4_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %sum_re = fsub double %m1, %m2

]]></Node>
<StgValue><ssdm name="sum_re"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %sum_im = fadd double %m3, %m4

]]></Node>
<StgValue><ssdm name="sum_im"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %sum_re_5 = fsub double %m1_5, %m2_5

]]></Node>
<StgValue><ssdm name="sum_re_5"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %sum_im_4 = fadd double %m3_4, %m4_4

]]></Node>
<StgValue><ssdm name="sum_im_4"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %sum_re_6 = fsub double %m1_6, %m2_6

]]></Node>
<StgValue><ssdm name="sum_re_6"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %sum_im_5 = fadd double %m3_5, %m4_5

]]></Node>
<StgValue><ssdm name="sum_im_5"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %sum_re_7 = fsub double %m1_7, %m2_7

]]></Node>
<StgValue><ssdm name="sum_re_7"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %sum_im_6 = fadd double %m3_6, %m4_6

]]></Node>
<StgValue><ssdm name="sum_im_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="157" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %sum_re = fsub double %m1, %m2

]]></Node>
<StgValue><ssdm name="sum_re"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %sum_im = fadd double %m3, %m4

]]></Node>
<StgValue><ssdm name="sum_im"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %sum_re_5 = fsub double %m1_5, %m2_5

]]></Node>
<StgValue><ssdm name="sum_re_5"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %sum_im_4 = fadd double %m3_4, %m4_4

]]></Node>
<StgValue><ssdm name="sum_im_4"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %sum_re_6 = fsub double %m1_6, %m2_6

]]></Node>
<StgValue><ssdm name="sum_re_6"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %sum_im_5 = fadd double %m3_5, %m4_5

]]></Node>
<StgValue><ssdm name="sum_im_5"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %sum_re_7 = fsub double %m1_7, %m2_7

]]></Node>
<StgValue><ssdm name="sum_re_7"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %sum_im_6 = fadd double %m3_6, %m4_6

]]></Node>
<StgValue><ssdm name="sum_im_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %sum_re = fsub double %m1, %m2

]]></Node>
<StgValue><ssdm name="sum_re"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %sum_im = fadd double %m3, %m4

]]></Node>
<StgValue><ssdm name="sum_im"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %sum_re_5 = fsub double %m1_5, %m2_5

]]></Node>
<StgValue><ssdm name="sum_re_5"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %sum_im_4 = fadd double %m3_4, %m4_4

]]></Node>
<StgValue><ssdm name="sum_im_4"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %sum_re_6 = fsub double %m1_6, %m2_6

]]></Node>
<StgValue><ssdm name="sum_re_6"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %sum_im_5 = fadd double %m3_5, %m4_5

]]></Node>
<StgValue><ssdm name="sum_im_5"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %sum_re_7 = fsub double %m1_7, %m2_7

]]></Node>
<StgValue><ssdm name="sum_re_7"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %sum_im_6 = fadd double %m3_6, %m4_6

]]></Node>
<StgValue><ssdm name="sum_im_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %sum_re = fsub double %m1, %m2

]]></Node>
<StgValue><ssdm name="sum_re"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %sum_im = fadd double %m3, %m4

]]></Node>
<StgValue><ssdm name="sum_im"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %sum_re_5 = fsub double %m1_5, %m2_5

]]></Node>
<StgValue><ssdm name="sum_re_5"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %sum_im_4 = fadd double %m3_4, %m4_4

]]></Node>
<StgValue><ssdm name="sum_im_4"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %sum_re_6 = fsub double %m1_6, %m2_6

]]></Node>
<StgValue><ssdm name="sum_re_6"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %sum_im_5 = fadd double %m3_5, %m4_5

]]></Node>
<StgValue><ssdm name="sum_im_5"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %sum_re_7 = fsub double %m1_7, %m2_7

]]></Node>
<StgValue><ssdm name="sum_re_7"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %sum_im_6 = fadd double %m3_6, %m4_6

]]></Node>
<StgValue><ssdm name="sum_im_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="181" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %sum_re = fsub double %m1, %m2

]]></Node>
<StgValue><ssdm name="sum_re"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %sum_im = fadd double %m3, %m4

]]></Node>
<StgValue><ssdm name="sum_im"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %sum_re_5 = fsub double %m1_5, %m2_5

]]></Node>
<StgValue><ssdm name="sum_re_5"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %sum_im_4 = fadd double %m3_4, %m4_4

]]></Node>
<StgValue><ssdm name="sum_im_4"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %sum_re_6 = fsub double %m1_6, %m2_6

]]></Node>
<StgValue><ssdm name="sum_re_6"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %sum_im_5 = fadd double %m3_5, %m4_5

]]></Node>
<StgValue><ssdm name="sum_im_5"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %sum_re_7 = fsub double %m1_7, %m2_7

]]></Node>
<StgValue><ssdm name="sum_re_7"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %sum_im_6 = fadd double %m3_6, %m4_6

]]></Node>
<StgValue><ssdm name="sum_im_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_re_9 = fadd double %sum_re_5, %sum_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_im_10 = fadd double %sum_im_4, %sum_im

]]></Node>
<StgValue><ssdm name="tmp_im_10"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp_re_11 = fadd double %sum_re_7, %sum_re_6

]]></Node>
<StgValue><ssdm name="tmp_re_11"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp_im_12 = fadd double %sum_im_6, %sum_im_5

]]></Node>
<StgValue><ssdm name="tmp_im_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="193" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_re_9 = fadd double %sum_re_5, %sum_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_im_10 = fadd double %sum_im_4, %sum_im

]]></Node>
<StgValue><ssdm name="tmp_im_10"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp_re_11 = fadd double %sum_re_7, %sum_re_6

]]></Node>
<StgValue><ssdm name="tmp_re_11"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp_im_12 = fadd double %sum_im_6, %sum_im_5

]]></Node>
<StgValue><ssdm name="tmp_im_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_re_9 = fadd double %sum_re_5, %sum_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_im_10 = fadd double %sum_im_4, %sum_im

]]></Node>
<StgValue><ssdm name="tmp_im_10"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp_re_11 = fadd double %sum_re_7, %sum_re_6

]]></Node>
<StgValue><ssdm name="tmp_re_11"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp_im_12 = fadd double %sum_im_6, %sum_im_5

]]></Node>
<StgValue><ssdm name="tmp_im_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_re_9 = fadd double %sum_re_5, %sum_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_im_10 = fadd double %sum_im_4, %sum_im

]]></Node>
<StgValue><ssdm name="tmp_im_10"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp_re_11 = fadd double %sum_re_7, %sum_re_6

]]></Node>
<StgValue><ssdm name="tmp_re_11"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp_im_12 = fadd double %sum_im_6, %sum_im_5

]]></Node>
<StgValue><ssdm name="tmp_im_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln71 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_re_9 = fadd double %sum_re_5, %sum_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tmp_im_10 = fadd double %sum_im_4, %sum_im

]]></Node>
<StgValue><ssdm name="tmp_im_10"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %C_re_addr = getelementptr [100 x double]* %C_re, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="C_re_addr"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:34  store double %tmp_re_9, double* %C_re_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %C_im_addr = getelementptr [100 x double]* %C_im, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="C_im_addr"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:36  store double %tmp_im_10, double* %C_im_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp_re_11 = fadd double %sum_re_7, %sum_re_6

]]></Node>
<StgValue><ssdm name="tmp_re_11"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp_im_12 = fadd double %sum_im_6, %sum_im_5

]]></Node>
<StgValue><ssdm name="tmp_im_12"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %D_re_addr = getelementptr [100 x double]* %D_re, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="D_re_addr"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:52  store double %tmp_re_11, double* %D_re_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %D_im_addr = getelementptr [100 x double]* %D_im, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="D_im_addr"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:54  store double %tmp_im_12, double* %D_im_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
