#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  5 09:30:16 2020
# Process ID: 11392
# Current directory: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14772 C:\Users\LOPEZS\Desktop\DL2010_Lopez\Lab07\Lab07.xpr
# Log file: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/vivado.log
# Journal file: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/LOPEZS/Desktop/Lab07' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/LOPEZS/Desktop/Downloads/sseg.xdc', nor could it be found using path 'C:/Users/LOPEZS/Downloads/sseg.xdc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/LOPEZS/Desktop/Downloads/switches.xdc', nor could it be found using path 'C:/Users/LOPEZS/Downloads/switches.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.ip_user_files', nor could it be found using path 'C:/Users/LOPEZS/Desktop/Lab07/Lab07.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 749.867 ; gain = 180.000
update_compile_order -fileset sources_1
update_files -from_files C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/sseg.xdc -to_files C:/Users/LOPEZS/Desktop/Downloads/sseg.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/LOPEZS/Desktop/Downloads/sseg.xdc' with file 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/sseg.xdc'.
update_files -from_files C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/switches.xdc -to_files C:/Users/LOPEZS/Desktop/Downloads/switches.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/LOPEZS/Desktop/Downloads/switches.xdc' with file 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/switches.xdc'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  5 09:33:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.runs/synth_1/runme.log
[Thu Mar  5 09:33:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1573.820 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1573.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1573.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1700.598 ; gain = 945.113
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1778.520 ; gain = 3.809
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A581E9A
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.runs/impl_1/sseg1_BCD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.runs/impl_1/sseg1_BCD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar  5 09:36:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_BCD_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/mux2_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.srcs/sources_1/new/sseg1_BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e36701906ef4d3fa293cf5f24a94e4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_BCD_behav xil_defaultlib.sseg1_BCD xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_BCD
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_BCD_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim/xsim.dir/sseg1_BCD_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim/xsim.dir/sseg1_BCD_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar  5 09:39:18 2020. For additional details about this file, please refer to the WebTalk help file at C:/XilinxVivado/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar  5 09:39:18 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2754.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab07/Lab07.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_BCD_behav -key {Behavioral:sim_1:Functional:sseg1_BCD} -tclbatch {sseg1_BCD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_BCD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_BCD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2809.402 ; gain = 54.527
