__design_bin_path=E:/stuff/dh/thiet_ket_vi_mach/do_an_tot_nghiep/verilog/pwm_i2c_cov/sim
incr_run_version=114688
incr_partial_run_stats=0:0
incr_no_change_stats=0:0
opt_data_elab=E:/stuff/dh/thiet_ket_vi_mach/do_an_tot_nghiep/verilog/pwm_i2c_cov/sim/work/@_opt
