
final_integrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f99c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ab0  0800fb30  0800fb30  00010b30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115e0  080115e0  0001326c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080115e0  080115e0  000125e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080115e8  080115e8  0001326c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080115e8  080115e8  000125e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080115ec  080115ec  000125ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000026c  20000000  080115f0  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001326c  2**0
                  CONTENTS
 10 .bss          00000924  20000270  20000270  00013270  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000b94  20000b94  00013270  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001326c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014ac4  00000000  00000000  0001329c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fa6  00000000  00000000  00027d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001278  00000000  00000000  0002ad08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ef2  00000000  00000000  0002bf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004889  00000000  00000000  0002ce72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019387  00000000  00000000  000316fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1875  00000000  00000000  0004aa82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011c2f7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064b8  00000000  00000000  0011c33c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  001227f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fb14 	.word	0x0800fb14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	0800fb14 	.word	0x0800fb14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HC_SR04_Delay_Init>:
/**
  * @brief  Initialize microsecond delay timer
  * @param  htim: Timer handle for delay
  * @retval None
  */
void HC_SR04_Delay_Init(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    delay_timer = htim;
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start(delay_timer);
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f007 fa2a 	bl	800848c <HAL_TIM_Base_Start>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000470 	.word	0x20000470

08001044 <delay_us>:
/**
  * @brief  Microsecond delay function
  * @param  us: Delay time in microseconds
  * @retval None
  */
void delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    if (delay_timer == NULL) return;
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <delay_us+0x38>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00d      	beq.n	8001070 <delay_us+0x2c>
    __HAL_TIM_SET_COUNTER(delay_timer, 0);
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <delay_us+0x38>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(delay_timer) < us);
 800105e:	bf00      	nop
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <delay_us+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8f8      	bhi.n	8001060 <delay_us+0x1c>
 800106e:	e000      	b.n	8001072 <delay_us+0x2e>
    if (delay_timer == NULL) return;
 8001070:	bf00      	nop
}
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000470 	.word	0x20000470

08001080 <Sensors_Pin_Init>:

/**
  * @brief  Initialize sensor pin mapping
  * @retval None
  */
static void Sensors_Pin_Init(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
    // Sensor 1: TIM1_CH1 (PE9) - Trig PE10
    sensors[0].htim = &htim1;
 8001086:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001088:	4a86      	ldr	r2, [pc, #536]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 800108a:	601a      	str	r2, [r3, #0]
    sensors[0].channel = TIM_CHANNEL_1;
 800108c:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
    sensors[0].TRIG_PORT = GPIOE;
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001094:	4a84      	ldr	r2, [pc, #528]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 8001096:	609a      	str	r2, [r3, #8]
    sensors[0].TRIG_PIN = Trig_1_Pin;
 8001098:	4b81      	ldr	r3, [pc, #516]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800109a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109e:	819a      	strh	r2, [r3, #12]
    sensors[0].name = "US1";
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <Sensors_Pin_Init+0x22c>)
 80010a4:	611a      	str	r2, [r3, #16]

    // Sensor 2: TIM1_CH2 (PE11) - Trig PE12
    sensors[1].htim = &htim1;
 80010a6:	4b7e      	ldr	r3, [pc, #504]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a8:	4a7e      	ldr	r2, [pc, #504]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sensors[1].channel = TIM_CHANNEL_2;
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ae:	2204      	movs	r2, #4
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
    sensors[1].TRIG_PORT = GPIOE;
 80010b2:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010b4:	4a7c      	ldr	r2, [pc, #496]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010b6:	645a      	str	r2, [r3, #68]	@ 0x44
    sensors[1].TRIG_PIN = Trig_2_Pin;
 80010b8:	4b79      	ldr	r3, [pc, #484]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    sensors[1].name = "US2";
 80010c2:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010c4:	4a7a      	ldr	r2, [pc, #488]	@ (80012b0 <Sensors_Pin_Init+0x230>)
 80010c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Sensor 3: TIM1_CH3 (PE13) - Trig PE14
    sensors[2].htim = &htim1;
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
    sensors[2].channel = TIM_CHANNEL_3;
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
    sensors[2].TRIG_PORT = GPIOE;
 80010d4:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    sensors[2].TRIG_PIN = Trig_3_Pin;
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010e2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    sensors[2].name = "US3";
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010e8:	4a72      	ldr	r2, [pc, #456]	@ (80012b4 <Sensors_Pin_Init+0x234>)
 80010ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    // Sensor 4: TIM1_CH4 (PA11) - Trig PA12
    sensors[3].htim = &htim1;
 80010ee:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f0:	4a6c      	ldr	r2, [pc, #432]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    sensors[3].channel = TIM_CHANNEL_4;
 80010f6:	4b6a      	ldr	r3, [pc, #424]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    sensors[3].TRIG_PORT = Trig_4_GPIO_Port;
 80010fe:	4b68      	ldr	r3, [pc, #416]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001100:	4a6d      	ldr	r2, [pc, #436]	@ (80012b8 <Sensors_Pin_Init+0x238>)
 8001102:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    sensors[3].TRIG_PIN = Trig_4_Pin;
 8001106:	4b66      	ldr	r3, [pc, #408]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
    sensors[3].name = "US4";
 8001110:	4b63      	ldr	r3, [pc, #396]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001112:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <Sensors_Pin_Init+0x23c>)
 8001114:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Sensor 5: TIM8_CH4 (PC9) - Trig PD15
    sensors[4].htim = &htim8;
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800111a:	4a69      	ldr	r2, [pc, #420]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800111c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    sensors[4].channel = TIM_CHANNEL_4;
 8001120:	4b5f      	ldr	r3, [pc, #380]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001122:	220c      	movs	r2, #12
 8001124:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    sensors[4].TRIG_PORT = GPIOD;
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 800112c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    sensors[4].TRIG_PIN = Trig_5_Pin;
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001132:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001136:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
    sensors[4].name = "US5";
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800113c:	4a62      	ldr	r2, [pc, #392]	@ (80012c8 <Sensors_Pin_Init+0x248>)
 800113e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    // Sensor 6: TIM8_CH3 (PC8) - Trig PD14
    sensors[5].htim = &htim8;
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001144:	4a5e      	ldr	r2, [pc, #376]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001146:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    sensors[5].channel = TIM_CHANNEL_3;
 800114a:	4b55      	ldr	r3, [pc, #340]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800114c:	2208      	movs	r2, #8
 800114e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    sensors[5].TRIG_PORT = GPIOD;
 8001152:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001154:	4a5b      	ldr	r2, [pc, #364]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001156:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    sensors[5].TRIG_PIN = Trig_6_Pin;
 800115a:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800115c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001160:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    sensors[5].name = "US6";
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001166:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <Sensors_Pin_Init+0x24c>)
 8001168:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    // Sensor 7: TIM8_CH2 (PC7) - Trig PD13
    sensors[6].htim = &htim8;
 800116c:	4b4c      	ldr	r3, [pc, #304]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001170:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    sensors[6].channel = TIM_CHANNEL_2;
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001176:	2204      	movs	r2, #4
 8001178:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    sensors[6].TRIG_PORT = GPIOD;
 800117c:	4b48      	ldr	r3, [pc, #288]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800117e:	4a51      	ldr	r2, [pc, #324]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001180:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    sensors[6].TRIG_PIN = Trig_7_Pin;
 8001184:	4b46      	ldr	r3, [pc, #280]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800118a:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
    sensors[6].name = "US7";
 800118e:	4b44      	ldr	r3, [pc, #272]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <Sensors_Pin_Init+0x250>)
 8001192:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    // Sensor 8: TIM8_CH1 (PC6) - Trig PD12
    sensors[7].htim = &htim8;
 8001196:	4b42      	ldr	r3, [pc, #264]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800119a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    sensors[7].channel = TIM_CHANNEL_1;
 800119e:	4b40      	ldr	r3, [pc, #256]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    sensors[7].TRIG_PORT = GPIOD;
 80011a6:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a8:	4a46      	ldr	r2, [pc, #280]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 80011aa:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    sensors[7].TRIG_PIN = Trig_8_Pin;
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
    sensors[7].name = "US8";
 80011b8:	4b39      	ldr	r3, [pc, #228]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011ba:	4a46      	ldr	r2, [pc, #280]	@ (80012d4 <Sensors_Pin_Init+0x254>)
 80011bc:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    // Initialize all sensor variables
    for (int i = 0; i < NUM_SENSORS; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	e061      	b.n	800128a <Sensors_Pin_Init+0x20a>
        sensors[i].is_first_captured = false;
 80011c6:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3320      	adds	r3, #32
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
        sensors[i].is_captured = false;
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	3321      	adds	r3, #33	@ 0x21
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
        sensors[i].difference = 0;
 80011ee:	492c      	ldr	r1, [pc, #176]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	331c      	adds	r3, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
        sensors[i].distance = 0.0f;
 8001202:	4927      	ldr	r1, [pc, #156]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3334      	adds	r3, #52	@ 0x34
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
        sensors[i].filtered_distance = 0.0f;
 8001218:	4921      	ldr	r1, [pc, #132]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	1a9b      	subs	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3338      	adds	r3, #56	@ 0x38
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
        sensors[i].buffer_index = 0;
 800122e:	491c      	ldr	r1, [pc, #112]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	1a9b      	subs	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3330      	adds	r3, #48	@ 0x30
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
        sensors[i].buffer_full = false;
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	3331      	adds	r3, #49	@ 0x31
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

        for (int j = 0; j < FILTER_SIZE; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	e010      	b.n	800127e <Sensors_Pin_Init+0x1fe>
            sensors[i].buffer[j] = 0.0f;
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	4413      	add	r3, r2
 800126a:	3308      	adds	r3, #8
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	3304      	adds	r3, #4
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < FILTER_SIZE; j++) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddeb      	ble.n	800125c <Sensors_Pin_Init+0x1dc>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dd9a      	ble.n	80011c6 <Sensors_Pin_Init+0x146>
        }
    }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	2000028c 	.word	0x2000028c
 80012a4:	200004c8 	.word	0x200004c8
 80012a8:	40021000 	.word	0x40021000
 80012ac:	0800fb30 	.word	0x0800fb30
 80012b0:	0800fb34 	.word	0x0800fb34
 80012b4:	0800fb38 	.word	0x0800fb38
 80012b8:	40020000 	.word	0x40020000
 80012bc:	0800fb3c 	.word	0x0800fb3c
 80012c0:	200005e8 	.word	0x200005e8
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	0800fb40 	.word	0x0800fb40
 80012cc:	0800fb44 	.word	0x0800fb44
 80012d0:	0800fb48 	.word	0x0800fb48
 80012d4:	0800fb4c 	.word	0x0800fb4c

080012d8 <HC_SR04_Init>:

/**
  * @brief  Initialize all sensors and start input capture
  * @retval None
  */
void HC_SR04_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    // Initialize pin mapping
    Sensors_Pin_Init();
 80012dc:	f7ff fed0 	bl	8001080 <Sensors_Pin_Init>

    // Start TIM1 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4810      	ldr	r0, [pc, #64]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012e4:	f007 faac 	bl	8008840 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80012e8:	2104      	movs	r1, #4
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012ec:	f007 faa8 	bl	8008840 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 80012f0:	2108      	movs	r1, #8
 80012f2:	480c      	ldr	r0, [pc, #48]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012f4:	f007 faa4 	bl	8008840 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80012f8:	210c      	movs	r1, #12
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012fc:	f007 faa0 	bl	8008840 <HAL_TIM_IC_Start_IT>

    // Start TIM8 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001300:	2100      	movs	r1, #0
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <HC_SR04_Init+0x50>)
 8001304:	f007 fa9c 	bl	8008840 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001308:	2104      	movs	r1, #4
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HC_SR04_Init+0x50>)
 800130c:	f007 fa98 	bl	8008840 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001310:	2108      	movs	r1, #8
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HC_SR04_Init+0x50>)
 8001314:	f007 fa94 	bl	8008840 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8001318:	210c      	movs	r1, #12
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HC_SR04_Init+0x50>)
 800131c:	f007 fa90 	bl	8008840 <HAL_TIM_IC_Start_IT>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200004c8 	.word	0x200004c8
 8001328:	200005e8 	.word	0x200005e8

0800132c <HC_SR04_Trigger_All>:

/**
  * @brief  Trigger all sensors simultaneously
  * @retval None
  */
void HC_SR04_Trigger_All(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
    // Reset flags and counter
    sensors_captured_count = 0;
 8001332:	4b9b      	ldr	r3, [pc, #620]	@ (80015a0 <HC_SR04_Trigger_All+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	e106      	b.n	800154c <HC_SR04_Trigger_All+0x220>
        sensors[i].is_captured = false;
 800133e:	4999      	ldr	r1, [pc, #612]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3321      	adds	r3, #33	@ 0x21
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
        sensors[i].is_first_captured = false;
 8001352:	4994      	ldr	r1, [pc, #592]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3320      	adds	r3, #32
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
        // Ensure polarity is set to RISING
        __HAL_TIM_SET_CAPTUREPOLARITY(sensors[i].htim, sensors[i].channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001366:	498f      	ldr	r1, [pc, #572]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4613      	mov	r3, r2
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HC_SR04_Trigger_All+0x7e>
 800137c:	4989      	ldr	r1, [pc, #548]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a19      	ldr	r1, [r3, #32]
 8001390:	4884      	ldr	r0, [pc, #528]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4613      	mov	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f021 020a 	bic.w	r2, r1, #10
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	e059      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013aa:	497e      	ldr	r1, [pc, #504]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d116      	bne.n	80013ee <HC_SR04_Trigger_All+0xc2>
 80013c0:	4978      	ldr	r1, [pc, #480]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4613      	mov	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	4873      	ldr	r0, [pc, #460]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4403      	add	r3, r0
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f021 03a0 	bic.w	r3, r1, #160	@ 0xa0
 80013ea:	6213      	str	r3, [r2, #32]
 80013ec:	e037      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013ee:	496d      	ldr	r1, [pc, #436]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4613      	mov	r3, r2
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d116      	bne.n	8001432 <HC_SR04_Trigger_All+0x106>
 8001404:	4967      	ldr	r1, [pc, #412]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4613      	mov	r3, r2
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a19      	ldr	r1, [r3, #32]
 8001418:	4862      	ldr	r0, [pc, #392]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4613      	mov	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	f421 6320 	bic.w	r3, r1, #2560	@ 0xa00
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	e015      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 8001432:	495c      	ldr	r1, [pc, #368]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a19      	ldr	r1, [r3, #32]
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4613      	mov	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	1a9b      	subs	r3, r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f421 4320 	bic.w	r3, r1, #40960	@ 0xa000
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	4951      	ldr	r1, [pc, #324]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d114      	bne.n	800149e <HC_SR04_Trigger_All+0x172>
 8001474:	494b      	ldr	r1, [pc, #300]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	4847      	ldr	r0, [pc, #284]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4613      	mov	r3, r2
 800148c:	011b      	lsls	r3, r3, #4
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a0a      	ldr	r2, [r1, #32]
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e053      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800149e:	4941      	ldr	r1, [pc, #260]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d114      	bne.n	80014de <HC_SR04_Trigger_All+0x1b2>
 80014b4:	493b      	ldr	r1, [pc, #236]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4613      	mov	r3, r2
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	6a0b      	ldr	r3, [r1, #32]
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e033      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 80014de:	4931      	ldr	r1, [pc, #196]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d114      	bne.n	800151e <HC_SR04_Trigger_All+0x1f2>
 80014f4:	492b      	ldr	r1, [pc, #172]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	4827      	ldr	r0, [pc, #156]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4403      	add	r3, r0
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	6a0b      	ldr	r3, [r1, #32]
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e013      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800151e:	4921      	ldr	r1, [pc, #132]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4403      	add	r3, r0
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	6a0b      	ldr	r3, [r1, #32]
 8001544:	6213      	str	r3, [r2, #32]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b07      	cmp	r3, #7
 8001550:	f77f aef5 	ble.w	800133e <HC_SR04_Trigger_All+0x12>
    }

    // Set all trigger pins HIGH
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	e018      	b.n	800158c <HC_SR04_Trigger_All+0x260>
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_SET);
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3308      	adds	r3, #8
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	330c      	adds	r3, #12
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f005 f96f 	bl	8006864 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3301      	adds	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde3      	ble.n	800155a <HC_SR04_Trigger_All+0x22e>
    }

    delay_us(12);  // 10-12us trigger pulse
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff fd56 	bl	8001044 <delay_us>

    // Set all trigger pins LOW
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	e01d      	b.n	80015da <HC_SR04_Trigger_All+0x2ae>
 800159e:	bf00      	nop
 80015a0:	2000046c 	.word	0x2000046c
 80015a4:	2000028c 	.word	0x2000028c
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_RESET);
 80015a8:	4914      	ldr	r1, [pc, #80]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3308      	adds	r3, #8
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	4910      	ldr	r1, [pc, #64]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a9b      	subs	r3, r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	330c      	adds	r3, #12
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	4619      	mov	r1, r3
 80015d0:	f005 f948 	bl	8006864 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b07      	cmp	r3, #7
 80015de:	dde3      	ble.n	80015a8 <HC_SR04_Trigger_All+0x27c>
    }

    // Start timeout timer
    if (delay_timer != NULL) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <HC_SR04_Trigger_All+0x2c6>
        __HAL_TIM_SET_COUNTER(delay_timer, 0);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	2000028c 	.word	0x2000028c
 8001600:	20000470 	.word	0x20000470

08001604 <HC_SR04_Calculate_Distance>:
/**
  * @brief  Calculate distance from pulse width
  * @param  sensor: Pointer to sensor structure
  * @retval Distance in cm (0.0 if invalid)
  */
float HC_SR04_Calculate_Distance(HC_SR04_IC *sensor) {
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    if (!sensor->is_captured) {
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001612:	b2db      	uxtb	r3, r3
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <HC_SR04_Calculate_Distance+0x20>
        return 0.0f;
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e024      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    // Speed of sound = 343 m/s = 0.0343 cm/us
    // Distance = (time * speed) / 2
    // Distance = (time_us * 0.0343) / 2 = time_us * 0.01715
    float distance = (float)sensor->difference * 0.01715f;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001630:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001680 <HC_SR04_Calculate_Distance+0x7c>
 8001634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001638:	edc7 7a03 	vstr	s15, [r7, #12]

    // Validate range (2.5cm - 400cm for HC-SR04)
    if (distance < 2.5f || distance > 400.0f) {
 800163c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001640:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d408      	bmi.n	8001660 <HC_SR04_Calculate_Distance+0x5c>
 800164e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001652:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001684 <HC_SR04_Calculate_Distance+0x80>
 8001656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165e:	dd02      	ble.n	8001666 <HC_SR04_Calculate_Distance+0x62>
        return 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e003      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    sensor->distance = distance;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34
    return distance;
 800166c:	68fb      	ldr	r3, [r7, #12]
}
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eeb0 0a67 	vmov.f32	s0, s15
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	3c8c7e28 	.word	0x3c8c7e28
 8001684:	43c80000 	.word	0x43c80000

08001688 <HC_SR04_Capture_Callback>:
/**
  * @brief  Input Capture Callback (to be called from main.c)
  * @param  htim: Timer handle
  * @retval None
  */
void HC_SR04_Capture_Callback(TIM_HandleTypeDef *htim) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
    HC_SR04_IC *sensor = NULL;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
    uint32_t capture_value;

    // Fast sensor lookup
    if (htim->Instance == TIM1) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a90      	ldr	r2, [pc, #576]	@ (80018dc <HC_SR04_Capture_Callback+0x254>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d124      	bne.n	80016e8 <HC_SR04_Capture_Callback+0x60>
        switch (htim->Channel) {
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	7f1b      	ldrb	r3, [r3, #28]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	2b07      	cmp	r3, #7
 80016a6:	f200 8164 	bhi.w	8001972 <HC_SR04_Capture_Callback+0x2ea>
 80016aa:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <HC_SR04_Capture_Callback+0x28>)
 80016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b0:	080016d1 	.word	0x080016d1
 80016b4:	080016d7 	.word	0x080016d7
 80016b8:	08001973 	.word	0x08001973
 80016bc:	080016dd 	.word	0x080016dd
 80016c0:	08001973 	.word	0x08001973
 80016c4:	08001973 	.word	0x08001973
 80016c8:	08001973 	.word	0x08001973
 80016cc:	080016e3 	.word	0x080016e3
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[0]; break;
 80016d0:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HC_SR04_Capture_Callback+0x258>)
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	e034      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[1]; break;
 80016d6:	4b83      	ldr	r3, [pc, #524]	@ (80018e4 <HC_SR04_Capture_Callback+0x25c>)
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	e031      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[2]; break;
 80016dc:	4b82      	ldr	r3, [pc, #520]	@ (80018e8 <HC_SR04_Capture_Callback+0x260>)
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e02e      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[3]; break;
 80016e2:	4b82      	ldr	r3, [pc, #520]	@ (80018ec <HC_SR04_Capture_Callback+0x264>)
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e02b      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            default: return;
        }
    }
    else if (htim->Instance == TIM8) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a80      	ldr	r2, [pc, #512]	@ (80018f0 <HC_SR04_Capture_Callback+0x268>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	f040 8141 	bne.w	8001976 <HC_SR04_Capture_Callback+0x2ee>
        switch (htim->Channel) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7f1b      	ldrb	r3, [r3, #28]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	2b07      	cmp	r3, #7
 80016fc:	f200 813d 	bhi.w	800197a <HC_SR04_Capture_Callback+0x2f2>
 8001700:	a201      	add	r2, pc, #4	@ (adr r2, 8001708 <HC_SR04_Capture_Callback+0x80>)
 8001702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001706:	bf00      	nop
 8001708:	08001729 	.word	0x08001729
 800170c:	0800172f 	.word	0x0800172f
 8001710:	0800197b 	.word	0x0800197b
 8001714:	08001735 	.word	0x08001735
 8001718:	0800197b 	.word	0x0800197b
 800171c:	0800197b 	.word	0x0800197b
 8001720:	0800197b 	.word	0x0800197b
 8001724:	0800173b 	.word	0x0800173b
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[7]; break;
 8001728:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <HC_SR04_Capture_Callback+0x26c>)
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e008      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[6]; break;
 800172e:	4b72      	ldr	r3, [pc, #456]	@ (80018f8 <HC_SR04_Capture_Callback+0x270>)
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	e005      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[5]; break;
 8001734:	4b71      	ldr	r3, [pc, #452]	@ (80018fc <HC_SR04_Capture_Callback+0x274>)
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e002      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[4]; break;
 800173a:	4b71      	ldr	r3, [pc, #452]	@ (8001900 <HC_SR04_Capture_Callback+0x278>)
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	bf00      	nop
    }
    else {
        return;
    }

    capture_value = HAL_TIM_ReadCapturedValue(htim, sensor->channel);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4619      	mov	r1, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f007 fcb8 	bl	80090bc <HAL_TIM_ReadCapturedValue>
 800174c:	60b8      	str	r0, [r7, #8]

    if (!sensor->is_first_captured) {
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f083 0301 	eor.w	r3, r3, #1
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d065      	beq.n	800182c <HC_SR04_Capture_Callback+0x1a4>
        // First capture (RISING edge)
        sensor->ic_val1 = capture_value;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	615a      	str	r2, [r3, #20]
        sensor->is_first_captured = true;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d108      	bne.n	8001788 <HC_SR04_Capture_Callback+0x100>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6a1a      	ldr	r2, [r3, #32]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 020a 	bic.w	r2, r2, #10
 8001784:	621a      	str	r2, [r3, #32]
 8001786:	e021      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d108      	bne.n	80017a2 <HC_SR04_Capture_Callback+0x11a>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800179e:	6213      	str	r3, [r2, #32]
 80017a0:	e014      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d108      	bne.n	80017bc <HC_SR04_Capture_Callback+0x134>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80017b8:	6213      	str	r3, [r2, #32]
 80017ba:	e007      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80017ca:	6213      	str	r3, [r2, #32]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d108      	bne.n	80017e6 <HC_SR04_Capture_Callback+0x15e>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6a1a      	ldr	r2, [r3, #32]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0202 	orr.w	r2, r2, #2
 80017e2:	621a      	str	r2, [r3, #32]
 80017e4:	e0ca      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d108      	bne.n	8001800 <HC_SR04_Capture_Callback+0x178>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	6213      	str	r3, [r2, #32]
 80017fe:	e0bd      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b08      	cmp	r3, #8
 8001806:	d108      	bne.n	800181a <HC_SR04_Capture_Callback+0x192>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001816:	6213      	str	r3, [r2, #32]
 8001818:	e0b0      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001828:	6213      	str	r3, [r2, #32]
 800182a:	e0a7      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
    }
    else {
        // Second capture (FALLING edge)
        sensor->ic_val2 = capture_value;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	619a      	str	r2, [r3, #24]

        // Calculate pulse width (handle timer overflow)
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	699a      	ldr	r2, [r3, #24]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	695b      	ldr	r3, [r3, #20]
                           (sensor->ic_val2 - sensor->ic_val1) :
 800183a:	429a      	cmp	r2, r3
 800183c:	d305      	bcc.n	800184a <HC_SR04_Capture_Callback+0x1c2>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	699a      	ldr	r2, [r3, #24]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	e007      	b.n	800185a <HC_SR04_Capture_Callback+0x1d2>
                           (0xFFFF - sensor->ic_val1 + sensor->ic_val2);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	699a      	ldr	r2, [r3, #24]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	1ad3      	subs	r3, r2, r3
                           (sensor->ic_val2 - sensor->ic_val1) :
 8001854:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001858:	33ff      	adds	r3, #255	@ 0xff
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	61d3      	str	r3, [r2, #28]

        // Validate pulse width (150us - 23200us = 2.5cm - 400cm)
        sensor->is_captured = (sensor->difference >= 150 && sensor->difference <= 23200);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	2b95      	cmp	r3, #149	@ 0x95
 8001864:	d907      	bls.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 800186e:	4293      	cmp	r3, r2
 8001870:	d801      	bhi.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <HC_SR04_Capture_Callback+0x1f0>
 8001876:	2300      	movs	r3, #0
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	b2da      	uxtb	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Reset for next measurement
        sensor->is_first_captured = false;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d108      	bne.n	80018a6 <HC_SR04_Capture_Callback+0x21e>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6a1a      	ldr	r2, [r3, #32]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 020a 	bic.w	r2, r2, #10
 80018a2:	621a      	str	r2, [r3, #32]
 80018a4:	e036      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d108      	bne.n	80018c0 <HC_SR04_Capture_Callback+0x238>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80018bc:	6213      	str	r3, [r2, #32]
 80018be:	e029      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d11d      	bne.n	8001904 <HC_SR04_Capture_Callback+0x27c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80018d6:	6213      	str	r3, [r2, #32]
 80018d8:	e01c      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018da:	bf00      	nop
 80018dc:	40010000 	.word	0x40010000
 80018e0:	2000028c 	.word	0x2000028c
 80018e4:	200002c8 	.word	0x200002c8
 80018e8:	20000304 	.word	0x20000304
 80018ec:	20000340 	.word	0x20000340
 80018f0:	40010400 	.word	0x40010400
 80018f4:	20000430 	.word	0x20000430
 80018f8:	200003f4 	.word	0x200003f4
 80018fc:	200003b8 	.word	0x200003b8
 8001900:	2000037c 	.word	0x2000037c
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001912:	6213      	str	r3, [r2, #32]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d106      	bne.n	800192a <HC_SR04_Capture_Callback+0x2a2>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6a12      	ldr	r2, [r2, #32]
 8001926:	621a      	str	r2, [r3, #32]
 8001928:	e01b      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d106      	bne.n	8001940 <HC_SR04_Capture_Callback+0x2b8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	6213      	str	r3, [r2, #32]
 800193e:	e010      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d106      	bne.n	8001956 <HC_SR04_Capture_Callback+0x2ce>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e005      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	6213      	str	r3, [r2, #32]

        // Increment completion counter
        sensors_captured_count++;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	3301      	adds	r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e004      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 8001972:	bf00      	nop
 8001974:	e002      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
        return;
 8001976:	bf00      	nop
 8001978:	e000      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 800197a:	bf00      	nop
    }
}
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	2000046c 	.word	0x2000046c

08001988 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <MX_I2C1_Init+0x50>)
 800198e:	4a13      	ldr	r2, [pc, #76]	@ (80019dc <MX_I2C1_Init+0x54>)
 8001990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <MX_I2C1_Init+0x50>)
 8001994:	4a12      	ldr	r2, [pc, #72]	@ (80019e0 <MX_I2C1_Init+0x58>)
 8001996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <MX_I2C1_Init+0x50>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c4:	4804      	ldr	r0, [pc, #16]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019c6:	f004 ff67 	bl	8006898 <HAL_I2C_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019d0:	f002 fb11 	bl	8003ff6 <Error_Handler>
  }

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000474 	.word	0x20000474
 80019dc:	40005400 	.word	0x40005400
 80019e0:	00061a80 	.word	0x00061a80

080019e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	@ 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a19      	ldr	r2, [pc, #100]	@ (8001a68 <HAL_I2C_MspInit+0x84>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d12b      	bne.n	8001a5e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a17      	ldr	r2, [pc, #92]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a22:	23c0      	movs	r3, #192	@ 0xc0
 8001a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a26:	2312      	movs	r3, #18
 8001a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a32:	2304      	movs	r3, #4
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <HAL_I2C_MspInit+0x8c>)
 8001a3e:	f004 fd5d 	bl	80064fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	4a08      	ldr	r2, [pc, #32]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	@ 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40005400 	.word	0x40005400
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020400 	.word	0x40020400

08001a74 <read_green_button>:
// =================================================================

// Read GREEN button (PC0)
// Returns 1 if pressed, 0 if not pressed
uint8_t read_green_button(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  // Active LOW: Button pressed = GPIO_PIN_RESET (0)
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)
 8001a78:	2101      	movs	r1, #1
 8001a7a:	480a      	ldr	r0, [pc, #40]	@ (8001aa4 <read_green_button+0x30>)
 8001a7c:	f004 feda 	bl	8006834 <HAL_GPIO_ReadPin>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10b      	bne.n	8001a9e <read_green_button+0x2a>
  {
    HAL_Delay(50); // Debounce 50ms
 8001a86:	2032      	movs	r0, #50	@ 0x32
 8001a88:	f004 fb70 	bl	800616c <HAL_Delay>
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	4805      	ldr	r0, [pc, #20]	@ (8001aa4 <read_green_button+0x30>)
 8001a90:	f004 fed0 	bl	8006834 <HAL_GPIO_ReadPin>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d101      	bne.n	8001a9e <read_green_button+0x2a>
    {
      return 1; // Pressed
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <read_green_button+0x2c>
    }
  }
  return 0; // Not pressed
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40020800 	.word	0x40020800

08001aa8 <read_red_button>:

// Read RED button (PC2)
// Returns 1 if pressed, 0 if not pressed
uint8_t read_red_button(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  // Active LOW: Button pressed = GPIO_PIN_RESET (0)
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET)
 8001aac:	2104      	movs	r1, #4
 8001aae:	480a      	ldr	r0, [pc, #40]	@ (8001ad8 <read_red_button+0x30>)
 8001ab0:	f004 fec0 	bl	8006834 <HAL_GPIO_ReadPin>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10b      	bne.n	8001ad2 <read_red_button+0x2a>
  {
    HAL_Delay(50); // Debounce 50ms
 8001aba:	2032      	movs	r0, #50	@ 0x32
 8001abc:	f004 fb56 	bl	800616c <HAL_Delay>
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET)
 8001ac0:	2104      	movs	r1, #4
 8001ac2:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <read_red_button+0x30>)
 8001ac4:	f004 feb6 	bl	8006834 <HAL_GPIO_ReadPin>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <read_red_button+0x2a>
    {
      return 1; // Pressed
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <read_red_button+0x2c>
    }
  }
  return 0; // Not pressed
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40020800 	.word	0x40020800

08001adc <buzzer_error_alert>:
// =================================================================
// == BUZZER ERROR ALERT (I2C/Critical Hardware Error) ==
// Pattern: 3 LONG beeps  continuous FAST beeps
// =================================================================
void buzzer_error_alert(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
  // Beep pattern: 3 long beeps (500ms ON, 500ms OFF)
  for (int i = 0; i < 3; i++)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	e016      	b.n	8001b16 <buzzer_error_alert+0x3a>
  {
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Buzzer ON
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aee:	4815      	ldr	r0, [pc, #84]	@ (8001b44 <buzzer_error_alert+0x68>)
 8001af0:	f004 feb8 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001af4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001af8:	f004 fb38 	bl	800616c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Buzzer OFF
 8001afc:	2200      	movs	r2, #0
 8001afe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b02:	4810      	ldr	r0, [pc, #64]	@ (8001b44 <buzzer_error_alert+0x68>)
 8001b04:	f004 feae 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001b08:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b0c:	f004 fb2e 	bl	800616c <HAL_Delay>
  for (int i = 0; i < 3; i++)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3301      	adds	r3, #1
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	dde5      	ble.n	8001ae8 <buzzer_error_alert+0xc>
  }

  // Continuous fast beep to indicate error persists
  while (1)
  {
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Buzzer ON
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b22:	4808      	ldr	r0, [pc, #32]	@ (8001b44 <buzzer_error_alert+0x68>)
 8001b24:	f004 fe9e 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8001b28:	20c8      	movs	r0, #200	@ 0xc8
 8001b2a:	f004 fb1f 	bl	800616c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Buzzer OFF
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b34:	4803      	ldr	r0, [pc, #12]	@ (8001b44 <buzzer_error_alert+0x68>)
 8001b36:	f004 fe95 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8001b3a:	20c8      	movs	r0, #200	@ 0xc8
 8001b3c:	f004 fb16 	bl	800616c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Buzzer ON
 8001b40:	bf00      	nop
 8001b42:	e7eb      	b.n	8001b1c <buzzer_error_alert+0x40>
 8001b44:	40020800 	.word	0x40020800

08001b48 <buzzer_state_error_alert>:
// =================================================================
// == BUZZER STATE ERROR ALERT ==
// Pattern: 5 SHORT beeps  continuous SLOW beeps
// =================================================================
void buzzer_state_error_alert(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
  // Beep pattern: 5 short beeps (200ms ON, 200ms OFF)
  for (int i = 0; i < 5; i++)
 8001b4e:	2300      	movs	r3, #0
 8001b50:	607b      	str	r3, [r7, #4]
 8001b52:	e014      	b.n	8001b7e <buzzer_state_error_alert+0x36>
  {
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Buzzer ON
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b5a:	4815      	ldr	r0, [pc, #84]	@ (8001bb0 <buzzer_state_error_alert+0x68>)
 8001b5c:	f004 fe82 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8001b60:	20c8      	movs	r0, #200	@ 0xc8
 8001b62:	f004 fb03 	bl	800616c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Buzzer OFF
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b6c:	4810      	ldr	r0, [pc, #64]	@ (8001bb0 <buzzer_state_error_alert+0x68>)
 8001b6e:	f004 fe79 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8001b72:	20c8      	movs	r0, #200	@ 0xc8
 8001b74:	f004 fafa 	bl	800616c <HAL_Delay>
  for (int i = 0; i < 5; i++)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	607b      	str	r3, [r7, #4]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	dde7      	ble.n	8001b54 <buzzer_state_error_alert+0xc>
  }

  // Continuous slow beep to indicate state error persists
  while (1)
  {
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Buzzer ON
 8001b84:	2201      	movs	r2, #1
 8001b86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b8a:	4809      	ldr	r0, [pc, #36]	@ (8001bb0 <buzzer_state_error_alert+0x68>)
 8001b8c:	f004 fe6a 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001b90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b94:	f004 faea 	bl	800616c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // Buzzer OFF
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b9e:	4804      	ldr	r0, [pc, #16]	@ (8001bb0 <buzzer_state_error_alert+0x68>)
 8001ba0:	f004 fe60 	bl	8006864 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001ba4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ba8:	f004 fae0 	bl	800616c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Buzzer ON
 8001bac:	bf00      	nop
 8001bae:	e7e9      	b.n	8001b84 <buzzer_state_error_alert+0x3c>
 8001bb0:	40020800 	.word	0x40020800

08001bb4 <_write>:
  }
}

// ==================== Override printf untuk UART ====================
int _write(int file, char *ptr, int len)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	4804      	ldr	r0, [pc, #16]	@ (8001bdc <_write+0x28>)
 8001bcc:	f008 f802 	bl	8009bd4 <HAL_UART_Transmit>
  return len;
 8001bd0:	687b      	ldr	r3, [r7, #4]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	200006c0 	.word	0x200006c0

08001be0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001be4:	b09d      	sub	sp, #116	@ 0x74
 8001be6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be8:	f004 fa4e 	bl	8006088 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bec:	f001 fd5e 	bl	80036ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bf0:	f002 f914 	bl	8003e1c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001bf4:	f001 fdc4 	bl	8003780 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001bf8:	f001 ff88 	bl	8003b0c <MX_TIM8_Init>
  MX_TIM2_Init();
 8001bfc:	f001 fe54 	bl	80038a8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001c00:	f002 f8b8 	bl	8003d74 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001c04:	f001 fed0 	bl	80039a8 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001c08:	f001 ff32 	bl	8003a70 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001c0c:	f002 f812 	bl	8003c34 <MX_TIM9_Init>
  MX_TIM12_Init();
 8001c10:	f002 f860 	bl	8003cd4 <MX_TIM12_Init>
  MX_I2C1_Init();
 8001c14:	f7ff feb8 	bl	8001988 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001c18:	f002 f8d6 	bl	8003dc8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize HC-SR04 sensor library
  HC_SR04_Delay_Init(&htim5); // Initialize delay timer
 8001c1c:	4869      	ldr	r0, [pc, #420]	@ (8001dc4 <main+0x1e4>)
 8001c1e:	f7ff f9ff 	bl	8001020 <HC_SR04_Delay_Init>
  HAL_Delay(100);             // Wait for timers to stabilize
 8001c22:	2064      	movs	r0, #100	@ 0x64
 8001c24:	f004 faa2 	bl	800616c <HAL_Delay>
  HC_SR04_Init();             // Initialize all 8 sensors + start input capture
 8001c28:	f7ff fb56 	bl	80012d8 <HC_SR04_Init>
  HAL_Delay(200);             // Wait for sensors to settle after power-on
 8001c2c:	20c8      	movs	r0, #200	@ 0xc8
 8001c2e:	f004 fa9d 	bl	800616c <HAL_Delay>

  // Dummy reads to clear any noise
  HC_SR04_Trigger_All();
 8001c32:	f7ff fb7b 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001c36:	203c      	movs	r0, #60	@ 0x3c
 8001c38:	f004 fa98 	bl	800616c <HAL_Delay>
  HC_SR04_Trigger_All();
 8001c3c:	f7ff fb76 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001c40:	203c      	movs	r0, #60	@ 0x3c
 8001c42:	f004 fa93 	bl	800616c <HAL_Delay>

  Motor_Init();
 8001c46:	f002 fc23 	bl	8004490 <Motor_Init>

  // I2C Scanner dengan retry logic
  printf("Scanning I2C bus...\r\n");
 8001c4a:	485f      	ldr	r0, [pc, #380]	@ (8001dc8 <main+0x1e8>)
 8001c4c:	f009 ffae 	bl	800bbac <puts>
  const uint8_t I2C_SCAN_MAX_RETRIES = 3;
 8001c50:	2303      	movs	r3, #3
 8001c52:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t found_devices = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t scan_retry_count = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

  for (scan_retry_count = 0; scan_retry_count < I2C_SCAN_MAX_RETRIES; scan_retry_count++)
 8001c62:	2300      	movs	r3, #0
 8001c64:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8001c68:	e054      	b.n	8001d14 <main+0x134>
  {
    if (scan_retry_count > 0)
 8001c6a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d008      	beq.n	8001c84 <main+0xa4>
    {
      printf("I2C scan attempt #%d/%d...\r\n", scan_retry_count + 1, I2C_SCAN_MAX_RETRIES);
 8001c72:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001c76:	3301      	adds	r3, #1
 8001c78:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4853      	ldr	r0, [pc, #332]	@ (8001dcc <main+0x1ec>)
 8001c80:	f009 ff2c 	bl	800badc <iprintf>
    }

    found_devices = 0; // Reset counter for each retry
 8001c84:	2300      	movs	r3, #0
 8001c86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    for (uint8_t addr = 1; addr < 128; addr++)
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8001c90:	e01c      	b.n	8001ccc <main+0xec>
    {
      if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK)
 8001c92:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	b299      	uxth	r1, r3
 8001c9c:	230a      	movs	r3, #10
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	484b      	ldr	r0, [pc, #300]	@ (8001dd0 <main+0x1f0>)
 8001ca2:	f005 fa69 	bl	8007178 <HAL_I2C_IsDeviceReady>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10a      	bne.n	8001cc2 <main+0xe2>
      {
        printf("Device found at address 0x%02X\r\n", addr);
 8001cac:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4848      	ldr	r0, [pc, #288]	@ (8001dd4 <main+0x1f4>)
 8001cb4:	f009 ff12 	bl	800badc <iprintf>
        found_devices++;
 8001cb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    for (uint8_t addr = 1; addr < 128; addr++)
 8001cc2:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8001ccc:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	dade      	bge.n	8001c92 <main+0xb2>
      }
    }

    if (found_devices > 0)
 8001cd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d009      	beq.n	8001cf0 <main+0x110>
    {
      printf("Found %d I2C device(s) on attempt #%d.\r\n\r\n", found_devices, scan_retry_count + 1);
 8001cdc:	f897 1057 	ldrb.w	r1, [r7, #87]	@ 0x57
 8001ce0:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	483b      	ldr	r0, [pc, #236]	@ (8001dd8 <main+0x1f8>)
 8001cea:	f009 fef7 	bl	800badc <iprintf>
      break; // Success, exit retry loop
 8001cee:	e017      	b.n	8001d20 <main+0x140>
    }
    else
    {
      printf("No I2C devices found (attempt #%d/%d).\r\n", scan_retry_count + 1, I2C_SCAN_MAX_RETRIES);
 8001cf0:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4837      	ldr	r0, [pc, #220]	@ (8001ddc <main+0x1fc>)
 8001cfe:	f009 feed 	bl	800badc <iprintf>
      HAL_Delay(500); // Wait before retry
 8001d02:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d06:	f004 fa31 	bl	800616c <HAL_Delay>
  for (scan_retry_count = 0; scan_retry_count < I2C_SCAN_MAX_RETRIES; scan_retry_count++)
 8001d0a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001d0e:	3301      	adds	r3, #1
 8001d10:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8001d14:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8001d18:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d3a4      	bcc.n	8001c6a <main+0x8a>
    }
  }

  // Check if scan failed after all retries
  if (found_devices == 0)
 8001d20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d122      	bne.n	8001d6e <main+0x18e>
  {
    printf("\r\n========================================\r\n");
 8001d28:	482d      	ldr	r0, [pc, #180]	@ (8001de0 <main+0x200>)
 8001d2a:	f009 ff3f 	bl	800bbac <puts>
    printf("CRITICAL ERROR: I2C SCAN FAILED!\r\n");
 8001d2e:	482d      	ldr	r0, [pc, #180]	@ (8001de4 <main+0x204>)
 8001d30:	f009 ff3c 	bl	800bbac <puts>
    printf("No devices found after %d attempts.\r\n", I2C_SCAN_MAX_RETRIES);
 8001d34:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001d38:	4619      	mov	r1, r3
 8001d3a:	482b      	ldr	r0, [pc, #172]	@ (8001de8 <main+0x208>)
 8001d3c:	f009 fece 	bl	800badc <iprintf>
    printf("Check: I2C connections (SCL=PB6, SDA=PB7)\r\n");
 8001d40:	482a      	ldr	r0, [pc, #168]	@ (8001dec <main+0x20c>)
 8001d42:	f009 ff33 	bl	800bbac <puts>
    printf("Check: MPU6050 power supply\r\n");
 8001d46:	482a      	ldr	r0, [pc, #168]	@ (8001df0 <main+0x210>)
 8001d48:	f009 ff30 	bl	800bbac <puts>
    printf("Check: Pull-up resistors (4.7k on SCL/SDA)\r\n");
 8001d4c:	4829      	ldr	r0, [pc, #164]	@ (8001df4 <main+0x214>)
 8001d4e:	f009 ff2d 	bl	800bbac <puts>
    printf("========================================\r\n");
 8001d52:	4829      	ldr	r0, [pc, #164]	@ (8001df8 <main+0x218>)
 8001d54:	f009 ff2a 	bl	800bbac <puts>
    printf("BUZZER ALERT ACTIVATED!\r\n");
 8001d58:	4828      	ldr	r0, [pc, #160]	@ (8001dfc <main+0x21c>)
 8001d5a:	f009 ff27 	bl	800bbac <puts>
    printf("Press RESET button to retry.\r\n");
 8001d5e:	4828      	ldr	r0, [pc, #160]	@ (8001e00 <main+0x220>)
 8001d60:	f009 ff24 	bl	800bbac <puts>
    printf("========================================\r\n\r\n");
 8001d64:	4827      	ldr	r0, [pc, #156]	@ (8001e04 <main+0x224>)
 8001d66:	f009 ff21 	bl	800bbac <puts>

    buzzer_error_alert(); // Activate buzzer and halt
 8001d6a:	f7ff feb7 	bl	8001adc <buzzer_error_alert>
  }
  HAL_Delay(500);
 8001d6e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d72:	f004 f9fb 	bl	800616c <HAL_Delay>

  // Initialize MPU6050 (single try - I2C scan already verified device exists)
  printf("Initializing MPU6050...\r\n");
 8001d76:	4824      	ldr	r0, [pc, #144]	@ (8001e08 <main+0x228>)
 8001d78:	f009 ff18 	bl	800bbac <puts>
  uint8_t mpu_status = MPU6050_Init(&hi2c1);
 8001d7c:	4814      	ldr	r0, [pc, #80]	@ (8001dd0 <main+0x1f0>)
 8001d7e:	f003 f834 	bl	8004dea <MPU6050_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  if (mpu_status == 0)
 8001d88:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d110      	bne.n	8001db2 <main+0x1d2>
  {
    printf("MPU6050 initialized successfully.\r\n");
 8001d90:	481e      	ldr	r0, [pc, #120]	@ (8001e0c <main+0x22c>)
 8001d92:	f009 ff0b 	bl	800bbac <puts>
    printf("ERROR: MPU6050 initialization FAILED!\r\n");
    printf("Expected address 0x68, check AD0 pin (should be LOW).\r\n");
    while (1)
      ; // Stop execution (I2C scan passed, so this is MPU-specific issue)
  }
  HAL_Delay(100);
 8001d96:	2064      	movs	r0, #100	@ 0x64
 8001d98:	f004 f9e8 	bl	800616c <HAL_Delay>

  // Kalibrasi Gyroscope Bias (robot harus DIAM!)
  printf("Kalibrasi gyro dimulai... Jangan gerakkan robot!\r\n");
 8001d9c:	481c      	ldr	r0, [pc, #112]	@ (8001e10 <main+0x230>)
 8001d9e:	f009 ff05 	bl	800bbac <puts>
  float Gz_sum = 0;
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	653b      	str	r3, [r7, #80]	@ 0x50
  const int calibration_samples = 100;
 8001da8:	2364      	movs	r3, #100	@ 0x64
 8001daa:	647b      	str	r3, [r7, #68]	@ 0x44

  for (int i = 0; i < calibration_samples; i++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001db0:	e04e      	b.n	8001e50 <main+0x270>
    printf("ERROR: MPU6050 initialization FAILED!\r\n");
 8001db2:	4818      	ldr	r0, [pc, #96]	@ (8001e14 <main+0x234>)
 8001db4:	f009 fefa 	bl	800bbac <puts>
    printf("Expected address 0x68, check AD0 pin (should be LOW).\r\n");
 8001db8:	4817      	ldr	r0, [pc, #92]	@ (8001e18 <main+0x238>)
 8001dba:	f009 fef7 	bl	800bbac <puts>
    while (1)
 8001dbe:	bf00      	nop
 8001dc0:	e7fd      	b.n	8001dbe <main+0x1de>
 8001dc2:	bf00      	nop
 8001dc4:	200005a0 	.word	0x200005a0
 8001dc8:	0800fbc0 	.word	0x0800fbc0
 8001dcc:	0800fbd8 	.word	0x0800fbd8
 8001dd0:	20000474 	.word	0x20000474
 8001dd4:	0800fbf8 	.word	0x0800fbf8
 8001dd8:	0800fc1c 	.word	0x0800fc1c
 8001ddc:	0800fc48 	.word	0x0800fc48
 8001de0:	0800fc74 	.word	0x0800fc74
 8001de4:	0800fca0 	.word	0x0800fca0
 8001de8:	0800fcc4 	.word	0x0800fcc4
 8001dec:	0800fcec 	.word	0x0800fcec
 8001df0:	0800fd18 	.word	0x0800fd18
 8001df4:	0800fd38 	.word	0x0800fd38
 8001df8:	0800fd64 	.word	0x0800fd64
 8001dfc:	0800fd90 	.word	0x0800fd90
 8001e00:	0800fdac 	.word	0x0800fdac
 8001e04:	0800fdcc 	.word	0x0800fdcc
 8001e08:	0800fdf8 	.word	0x0800fdf8
 8001e0c:	0800fe14 	.word	0x0800fe14
 8001e10:	0800fe98 	.word	0x0800fe98
 8001e14:	0800fe38 	.word	0x0800fe38
 8001e18:	0800fe60 	.word	0x0800fe60
  {
    MPU6050_Read_All(&hi2c1, &MPU6050);
 8001e1c:	49c2      	ldr	r1, [pc, #776]	@ (8002128 <main+0x548>)
 8001e1e:	48c3      	ldr	r0, [pc, #780]	@ (800212c <main+0x54c>)
 8001e20:	f003 f83a 	bl	8004e98 <MPU6050_Read_All>
    Gz_sum += MPU6050.Gz;
 8001e24:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001e26:	f7fe fb8f 	bl	8000548 <__aeabi_f2d>
 8001e2a:	4bbf      	ldr	r3, [pc, #764]	@ (8002128 <main+0x548>)
 8001e2c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001e30:	f7fe fa2c 	bl	800028c <__adddf3>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4610      	mov	r0, r2
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f7fe fed4 	bl	8000be8 <__aeabi_d2f>
 8001e40:	4603      	mov	r3, r0
 8001e42:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_Delay(10);
 8001e44:	200a      	movs	r0, #10
 8001e46:	f004 f991 	bl	800616c <HAL_Delay>
  for (int i = 0; i < calibration_samples; i++)
 8001e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001e52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e54:	429a      	cmp	r2, r3
 8001e56:	dbe1      	blt.n	8001e1c <main+0x23c>
  }

  Gz_bias = Gz_sum / calibration_samples; // Store in global variable
 8001e58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e5a:	ee07 3a90 	vmov	s15, r3
 8001e5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e62:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e6a:	4bb1      	ldr	r3, [pc, #708]	@ (8002130 <main+0x550>)
 8001e6c:	edc3 7a00 	vstr	s15, [r3]
  printf("Kalibrasi selesai! Gz_bias = %.2f deg/s\r\n", Gz_bias);
 8001e70:	4baf      	ldr	r3, [pc, #700]	@ (8002130 <main+0x550>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fb67 	bl	8000548 <__aeabi_f2d>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	48ad      	ldr	r0, [pc, #692]	@ (8002134 <main+0x554>)
 8001e80:	f009 fe2c 	bl	800badc <iprintf>
  HAL_Delay(500);
 8001e84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e88:	f004 f970 	bl	800616c <HAL_Delay>

  // Initialize Vision Control System
  Vision_Init(&huart3);
 8001e8c:	48aa      	ldr	r0, [pc, #680]	@ (8002138 <main+0x558>)
 8001e8e:	f003 ff5f 	bl	8005d50 <Vision_Init>

  // Initialize timing untuk yaw calculation
  lastTick = HAL_GetTick();
 8001e92:	f004 f95f 	bl	8006154 <HAL_GetTick>
 8001e96:	4603      	mov	r3, r0
 8001e98:	4aa8      	ldr	r2, [pc, #672]	@ (800213c <main+0x55c>)
 8001e9a:	6013      	str	r3, [r2, #0]

  printf("\r\n========================================\r\n");
 8001e9c:	48a8      	ldr	r0, [pc, #672]	@ (8002140 <main+0x560>)
 8001e9e:	f009 fe85 	bl	800bbac <puts>
  printf("SYSTEM READY!\r\n");
 8001ea2:	48a8      	ldr	r0, [pc, #672]	@ (8002144 <main+0x564>)
 8001ea4:	f009 fe82 	bl	800bbac <puts>
  printf("All sensors initialized successfully.\r\n");
 8001ea8:	48a7      	ldr	r0, [pc, #668]	@ (8002148 <main+0x568>)
 8001eaa:	f009 fe7f 	bl	800bbac <puts>
  printf("========================================\r\n");
 8001eae:	48a7      	ldr	r0, [pc, #668]	@ (800214c <main+0x56c>)
 8001eb0:	f009 fe7c 	bl	800bbac <puts>
  printf("Press GREEN BUTTON to start operation...\r\n");
 8001eb4:	48a6      	ldr	r0, [pc, #664]	@ (8002150 <main+0x570>)
 8001eb6:	f009 fe79 	bl	800bbac <puts>
  printf("(Press RED BUTTON anytime to stop)\r\n");
 8001eba:	48a6      	ldr	r0, [pc, #664]	@ (8002154 <main+0x574>)
 8001ebc:	f009 fe76 	bl	800bbac <puts>
  printf("========================================\r\n\r\n");
 8001ec0:	48a5      	ldr	r0, [pc, #660]	@ (8002158 <main+0x578>)
 8001ec2:	f009 fe73 	bl	800bbac <puts>
#else

    // ========================================================================
    // LANGKAH 1: BACA SEMUA SENSOR (SETIAP SAAT)
    // ========================================================================
    HC_SR04_Trigger_All();
 8001ec6:	f7ff fa31 	bl	800132c <HC_SR04_Trigger_All>
    HAL_Delay(50); // Beri waktu untuk proses echo (interrupt akan menangkapnya)
 8001eca:	2032      	movs	r0, #50	@ 0x32
 8001ecc:	f004 f94e 	bl	800616c <HAL_Delay>

    float sensor_a = HC_SR04_Calculate_Distance(&sensors[0]); // Depan Kanan
 8001ed0:	48a2      	ldr	r0, [pc, #648]	@ (800215c <main+0x57c>)
 8001ed2:	f7ff fb97 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001ed6:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
    float sensor_b = HC_SR04_Calculate_Distance(&sensors[1]); // Depan Kiri
 8001eda:	48a1      	ldr	r0, [pc, #644]	@ (8002160 <main+0x580>)
 8001edc:	f7ff fb92 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001ee0:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    float sensor_c = HC_SR04_Calculate_Distance(&sensors[2]); // Samping Kiri Depan
 8001ee4:	489f      	ldr	r0, [pc, #636]	@ (8002164 <main+0x584>)
 8001ee6:	f7ff fb8d 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001eea:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float sensor_d = HC_SR04_Calculate_Distance(&sensors[3]); // Samping Kiri Belakang
 8001eee:	489e      	ldr	r0, [pc, #632]	@ (8002168 <main+0x588>)
 8001ef0:	f7ff fb88 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001ef4:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sensor_e = HC_SR04_Calculate_Distance(&sensors[4]); // Belakang Kiri
 8001ef8:	489c      	ldr	r0, [pc, #624]	@ (800216c <main+0x58c>)
 8001efa:	f7ff fb83 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001efe:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float sensor_f = HC_SR04_Calculate_Distance(&sensors[5]); // Belakang Kanan
 8001f02:	489b      	ldr	r0, [pc, #620]	@ (8002170 <main+0x590>)
 8001f04:	f7ff fb7e 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001f08:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float sensor_g = HC_SR04_Calculate_Distance(&sensors[6]); // Samping Kanan Belakang
 8001f0c:	4899      	ldr	r0, [pc, #612]	@ (8002174 <main+0x594>)
 8001f0e:	f7ff fb79 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001f12:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    float sensor_h = HC_SR04_Calculate_Distance(&sensors[7]); // Samping Kanan Depan
 8001f16:	4898      	ldr	r0, [pc, #608]	@ (8002178 <main+0x598>)
 8001f18:	f7ff fb74 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001f1c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    // ========================================================================
    // LANGKAH 1.5: UPDATE MPU6050 DAN YAW ANGLE
    // ========================================================================
    // 1. Hitung delta time (dt)
    uint32_t currentTick = HAL_GetTick();
 8001f20:	f004 f918 	bl	8006154 <HAL_GetTick>
 8001f24:	6238      	str	r0, [r7, #32]
    dt = (float)(currentTick - lastTick) / 1000.0f; // Konversi ke detik
 8001f26:	4b85      	ldr	r3, [pc, #532]	@ (800213c <main+0x55c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6a3a      	ldr	r2, [r7, #32]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	ee07 3a90 	vmov	s15, r3
 8001f32:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f36:	eddf 6a91 	vldr	s13, [pc, #580]	@ 800217c <main+0x59c>
 8001f3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f3e:	4b90      	ldr	r3, [pc, #576]	@ (8002180 <main+0x5a0>)
 8001f40:	edc3 7a00 	vstr	s15, [r3]
    lastTick = currentTick;
 8001f44:	4a7d      	ldr	r2, [pc, #500]	@ (800213c <main+0x55c>)
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	6013      	str	r3, [r2, #0]

    // 2. Baca data MPU6050
    MPU6050_Read_All(&hi2c1, &MPU6050);
 8001f4a:	4977      	ldr	r1, [pc, #476]	@ (8002128 <main+0x548>)
 8001f4c:	4877      	ldr	r0, [pc, #476]	@ (800212c <main+0x54c>)
 8001f4e:	f002 ffa3 	bl	8004e98 <MPU6050_Read_All>

    // 3. Update yaw angle dengan integrasi gyroscope (DENGAN BIAS CORRECTION!)
    float Gz_corrected = MPU6050.Gz - Gz_bias;
 8001f52:	4b75      	ldr	r3, [pc, #468]	@ (8002128 <main+0x548>)
 8001f54:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001f58:	4b75      	ldr	r3, [pc, #468]	@ (8002130 <main+0x550>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe faf3 	bl	8000548 <__aeabi_f2d>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4620      	mov	r0, r4
 8001f68:	4629      	mov	r1, r5
 8001f6a:	f7fe f98d 	bl	8000288 <__aeabi_dsub>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fe37 	bl	8000be8 <__aeabi_d2f>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	61fb      	str	r3, [r7, #28]
    yawAngle_deg += Gz_corrected * dt;
 8001f7e:	4b80      	ldr	r3, [pc, #512]	@ (8002180 <main+0x5a0>)
 8001f80:	ed93 7a00 	vldr	s14, [r3]
 8001f84:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f8c:	4b7d      	ldr	r3, [pc, #500]	@ (8002184 <main+0x5a4>)
 8001f8e:	edd3 7a00 	vldr	s15, [r3]
 8001f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f96:	4b7b      	ldr	r3, [pc, #492]	@ (8002184 <main+0x5a4>)
 8001f98:	edc3 7a00 	vstr	s15, [r3]

    // ========================================================================
    // LANGKAH 1.7: CHECK GREEN BUTTON TO START OPERATION
    // System harus menunggu GREEN button ditekan setelah inisialisasi sebelum mulai beroperasi
    // ========================================================================
    if (!system_started)
 8001f9c:	4b7a      	ldr	r3, [pc, #488]	@ (8002188 <main+0x5a8>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	f083 0301 	eor.w	r3, r3, #1
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d01d      	beq.n	8001fe6 <main+0x406>
    {
      // System belum dimulai, tunggu GREEN button press
      if (read_green_button())
 8001faa:	f7ff fd63 	bl	8001a74 <read_green_button>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d013      	beq.n	8001fdc <main+0x3fc>
      {
        printf("\r\n========================================\r\n");
 8001fb4:	4862      	ldr	r0, [pc, #392]	@ (8002140 <main+0x560>)
 8001fb6:	f009 fdf9 	bl	800bbac <puts>
        printf("[System] GREEN BUTTON PRESSED!\r\n");
 8001fba:	4874      	ldr	r0, [pc, #464]	@ (800218c <main+0x5ac>)
 8001fbc:	f009 fdf6 	bl	800bbac <puts>
        printf("[System] Starting autonomous operation...\r\n");
 8001fc0:	4873      	ldr	r0, [pc, #460]	@ (8002190 <main+0x5b0>)
 8001fc2:	f009 fdf3 	bl	800bbac <puts>
        printf("========================================\r\n\r\n");
 8001fc6:	4864      	ldr	r0, [pc, #400]	@ (8002158 <main+0x578>)
 8001fc8:	f009 fdf0 	bl	800bbac <puts>
        system_started = true;
 8001fcc:	4b6e      	ldr	r3, [pc, #440]	@ (8002188 <main+0x5a8>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	701a      	strb	r2, [r3, #0]
        HAL_Delay(500); // Debounce delay
 8001fd2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fd6:	f004 f8c9 	bl	800616c <HAL_Delay>
 8001fda:	e004      	b.n	8001fe6 <main+0x406>
      }
      else
      {
        // Belum ditekan, skip rest of loop dan tunggu
        HAL_Delay(100); // Small delay to prevent busy loop
 8001fdc:	2064      	movs	r0, #100	@ 0x64
 8001fde:	f004 f8c5 	bl	800616c <HAL_Delay>
        continue;       // Skip ke iterasi berikutnya (tidak proses sensor, tidak printf spam)
 8001fe2:	f001 bb3d 	b.w	8003660 <main+0x1a80>

    // ===========================================================	=============
    // LANGKAH 2: PROSES DATA SENSOR MENJADI INFORMASI
    // ========================================================================
    // Kondisi Jarak
    bool ada_halangan_depan = (sensor_a < batas_jarak_depan) && (sensor_b < batas_jarak_depan);
 8001fe6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001fea:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff6:	d50a      	bpl.n	800200e <main+0x42e>
 8001ff8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001ffc:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002008:	d501      	bpl.n	800200e <main+0x42e>
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <main+0x430>
 800200e:	2300      	movs	r3, #0
 8002010:	76fb      	strb	r3, [r7, #27]
 8002012:	7efb      	ldrb	r3, [r7, #27]
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	76fb      	strb	r3, [r7, #27]
    // ========================================================================
    // LANGKAH 3: DEBUGGING PRINTF
    // ========================================================================
    // Cetak informasi penting untuk debugging di satu baris

    printf("State:%d | Dpn(A,B):%.0f,%.0f | Bkg(E,F):%.0f,%.0f \r\n",
 800201a:	4b5e      	ldr	r3, [pc, #376]	@ (8002194 <main+0x5b4>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	461e      	mov	r6, r3
 8002022:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002024:	f7fe fa90 	bl	8000548 <__aeabi_f2d>
 8002028:	4682      	mov	sl, r0
 800202a:	468b      	mov	fp, r1
 800202c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800202e:	f7fe fa8b 	bl	8000548 <__aeabi_f2d>
 8002032:	4604      	mov	r4, r0
 8002034:	460d      	mov	r5, r1
 8002036:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002038:	f7fe fa86 	bl	8000548 <__aeabi_f2d>
 800203c:	4680      	mov	r8, r0
 800203e:	4689      	mov	r9, r1
 8002040:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002042:	f7fe fa81 	bl	8000548 <__aeabi_f2d>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800204e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002052:	e9cd 4500 	strd	r4, r5, [sp]
 8002056:	4652      	mov	r2, sl
 8002058:	465b      	mov	r3, fp
 800205a:	4631      	mov	r1, r6
 800205c:	484e      	ldr	r0, [pc, #312]	@ (8002198 <main+0x5b8>)
 800205e:	f009 fd3d 	bl	800badc <iprintf>

    // ========================================================================
    // LANGKAH 3.5: CHECK RED BUTTON FOR EMERGENCY STOP
    // User dapat menekan RED button kapan saja untuk end session
    // ========================================================================
    if (read_red_button())
 8002062:	f7ff fd21 	bl	8001aa8 <read_red_button>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d024      	beq.n	80020b6 <main+0x4d6>
    {
      printf("\r\n========================================\r\n");
 800206c:	4834      	ldr	r0, [pc, #208]	@ (8002140 <main+0x560>)
 800206e:	f009 fd9d 	bl	800bbac <puts>
      printf("[System] RED BUTTON PRESSED! Stopping robot...\r\n");
 8002072:	484a      	ldr	r0, [pc, #296]	@ (800219c <main+0x5bc>)
 8002074:	f009 fd9a 	bl	800bbac <puts>
      printf("========================================\r\n\r\n");
 8002078:	4837      	ldr	r0, [pc, #220]	@ (8002158 <main+0x578>)
 800207a:	f009 fd97 	bl	800bbac <puts>

      Motor_Stop_All(); // Stop semua motor segera
 800207e:	f002 fa83 	bl	8004588 <Motor_Stop_All>

      // Send END_SESSION command to ESP32-CAM
      Vision_End_Session();
 8002082:	f003 ff9d 	bl	8005fc0 <Vision_End_Session>

      printf("\r\n========================================\r\n");
 8002086:	482e      	ldr	r0, [pc, #184]	@ (8002140 <main+0x560>)
 8002088:	f009 fd90 	bl	800bbac <puts>
      printf("[System] SESSION ENDED BY USER\r\n");
 800208c:	4844      	ldr	r0, [pc, #272]	@ (80021a0 <main+0x5c0>)
 800208e:	f009 fd8d 	bl	800bbac <puts>
      printf("[System] Total photos captured: %d\r\n", photo_counter - 1);
 8002092:	4b44      	ldr	r3, [pc, #272]	@ (80021a4 <main+0x5c4>)
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	3b01      	subs	r3, #1
 8002098:	4619      	mov	r1, r3
 800209a:	4843      	ldr	r0, [pc, #268]	@ (80021a8 <main+0x5c8>)
 800209c:	f009 fd1e 	bl	800badc <iprintf>
      printf("[System] Press RESET button to restart.\r\n");
 80020a0:	4842      	ldr	r0, [pc, #264]	@ (80021ac <main+0x5cc>)
 80020a2:	f009 fd83 	bl	800bbac <puts>
      printf("========================================\r\n\r\n");
 80020a6:	482c      	ldr	r0, [pc, #176]	@ (8002158 <main+0x578>)
 80020a8:	f009 fd80 	bl	800bbac <puts>

      // Infinite loop - robot stopped, requires reset
      while (1)
      {
        HAL_Delay(1000);
 80020ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020b0:	f004 f85c 	bl	800616c <HAL_Delay>
 80020b4:	e7fa      	b.n	80020ac <main+0x4cc>
    }

    // ========================================================================
    // LANGKAH 4: STATE MACHINE UTAMA
    // ========================================================================
    switch (keadaan_robot)
 80020b6:	4b37      	ldr	r3, [pc, #220]	@ (8002194 <main+0x5b4>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b17      	cmp	r3, #23
 80020be:	f201 82ba 	bhi.w	8003636 <main+0x1a56>
 80020c2:	a201      	add	r2, pc, #4	@ (adr r2, 80020c8 <main+0x4e8>)
 80020c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c8:	080021b1 	.word	0x080021b1
 80020cc:	0800220f 	.word	0x0800220f
 80020d0:	0800222f 	.word	0x0800222f
 80020d4:	080022f5 	.word	0x080022f5
 80020d8:	080024d5 	.word	0x080024d5
 80020dc:	0800259f 	.word	0x0800259f
 80020e0:	0800260b 	.word	0x0800260b
 80020e4:	080026df 	.word	0x080026df
 80020e8:	08002925 	.word	0x08002925
 80020ec:	0800296d 	.word	0x0800296d
 80020f0:	080029bf 	.word	0x080029bf
 80020f4:	08002a89 	.word	0x08002a89
 80020f8:	08002b27 	.word	0x08002b27
 80020fc:	08002bfb 	.word	0x08002bfb
 8002100:	08002c3d 	.word	0x08002c3d
 8002104:	08002eaf 	.word	0x08002eaf
 8002108:	08002f25 	.word	0x08002f25
 800210c:	08002fb7 	.word	0x08002fb7
 8002110:	080031f3 	.word	0x080031f3
 8002114:	08003269 	.word	0x08003269
 8002118:	08003337 	.word	0x08003337
 800211c:	08003375 	.word	0x08003375
 8002120:	080035df 	.word	0x080035df
 8002124:	080035f5 	.word	0x080035f5
 8002128:	20000778 	.word	0x20000778
 800212c:	20000474 	.word	0x20000474
 8002130:	200007dc 	.word	0x200007dc
 8002134:	0800fecc 	.word	0x0800fecc
 8002138:	20000708 	.word	0x20000708
 800213c:	200007d4 	.word	0x200007d4
 8002140:	0800fc74 	.word	0x0800fc74
 8002144:	0800fef8 	.word	0x0800fef8
 8002148:	0800ff08 	.word	0x0800ff08
 800214c:	0800fd64 	.word	0x0800fd64
 8002150:	0800ff30 	.word	0x0800ff30
 8002154:	0800ff5c 	.word	0x0800ff5c
 8002158:	0800fdcc 	.word	0x0800fdcc
 800215c:	2000028c 	.word	0x2000028c
 8002160:	200002c8 	.word	0x200002c8
 8002164:	20000304 	.word	0x20000304
 8002168:	20000340 	.word	0x20000340
 800216c:	2000037c 	.word	0x2000037c
 8002170:	200003b8 	.word	0x200003b8
 8002174:	200003f4 	.word	0x200003f4
 8002178:	20000430 	.word	0x20000430
 800217c:	447a0000 	.word	0x447a0000
 8002180:	200007d8 	.word	0x200007d8
 8002184:	200007d0 	.word	0x200007d0
 8002188:	20000753 	.word	0x20000753
 800218c:	0800ff80 	.word	0x0800ff80
 8002190:	0800ffa0 	.word	0x0800ffa0
 8002194:	20000750 	.word	0x20000750
 8002198:	0800ffcc 	.word	0x0800ffcc
 800219c:	08010004 	.word	0x08010004
 80021a0:	08010034 	.word	0x08010034
 80021a4:	20000000 	.word	0x20000000
 80021a8:	08010054 	.word	0x08010054
 80021ac:	0801007c 	.word	0x0801007c
    {
    case STATE_SYSTEM_INIT:
      printf("[System] Waiting for ESP32-CAM initialization...\r\n");
 80021b0:	48a6      	ldr	r0, [pc, #664]	@ (800244c <main+0x86c>)
 80021b2:	f009 fcfb 	bl	800bbac <puts>
      // Lakukan handshake dengan ESP32-CAM
      Vision_Status_t ready_status = Vision_Is_Ready();
 80021b6:	f003 fde1 	bl	8005d7c <Vision_Is_Ready>
 80021ba:	4603      	mov	r3, r0
 80021bc:	717b      	strb	r3, [r7, #5]
      if (ready_status == VISION_OK)
 80021be:	797b      	ldrb	r3, [r7, #5]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d11e      	bne.n	8002202 <main+0x622>
      {
        printf("[System] ESP32-CAM ready! Setting Group ID to %d...\r\n", group_counter);
 80021c4:	4ba2      	ldr	r3, [pc, #648]	@ (8002450 <main+0x870>)
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	4619      	mov	r1, r3
 80021ca:	48a2      	ldr	r0, [pc, #648]	@ (8002454 <main+0x874>)
 80021cc:	f009 fc86 	bl	800badc <iprintf>
        if (Vision_Set_Group_ID(group_counter) == VISION_OK)
 80021d0:	4b9f      	ldr	r3, [pc, #636]	@ (8002450 <main+0x870>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f003 fdf5 	bl	8005dc4 <Vision_Set_Group_ID>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d107      	bne.n	80021f0 <main+0x610>
        {
          printf("[System] System initialized. Starting navigation.\r\n");
 80021e0:	489d      	ldr	r0, [pc, #628]	@ (8002458 <main+0x878>)
 80021e2:	f009 fce3 	bl	800bbac <puts>
          keadaan_robot = STATE_START;
 80021e6:	4b9d      	ldr	r3, [pc, #628]	@ (800245c <main+0x87c>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]
      else
      {
        // Jika belum siap, tunggu dan coba lagi
        HAL_Delay(1000); // Tunggu 1 detik sebelum cek lagi
      }
      break;
 80021ec:	f001 ba35 	b.w	800365a <main+0x1a7a>
          printf("[System] ERROR: Failed to set Group ID. Retrying...\r\n");
 80021f0:	489b      	ldr	r0, [pc, #620]	@ (8002460 <main+0x880>)
 80021f2:	f009 fcdb 	bl	800bbac <puts>
          HAL_Delay(1000); // Retry after 1 second
 80021f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021fa:	f003 ffb7 	bl	800616c <HAL_Delay>
      break;
 80021fe:	f001 ba2c 	b.w	800365a <main+0x1a7a>
        HAL_Delay(1000); // Tunggu 1 detik sebelum cek lagi
 8002202:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002206:	f003 ffb1 	bl	800616c <HAL_Delay>
      break;
 800220a:	f001 ba26 	b.w	800365a <main+0x1a7a>
    case STATE_START:
      printf("STATE: START -> LINTASAN_1_MAJU\r\n");
 800220e:	4895      	ldr	r0, [pc, #596]	@ (8002464 <main+0x884>)
 8002210:	f009 fccc 	bl	800bbac <puts>

      // FLAG-S
      keadaan_robot = STATE_LINTASAN_1_MAJU;
 8002214:	4b91      	ldr	r3, [pc, #580]	@ (800245c <main+0x87c>)
 8002216:	2204      	movs	r2, #4
 8002218:	701a      	strb	r2, [r3, #0]
      waktu_terakhir_gerak = HAL_GetTick();
 800221a:	f003 ff9b 	bl	8006154 <HAL_GetTick>
 800221e:	4603      	mov	r3, r0
 8002220:	4a91      	ldr	r2, [pc, #580]	@ (8002468 <main+0x888>)
 8002222:	6013      	str	r3, [r2, #0]
      sedang_bergerak = true; // Mulai dengan bergerak
 8002224:	4b91      	ldr	r3, [pc, #580]	@ (800246c <main+0x88c>)
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
      break;
 800222a:	f001 ba16 	b.w	800365a <main+0x1a7a>

    case STATE_TRIGGER_CAPTURE:
      if (capture_retry_count == 0)
 800222e:	4b90      	ldr	r3, [pc, #576]	@ (8002470 <main+0x890>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d106      	bne.n	8002244 <main+0x664>
      {
        printf("[Capture] Starting photo #%d...\r\n", photo_counter);
 8002236:	4b8f      	ldr	r3, [pc, #572]	@ (8002474 <main+0x894>)
 8002238:	881b      	ldrh	r3, [r3, #0]
 800223a:	4619      	mov	r1, r3
 800223c:	488e      	ldr	r0, [pc, #568]	@ (8002478 <main+0x898>)
 800223e:	f009 fc4d 	bl	800badc <iprintf>
 8002242:	e008      	b.n	8002256 <main+0x676>
      }
      else
      {
        printf("[Capture] Retry #%d for photo #%d...\r\n", capture_retry_count, photo_counter);
 8002244:	4b8a      	ldr	r3, [pc, #552]	@ (8002470 <main+0x890>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	4b8a      	ldr	r3, [pc, #552]	@ (8002474 <main+0x894>)
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	461a      	mov	r2, r3
 8002250:	488a      	ldr	r0, [pc, #552]	@ (800247c <main+0x89c>)
 8002252:	f009 fc43 	bl	800badc <iprintf>
      }

      Vision_Status_t trigger_status = Vision_Start_Capture(photo_counter);
 8002256:	4b87      	ldr	r3, [pc, #540]	@ (8002474 <main+0x894>)
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f003 fdd0 	bl	8005e00 <Vision_Start_Capture>
 8002260:	4603      	mov	r3, r0
 8002262:	71bb      	strb	r3, [r7, #6]

      if (trigger_status == VISION_OK)
 8002264:	79bb      	ldrb	r3, [r7, #6]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d109      	bne.n	800227e <main+0x69e>
      {
        waktu_mulai_capture = HAL_GetTick(); // Mulai timer timeout
 800226a:	f003 ff73 	bl	8006154 <HAL_GetTick>
 800226e:	4603      	mov	r3, r0
 8002270:	4a83      	ldr	r2, [pc, #524]	@ (8002480 <main+0x8a0>)
 8002272:	6013      	str	r3, [r2, #0]
        keadaan_robot = STATE_WAIT_FOR_CAPTURE;
 8002274:	4b79      	ldr	r3, [pc, #484]	@ (800245c <main+0x87c>)
 8002276:	2203      	movs	r2, #3
 8002278:	701a      	strb	r2, [r3, #0]
                 capture_retry_count, MAX_CAPTURE_RETRIES);
          HAL_Delay(1000); // Tunggu 1 detik sebelum retry
                           // Tetap di STATE_TRIGGER_CAPTURE untuk retry
        }
      }
      break;
 800227a:	f001 b9ee 	b.w	800365a <main+0x1a7a>
        printf("[Capture] ERROR: Failed to trigger capture command.\r\n");
 800227e:	4881      	ldr	r0, [pc, #516]	@ (8002484 <main+0x8a4>)
 8002280:	f009 fc94 	bl	800bbac <puts>
        capture_retry_count++;
 8002284:	4b7a      	ldr	r3, [pc, #488]	@ (8002470 <main+0x890>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	3301      	adds	r3, #1
 800228a:	b2da      	uxtb	r2, r3
 800228c:	4b78      	ldr	r3, [pc, #480]	@ (8002470 <main+0x890>)
 800228e:	701a      	strb	r2, [r3, #0]
        if (capture_retry_count >= MAX_CAPTURE_RETRIES)
 8002290:	4b77      	ldr	r3, [pc, #476]	@ (8002470 <main+0x890>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2203      	movs	r2, #3
 8002296:	4293      	cmp	r3, r2
 8002298:	d31f      	bcc.n	80022da <main+0x6fa>
          printf("[Capture] FAILED after %d retries. Skipping photo #%d.\r\n",
 800229a:	2303      	movs	r3, #3
 800229c:	4619      	mov	r1, r3
 800229e:	4b75      	ldr	r3, [pc, #468]	@ (8002474 <main+0x894>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	4878      	ldr	r0, [pc, #480]	@ (8002488 <main+0x8a8>)
 80022a6:	f009 fc19 	bl	800badc <iprintf>
          photo_counter++;                                   // Skip photo ID setelah max retries
 80022aa:	4b72      	ldr	r3, [pc, #456]	@ (8002474 <main+0x894>)
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	3301      	adds	r3, #1
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	4b70      	ldr	r3, [pc, #448]	@ (8002474 <main+0x894>)
 80022b4:	801a      	strh	r2, [r3, #0]
          capture_retry_count = 0;                           // Reset retry counter
 80022b6:	4b6e      	ldr	r3, [pc, #440]	@ (8002470 <main+0x890>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
          keadaan_robot = state_selanjutnya_setelah_capture; // Lanjut navigasi
 80022bc:	4b73      	ldr	r3, [pc, #460]	@ (800248c <main+0x8ac>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	4b66      	ldr	r3, [pc, #408]	@ (800245c <main+0x87c>)
 80022c4:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 80022c6:	f003 ff45 	bl	8006154 <HAL_GetTick>
 80022ca:	4603      	mov	r3, r0
 80022cc:	4a66      	ldr	r2, [pc, #408]	@ (8002468 <main+0x888>)
 80022ce:	6013      	str	r3, [r2, #0]
          sedang_bergerak = false;
 80022d0:	4b66      	ldr	r3, [pc, #408]	@ (800246c <main+0x88c>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]
      break;
 80022d6:	f001 b9c0 	b.w	800365a <main+0x1a7a>
          printf("[Capture] Retrying in 1 second... (%d/%d)\r\n",
 80022da:	4b65      	ldr	r3, [pc, #404]	@ (8002470 <main+0x890>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2203      	movs	r2, #3
 80022e0:	4619      	mov	r1, r3
 80022e2:	486b      	ldr	r0, [pc, #428]	@ (8002490 <main+0x8b0>)
 80022e4:	f009 fbfa 	bl	800badc <iprintf>
          HAL_Delay(1000); // Tunggu 1 detik sebelum retry
 80022e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022ec:	f003 ff3e 	bl	800616c <HAL_Delay>
      break;
 80022f0:	f001 b9b3 	b.w	800365a <main+0x1a7a>

    case STATE_WAIT_FOR_CAPTURE:
      // Cek timeout
      if (HAL_GetTick() - waktu_mulai_capture > CAPTURE_TIMEOUT_MS)
 80022f4:	f003 ff2e 	bl	8006154 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	4b61      	ldr	r3, [pc, #388]	@ (8002480 <main+0x8a0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	4a64      	ldr	r2, [pc, #400]	@ (8002494 <main+0x8b4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d93a      	bls.n	800237c <main+0x79c>
      {
        printf("[Capture] TIMEOUT! ESP32-CAM tidak selesai dalam %d ms.\r\n", CAPTURE_TIMEOUT_MS);
 8002306:	4963      	ldr	r1, [pc, #396]	@ (8002494 <main+0x8b4>)
 8002308:	4863      	ldr	r0, [pc, #396]	@ (8002498 <main+0x8b8>)
 800230a:	f009 fbe7 	bl	800badc <iprintf>
        capture_retry_count++;
 800230e:	4b58      	ldr	r3, [pc, #352]	@ (8002470 <main+0x890>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	3301      	adds	r3, #1
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4b56      	ldr	r3, [pc, #344]	@ (8002470 <main+0x890>)
 8002318:	701a      	strb	r2, [r3, #0]

        if (capture_retry_count >= MAX_CAPTURE_RETRIES)
 800231a:	4b55      	ldr	r3, [pc, #340]	@ (8002470 <main+0x890>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2203      	movs	r2, #3
 8002320:	4293      	cmp	r3, r2
 8002322:	d31f      	bcc.n	8002364 <main+0x784>
        {
          printf("[Capture] FAILED after %d retries. Skipping photo #%d.\r\n",
 8002324:	2303      	movs	r3, #3
 8002326:	4619      	mov	r1, r3
 8002328:	4b52      	ldr	r3, [pc, #328]	@ (8002474 <main+0x894>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4856      	ldr	r0, [pc, #344]	@ (8002488 <main+0x8a8>)
 8002330:	f009 fbd4 	bl	800badc <iprintf>
                 MAX_CAPTURE_RETRIES, photo_counter);
          photo_counter++;         // Skip setelah max retries
 8002334:	4b4f      	ldr	r3, [pc, #316]	@ (8002474 <main+0x894>)
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	3301      	adds	r3, #1
 800233a:	b29a      	uxth	r2, r3
 800233c:	4b4d      	ldr	r3, [pc, #308]	@ (8002474 <main+0x894>)
 800233e:	801a      	strh	r2, [r3, #0]
          capture_retry_count = 0; // Reset retry counter
 8002340:	4b4b      	ldr	r3, [pc, #300]	@ (8002470 <main+0x890>)
 8002342:	2200      	movs	r2, #0
 8002344:	701a      	strb	r2, [r3, #0]
          keadaan_robot = state_selanjutnya_setelah_capture;
 8002346:	4b51      	ldr	r3, [pc, #324]	@ (800248c <main+0x8ac>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	4b43      	ldr	r3, [pc, #268]	@ (800245c <main+0x87c>)
 800234e:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 8002350:	f003 ff00 	bl	8006154 <HAL_GetTick>
 8002354:	4603      	mov	r3, r0
 8002356:	4a44      	ldr	r2, [pc, #272]	@ (8002468 <main+0x888>)
 8002358:	6013      	str	r3, [r2, #0]
          sedang_bergerak = false;
 800235a:	4b44      	ldr	r3, [pc, #272]	@ (800246c <main+0x88c>)
 800235c:	2200      	movs	r2, #0
 800235e:	701a      	strb	r2, [r3, #0]
        {
          printf("[Capture] Retrying capture... (%d/%d)\r\n",
                 capture_retry_count, MAX_CAPTURE_RETRIES);
          keadaan_robot = STATE_TRIGGER_CAPTURE; // Retry dari awal
        }
        break;
 8002360:	f001 b97b 	b.w	800365a <main+0x1a7a>
          printf("[Capture] Retrying capture... (%d/%d)\r\n",
 8002364:	4b42      	ldr	r3, [pc, #264]	@ (8002470 <main+0x890>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2203      	movs	r2, #3
 800236a:	4619      	mov	r1, r3
 800236c:	484b      	ldr	r0, [pc, #300]	@ (800249c <main+0x8bc>)
 800236e:	f009 fbb5 	bl	800badc <iprintf>
          keadaan_robot = STATE_TRIGGER_CAPTURE; // Retry dari awal
 8002372:	4b3a      	ldr	r3, [pc, #232]	@ (800245c <main+0x87c>)
 8002374:	2202      	movs	r2, #2
 8002376:	701a      	strb	r2, [r3, #0]
        break;
 8002378:	f001 b96f 	b.w	800365a <main+0x1a7a>
      }

      // Poll status dari vision system
      Vision_Status_t capture_status = Vision_Get_Status();
 800237c:	f003 fd7e 	bl	8005e7c <Vision_Get_Status>
 8002380:	4603      	mov	r3, r0
 8002382:	71fb      	strb	r3, [r7, #7]
      if (capture_status == VISION_STATUS_SUCCESS)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	2b03      	cmp	r3, #3
 8002388:	d11d      	bne.n	80023c6 <main+0x7e6>
      {
        printf("[Capture] SUCCESS! Photo #%d uploaded.\r\n", photo_counter);
 800238a:	4b3a      	ldr	r3, [pc, #232]	@ (8002474 <main+0x894>)
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	4619      	mov	r1, r3
 8002390:	4843      	ldr	r0, [pc, #268]	@ (80024a0 <main+0x8c0>)
 8002392:	f009 fba3 	bl	800badc <iprintf>
        photo_counter++;                                   // Increment untuk foto berikutnya
 8002396:	4b37      	ldr	r3, [pc, #220]	@ (8002474 <main+0x894>)
 8002398:	881b      	ldrh	r3, [r3, #0]
 800239a:	3301      	adds	r3, #1
 800239c:	b29a      	uxth	r2, r3
 800239e:	4b35      	ldr	r3, [pc, #212]	@ (8002474 <main+0x894>)
 80023a0:	801a      	strh	r2, [r3, #0]
        capture_retry_count = 0;                           // Reset retry counter untuk foto berikutnya
 80023a2:	4b33      	ldr	r3, [pc, #204]	@ (8002470 <main+0x890>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]
        keadaan_robot = state_selanjutnya_setelah_capture; // Lanjut ke state navigasi berikutnya
 80023a8:	4b38      	ldr	r3, [pc, #224]	@ (800248c <main+0x8ac>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	4b2b      	ldr	r3, [pc, #172]	@ (800245c <main+0x87c>)
 80023b0:	701a      	strb	r2, [r3, #0]
        waktu_terakhir_gerak = HAL_GetTick();
 80023b2:	f003 fecf 	bl	8006154 <HAL_GetTick>
 80023b6:	4603      	mov	r3, r0
 80023b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002468 <main+0x888>)
 80023ba:	6013      	str	r3, [r2, #0]
        sedang_bergerak = false;
 80023bc:	4b2b      	ldr	r3, [pc, #172]	@ (800246c <main+0x88c>)
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
      else
      {
        // Masih BUSY atau IDLE, tunggu saja.
        HAL_Delay(200); // Poll setiap 200ms
      }
      break;
 80023c2:	f001 b94a 	b.w	800365a <main+0x1a7a>
      else if (capture_status == VISION_STATUS_ERROR)
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d16d      	bne.n	80024a8 <main+0x8c8>
        printf("[Capture] ERROR! ESP32-CAM melaporkan kegagalan.\r\n");
 80023cc:	4835      	ldr	r0, [pc, #212]	@ (80024a4 <main+0x8c4>)
 80023ce:	f009 fbed 	bl	800bbac <puts>
        Vision_Print_Error_Code(); // Baca dan tampilkan error code detail
 80023d2:	f003 fd8d 	bl	8005ef0 <Vision_Print_Error_Code>
        capture_retry_count++;
 80023d6:	4b26      	ldr	r3, [pc, #152]	@ (8002470 <main+0x890>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	3301      	adds	r3, #1
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	4b24      	ldr	r3, [pc, #144]	@ (8002470 <main+0x890>)
 80023e0:	701a      	strb	r2, [r3, #0]
        if (capture_retry_count >= MAX_CAPTURE_RETRIES)
 80023e2:	4b23      	ldr	r3, [pc, #140]	@ (8002470 <main+0x890>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2203      	movs	r2, #3
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d31f      	bcc.n	800242c <main+0x84c>
          printf("[Capture] FAILED after %d retries. Skipping photo #%d.\r\n",
 80023ec:	2303      	movs	r3, #3
 80023ee:	4619      	mov	r1, r3
 80023f0:	4b20      	ldr	r3, [pc, #128]	@ (8002474 <main+0x894>)
 80023f2:	881b      	ldrh	r3, [r3, #0]
 80023f4:	461a      	mov	r2, r3
 80023f6:	4824      	ldr	r0, [pc, #144]	@ (8002488 <main+0x8a8>)
 80023f8:	f009 fb70 	bl	800badc <iprintf>
          photo_counter++;         // Skip setelah max retries
 80023fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <main+0x894>)
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	3301      	adds	r3, #1
 8002402:	b29a      	uxth	r2, r3
 8002404:	4b1b      	ldr	r3, [pc, #108]	@ (8002474 <main+0x894>)
 8002406:	801a      	strh	r2, [r3, #0]
          capture_retry_count = 0; // Reset retry counter
 8002408:	4b19      	ldr	r3, [pc, #100]	@ (8002470 <main+0x890>)
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
          keadaan_robot = state_selanjutnya_setelah_capture;
 800240e:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <main+0x8ac>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	b2da      	uxtb	r2, r3
 8002414:	4b11      	ldr	r3, [pc, #68]	@ (800245c <main+0x87c>)
 8002416:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 8002418:	f003 fe9c 	bl	8006154 <HAL_GetTick>
 800241c:	4603      	mov	r3, r0
 800241e:	4a12      	ldr	r2, [pc, #72]	@ (8002468 <main+0x888>)
 8002420:	6013      	str	r3, [r2, #0]
          sedang_bergerak = false;
 8002422:	4b12      	ldr	r3, [pc, #72]	@ (800246c <main+0x88c>)
 8002424:	2200      	movs	r2, #0
 8002426:	701a      	strb	r2, [r3, #0]
      break;
 8002428:	f001 b917 	b.w	800365a <main+0x1a7a>
          printf("[Capture] Retrying capture... (%d/%d)\r\n",
 800242c:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <main+0x890>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2203      	movs	r2, #3
 8002432:	4619      	mov	r1, r3
 8002434:	4819      	ldr	r0, [pc, #100]	@ (800249c <main+0x8bc>)
 8002436:	f009 fb51 	bl	800badc <iprintf>
          HAL_Delay(1000);                       // Tunggu 1 detik sebelum retry
 800243a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800243e:	f003 fe95 	bl	800616c <HAL_Delay>
          keadaan_robot = STATE_TRIGGER_CAPTURE; // Retry dari awal
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <main+0x87c>)
 8002444:	2202      	movs	r2, #2
 8002446:	701a      	strb	r2, [r3, #0]
      break;
 8002448:	f001 b907 	b.w	800365a <main+0x1a7a>
 800244c:	080100a8 	.word	0x080100a8
 8002450:	20000002 	.word	0x20000002
 8002454:	080100dc 	.word	0x080100dc
 8002458:	08010114 	.word	0x08010114
 800245c:	20000750 	.word	0x20000750
 8002460:	08010148 	.word	0x08010148
 8002464:	08010180 	.word	0x08010180
 8002468:	20000754 	.word	0x20000754
 800246c:	20000758 	.word	0x20000758
 8002470:	20000752 	.word	0x20000752
 8002474:	20000000 	.word	0x20000000
 8002478:	080101a4 	.word	0x080101a4
 800247c:	080101c8 	.word	0x080101c8
 8002480:	20000774 	.word	0x20000774
 8002484:	080101f0 	.word	0x080101f0
 8002488:	08010228 	.word	0x08010228
 800248c:	20000751 	.word	0x20000751
 8002490:	08010264 	.word	0x08010264
 8002494:	00015f90 	.word	0x00015f90
 8002498:	08010290 	.word	0x08010290
 800249c:	080102cc 	.word	0x080102cc
 80024a0:	080102f4 	.word	0x080102f4
 80024a4:	08010320 	.word	0x08010320
      else if (capture_status == VISION_ERR_COMM || capture_status == VISION_ERR_TIMEOUT)
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d002      	beq.n	80024b4 <main+0x8d4>
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	2b05      	cmp	r3, #5
 80024b2:	d10a      	bne.n	80024ca <main+0x8ea>
        printf("[Capture] Communication error with ESP32-CAM.\r\n");
 80024b4:	4894      	ldr	r0, [pc, #592]	@ (8002708 <main+0xb28>)
 80024b6:	f009 fb79 	bl	800bbac <puts>
        printf("[Recovery] Retrying status poll...\r\n");
 80024ba:	4894      	ldr	r0, [pc, #592]	@ (800270c <main+0xb2c>)
 80024bc:	f009 fb76 	bl	800bbac <puts>
        HAL_Delay(200); // Tunggu dan retry
 80024c0:	20c8      	movs	r0, #200	@ 0xc8
 80024c2:	f003 fe53 	bl	800616c <HAL_Delay>
      break;
 80024c6:	f001 b8c8 	b.w	800365a <main+0x1a7a>
        HAL_Delay(200); // Poll setiap 200ms
 80024ca:	20c8      	movs	r0, #200	@ 0xc8
 80024cc:	f003 fe4e 	bl	800616c <HAL_Delay>
      break;
 80024d0:	f001 b8c3 	b.w	800365a <main+0x1a7a>

      // ======================= LINTASAN 1 ======================================

    case STATE_LINTASAN_1_MAJU:
      // Cek kondisi transisi state: jika ada halangan di depan
      if (ada_halangan_depan)
 80024d4:	7efb      	ldrb	r3, [r7, #27]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d009      	beq.n	80024ee <main+0x90e>
      {
        Motor_Stop_All();
 80024da:	f002 f855 	bl	8004588 <Motor_Stop_All>
        printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 80024de:	488c      	ldr	r0, [pc, #560]	@ (8002710 <main+0xb30>)
 80024e0:	f009 fb64 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_1_MUNDUR_DARI_DEPAN;
 80024e4:	4b8b      	ldr	r3, [pc, #556]	@ (8002714 <main+0xb34>)
 80024e6:	2205      	movs	r2, #5
 80024e8:	701a      	strb	r2, [r3, #0]
        break;
 80024ea:	f001 b8b6 	b.w	800365a <main+0x1a7a>
      }

      // Logika gerak 2 detik jalan, 1 detik berhenti
      if (sedang_bergerak)
 80024ee:	4b8a      	ldr	r3, [pc, #552]	@ (8002718 <main+0xb38>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d01b      	beq.n	800252e <main+0x94e>
      {
        if (HAL_GetTick() - waktu_terakhir_gerak >= delay_jalan_ms)
 80024f6:	f003 fe2d 	bl	8006154 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	4b87      	ldr	r3, [pc, #540]	@ (800271c <main+0xb3c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002506:	d326      	bcc.n	8002556 <main+0x976>
        {
          Motor_Stop_All();
 8002508:	f002 f83e 	bl	8004588 <Motor_Stop_All>

          // Simpan state tujuan, lalu trigger capture
          state_selanjutnya_setelah_capture = keadaan_robot; // Kembali ke state ini setelah capture
 800250c:	4b81      	ldr	r3, [pc, #516]	@ (8002714 <main+0xb34>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b2da      	uxtb	r2, r3
 8002512:	4b83      	ldr	r3, [pc, #524]	@ (8002720 <main+0xb40>)
 8002514:	701a      	strb	r2, [r3, #0]
          keadaan_robot = STATE_TRIGGER_CAPTURE;
 8002516:	4b7f      	ldr	r3, [pc, #508]	@ (8002714 <main+0xb34>)
 8002518:	2202      	movs	r2, #2
 800251a:	701a      	strb	r2, [r3, #0]
          sedang_bergerak = false;
 800251c:	4b7e      	ldr	r3, [pc, #504]	@ (8002718 <main+0xb38>)
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 8002522:	f003 fe17 	bl	8006154 <HAL_GetTick>
 8002526:	4603      	mov	r3, r0
 8002528:	4a7c      	ldr	r2, [pc, #496]	@ (800271c <main+0xb3c>)
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	e013      	b.n	8002556 <main+0x976>
        }
      }
      else
      {
        if (HAL_GetTick() - waktu_terakhir_gerak >= delay_berhenti_ms)
 800252e:	f003 fe11 	bl	8006154 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	4b79      	ldr	r3, [pc, #484]	@ (800271c <main+0xb3c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800253e:	d30a      	bcc.n	8002556 <main+0x976>
        {
          sedang_bergerak = true;
 8002540:	4b75      	ldr	r3, [pc, #468]	@ (8002718 <main+0xb38>)
 8002542:	2201      	movs	r2, #1
 8002544:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 8002546:	f003 fe05 	bl	8006154 <HAL_GetTick>
 800254a:	4603      	mov	r3, r0
 800254c:	4a73      	ldr	r2, [pc, #460]	@ (800271c <main+0xb3c>)
 800254e:	6013      	str	r3, [r2, #0]
          printf("Melanjutkan gerak maju...\r\n");
 8002550:	4874      	ldr	r0, [pc, #464]	@ (8002724 <main+0xb44>)
 8002552:	f009 fb2b 	bl	800bbac <puts>
        }
      } // Jika sedang dalam periode gerak, lakukan wall following
      if (sedang_bergerak)
 8002556:	4b70      	ldr	r3, [pc, #448]	@ (8002718 <main+0xb38>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f001 8072 	beq.w	8003644 <main+0x1a64>
      {
        // Kita asumsikan robot lurus dan hanya fokus pada gerak maju.
        // Motor_Forward(kecepatan_motor);

        if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan)
 8002560:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002564:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	dc08      	bgt.n	8002584 <main+0x9a4>
 8002572:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002576:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800257a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800257e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002582:	dd04      	ble.n	800258e <main+0x9ae>
        {
          Motor_Forward(kecepatan_motor);
 8002584:	2017      	movs	r0, #23
 8002586:	f002 fb97 	bl	8004cb8 <Motor_Forward>
          // Target tercapai, berhenti
          Motor_Stop_All();
          HAL_Delay(2000);
        }
      }
      break;
 800258a:	f001 b85b 	b.w	8003644 <main+0x1a64>
          Motor_Stop_All();
 800258e:	f001 fffb 	bl	8004588 <Motor_Stop_All>
          HAL_Delay(2000);
 8002592:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002596:	f003 fde9 	bl	800616c <HAL_Delay>
      break;
 800259a:	f001 b853 	b.w	8003644 <main+0x1a64>
      //            }
      //            break;

    case STATE_LINTASAN_1_MUNDUR_DARI_DEPAN:
      // Tujuan: Mundur sampai jarak tertentu
      if (sensor_a < jarak_stop_depan || sensor_b < jarak_stop_depan)
 800259e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80025a2:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80025a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ae:	d408      	bmi.n	80025c2 <main+0x9e2>
 80025b0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80025b4:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80025b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	d504      	bpl.n	80025cc <main+0x9ec>
      {
        // Masih terlalu dekat, lanjutkan mundur
        Motor_Reverse(kecepatan_motor);
 80025c2:	2017      	movs	r0, #23
 80025c4:	f002 fb97 	bl	8004cf6 <Motor_Reverse>
        keadaan_robot = STATE_LINTASAN_1_PUTAR_KIRI;
        waktu_mulai_putar_90 = HAL_GetTick(); // Mulai timer timeout untuk putaran

        HAL_Delay(1500);
      }
      break;
 80025c8:	f001 b847 	b.w	800365a <main+0x1a7a>
        Motor_Stop_All();
 80025cc:	f001 ffdc 	bl	8004588 <Motor_Stop_All>
        printf("STATE: Posisi mundur aman tercapai, lanjut putar kiri.\r\n");
 80025d0:	4855      	ldr	r0, [pc, #340]	@ (8002728 <main+0xb48>)
 80025d2:	f009 faeb 	bl	800bbac <puts>
        printf("Yaw angle di-reset ke 0.\r\n");
 80025d6:	4855      	ldr	r0, [pc, #340]	@ (800272c <main+0xb4c>)
 80025d8:	f009 fae8 	bl	800bbac <puts>
        yawAngle_deg = 0.0f;      // RESET YAW SEBELUM PINDAH STATE
 80025dc:	4b54      	ldr	r3, [pc, #336]	@ (8002730 <main+0xb50>)
 80025de:	f04f 0200 	mov.w	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
        lastTick = HAL_GetTick(); // RESET TIMING untuk mencegah dt yang besar
 80025e4:	f003 fdb6 	bl	8006154 <HAL_GetTick>
 80025e8:	4603      	mov	r3, r0
 80025ea:	4a52      	ldr	r2, [pc, #328]	@ (8002734 <main+0xb54>)
 80025ec:	6013      	str	r3, [r2, #0]
        keadaan_robot = STATE_LINTASAN_1_PUTAR_KIRI;
 80025ee:	4b49      	ldr	r3, [pc, #292]	@ (8002714 <main+0xb34>)
 80025f0:	2206      	movs	r2, #6
 80025f2:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_90 = HAL_GetTick(); // Mulai timer timeout untuk putaran
 80025f4:	f003 fdae 	bl	8006154 <HAL_GetTick>
 80025f8:	4603      	mov	r3, r0
 80025fa:	4a4f      	ldr	r2, [pc, #316]	@ (8002738 <main+0xb58>)
 80025fc:	6013      	str	r3, [r2, #0]
        HAL_Delay(1500);
 80025fe:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002602:	f003 fdb3 	bl	800616c <HAL_Delay>
      break;
 8002606:	f001 b828 	b.w	800365a <main+0x1a7a>
      //
      //            }
      //            break;

      // Timeout protection - maksimal 10 detik untuk putar 180
      if (HAL_GetTick() - waktu_mulai_putar_90 > 10000)
 800260a:	f003 fda3 	bl	8006154 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	4b49      	ldr	r3, [pc, #292]	@ (8002738 <main+0xb58>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	f242 7210 	movw	r2, #10000	@ 0x2710
 800261a:	4293      	cmp	r3, r2
 800261c:	d914      	bls.n	8002648 <main+0xa68>
      {
        Motor_Stop_All();
 800261e:	f001 ffb3 	bl	8004588 <Motor_Stop_All>
        printf("STATE L1: Timeout putar 90 (5 detik), paksa lanjut!\r\n");
 8002622:	4846      	ldr	r0, [pc, #280]	@ (800273c <main+0xb5c>)
 8002624:	f009 fac2 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_1_KOREKSI_LURUS;
 8002628:	4b3a      	ldr	r3, [pc, #232]	@ (8002714 <main+0xb34>)
 800262a:	2207      	movs	r2, #7
 800262c:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 800262e:	f003 fd91 	bl	8006154 <HAL_GetTick>
 8002632:	4603      	mov	r3, r0
 8002634:	4a42      	ldr	r2, [pc, #264]	@ (8002740 <main+0xb60>)
 8002636:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 8002638:	4b42      	ldr	r3, [pc, #264]	@ (8002744 <main+0xb64>)
 800263a:	2200      	movs	r2, #0
 800263c:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_90 = 0;
 800263e:	4b3e      	ldr	r3, [pc, #248]	@ (8002738 <main+0xb58>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
        break;
 8002644:	f001 b809 	b.w	800365a <main+0x1a7a>
      }

      // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
      if (yawAngle_deg > 90.0f)
 8002648:	4b39      	ldr	r3, [pc, #228]	@ (8002730 <main+0xb50>)
 800264a:	edd3 7a00 	vldr	s15, [r3]
 800264e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002748 <main+0xb68>
 8002652:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800265a:	dd22      	ble.n	80026a2 <main+0xac2>
      {
        // Sudah putar 90 (meskipun belum tentu lurus)
        Motor_Stop_All();
 800265c:	f001 ff94 	bl	8004588 <Motor_Stop_All>
        printf("STATE L1: Putaran 90 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002660:	4b33      	ldr	r3, [pc, #204]	@ (8002730 <main+0xb50>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7fd ff6f 	bl	8000548 <__aeabi_f2d>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4837      	ldr	r0, [pc, #220]	@ (800274c <main+0xb6c>)
 8002670:	f009 fa34 	bl	800badc <iprintf>
        HAL_Delay(500);
 8002674:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002678:	f003 fd78 	bl	800616c <HAL_Delay>

        // Transisi ke koreksi lurus dengan sensor belakang
        printf("STATE L1: Masuk koreksi lurus dengan sensor belakang.\r\n");
 800267c:	4834      	ldr	r0, [pc, #208]	@ (8002750 <main+0xb70>)
 800267e:	f009 fa95 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_1_KOREKSI_LURUS;
 8002682:	4b24      	ldr	r3, [pc, #144]	@ (8002714 <main+0xb34>)
 8002684:	2207      	movs	r2, #7
 8002686:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 8002688:	f003 fd64 	bl	8006154 <HAL_GetTick>
 800268c:	4603      	mov	r3, r0
 800268e:	4a2c      	ldr	r2, [pc, #176]	@ (8002740 <main+0xb60>)
 8002690:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 8002692:	4b2c      	ldr	r3, [pc, #176]	@ (8002744 <main+0xb64>)
 8002694:	2200      	movs	r2, #0
 8002696:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_90 = 0;
 8002698:	4b27      	ldr	r3, [pc, #156]	@ (8002738 <main+0xb58>)
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
        {
          printf("Putar Yaw=%.1f \r\n", yawAngle_deg);
          last_debug_print = HAL_GetTick();
        }
      }
      break;
 800269e:	f000 bfd3 	b.w	8003648 <main+0x1a68>
        Motor_Rotate_Left(30);
 80026a2:	201e      	movs	r0, #30
 80026a4:	f002 fb49 	bl	8004d3a <Motor_Rotate_Left>
        if (HAL_GetTick() - last_debug_print > 500)
 80026a8:	f003 fd54 	bl	8006154 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	4b29      	ldr	r3, [pc, #164]	@ (8002754 <main+0xb74>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80026b8:	f240 87c6 	bls.w	8003648 <main+0x1a68>
          printf("Putar Yaw=%.1f \r\n", yawAngle_deg);
 80026bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002730 <main+0xb50>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fd ff41 	bl	8000548 <__aeabi_f2d>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4823      	ldr	r0, [pc, #140]	@ (8002758 <main+0xb78>)
 80026cc:	f009 fa06 	bl	800badc <iprintf>
          last_debug_print = HAL_GetTick();
 80026d0:	f003 fd40 	bl	8006154 <HAL_GetTick>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002754 <main+0xb74>)
 80026d8:	6013      	str	r3, [r2, #0]
      break;
 80026da:	f000 bfb5 	b.w	8003648 <main+0x1a68>

    case STATE_LINTASAN_1_KOREKSI_LURUS:
      // Timeout check - maksimal 5 detik untuk koreksi
      if (HAL_GetTick() - waktu_mulai_koreksi > 5000)
 80026de:	f003 fd39 	bl	8006154 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <main+0xb60>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d938      	bls.n	8002764 <main+0xb84>
      {
        Motor_Stop_All();
 80026f2:	f001 ff49 	bl	8004588 <Motor_Stop_All>
        printf("STATE: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 80026f6:	4819      	ldr	r0, [pc, #100]	@ (800275c <main+0xb7c>)
 80026f8:	f009 fa58 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 80026fc:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <main+0xb34>)
 80026fe:	2208      	movs	r2, #8
 8002700:	701a      	strb	r2, [r3, #0]
        break;
 8002702:	f000 bfaa 	b.w	800365a <main+0x1a7a>
 8002706:	bf00      	nop
 8002708:	08010354 	.word	0x08010354
 800270c:	08010384 	.word	0x08010384
 8002710:	080103a8 	.word	0x080103a8
 8002714:	20000750 	.word	0x20000750
 8002718:	20000758 	.word	0x20000758
 800271c:	20000754 	.word	0x20000754
 8002720:	20000751 	.word	0x20000751
 8002724:	080103e0 	.word	0x080103e0
 8002728:	080103fc 	.word	0x080103fc
 800272c:	08010434 	.word	0x08010434
 8002730:	200007d0 	.word	0x200007d0
 8002734:	200007d4 	.word	0x200007d4
 8002738:	20000768 	.word	0x20000768
 800273c:	08010450 	.word	0x08010450
 8002740:	2000075c 	.word	0x2000075c
 8002744:	20000760 	.word	0x20000760
 8002748:	42b40000 	.word	0x42b40000
 800274c:	08010488 	.word	0x08010488
 8002750:	080104bc 	.word	0x080104bc
 8002754:	200007e0 	.word	0x200007e0
 8002758:	080104f4 	.word	0x080104f4
 800275c:	08010508 	.word	0x08010508
 8002760:	42480000 	.word	0x42480000
      }

      // Validasi: Pastikan sensor samping kanan (G & H) mendeteksi dinding
      if ((sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50))
 8002764:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002768:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800276c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002770:	f340 80bb 	ble.w	80028ea <main+0xd0a>
 8002774:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002778:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8002760 <main+0xb80>
 800277c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002784:	f140 80b1 	bpl.w	80028ea <main+0xd0a>
 8002788:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800278c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002794:	f340 80a9 	ble.w	80028ea <main+0xd0a>
 8002798:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800279c:	ed1f 7a10 	vldr	s14, [pc, #-64]	@ 8002760 <main+0xb80>
 80027a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a8:	f140 809f 	bpl.w	80028ea <main+0xd0a>
      {

        float selisih_samping = fabs(sensor_h - sensor_g);
 80027ac:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80027b0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80027b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b8:	eef0 7ae7 	vabs.f32	s15, s15
 80027bc:	edc7 7a02 	vstr	s15, [r7, #8]

        if (selisih_samping > 0.5f)
 80027c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80027c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80027c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d0:	dd53      	ble.n	800287a <main+0xc9a>
        {
          // Robot belum lurus, perlu koreksi
          counter_koreksi_stabil = 0; // Reset counter stabilitas
 80027d2:	4bb9      	ldr	r3, [pc, #740]	@ (8002ab8 <main+0xed8>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]

          if (sensor_h > sensor_g)
 80027d8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80027dc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80027e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e8:	dd23      	ble.n	8002832 <main+0xc52>
          {
            // Kondisi: Bagian DEPAN robot lebih jauh dari dinding kanan
            // Artinya: Ekor robot lebih dekat ke dinding (robot miring ke kiri)
            // Solusi: Putar KANAN untuk meluruskan
            printf("Koreksi: Putar kanan | H:%.1f > G:%.1f | Diff:%.1f\r\n",
 80027ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80027ec:	f7fd feac 	bl	8000548 <__aeabi_f2d>
 80027f0:	4680      	mov	r8, r0
 80027f2:	4689      	mov	r9, r1
 80027f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80027f6:	f7fd fea7 	bl	8000548 <__aeabi_f2d>
 80027fa:	4604      	mov	r4, r0
 80027fc:	460d      	mov	r5, r1
 80027fe:	68b8      	ldr	r0, [r7, #8]
 8002800:	f7fd fea2 	bl	8000548 <__aeabi_f2d>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800280c:	e9cd 4500 	strd	r4, r5, [sp]
 8002810:	4642      	mov	r2, r8
 8002812:	464b      	mov	r3, r9
 8002814:	48a9      	ldr	r0, [pc, #676]	@ (8002abc <main+0xedc>)
 8002816:	f009 f961 	bl	800badc <iprintf>
                   sensor_h, sensor_g, selisih_samping);
            Motor_Rotate_Right(25);
 800281a:	2019      	movs	r0, #25
 800281c:	f002 fab9 	bl	8004d92 <Motor_Rotate_Right>
            HAL_Delay(100);
 8002820:	2064      	movs	r0, #100	@ 0x64
 8002822:	f003 fca3 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 8002826:	f001 feaf 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 800282a:	2032      	movs	r0, #50	@ 0x32
 800282c:	f003 fc9e 	bl	800616c <HAL_Delay>
      {
 8002830:	e076      	b.n	8002920 <main+0xd40>
          else
          {
            // Kondisi: Bagian BELAKANG robot lebih jauh dari dinding kanan
            // Artinya: Kepala robot lebih dekat ke dinding (robot miring ke kanan)
            // Solusi: Putar KIRI untuk meluruskan
            printf("Koreksi: Putar kiri | G:%.1f > H:%.1f | Diff:%.1f\r\n",
 8002832:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002834:	f7fd fe88 	bl	8000548 <__aeabi_f2d>
 8002838:	4680      	mov	r8, r0
 800283a:	4689      	mov	r9, r1
 800283c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800283e:	f7fd fe83 	bl	8000548 <__aeabi_f2d>
 8002842:	4604      	mov	r4, r0
 8002844:	460d      	mov	r5, r1
 8002846:	68b8      	ldr	r0, [r7, #8]
 8002848:	f7fd fe7e 	bl	8000548 <__aeabi_f2d>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002854:	e9cd 4500 	strd	r4, r5, [sp]
 8002858:	4642      	mov	r2, r8
 800285a:	464b      	mov	r3, r9
 800285c:	4898      	ldr	r0, [pc, #608]	@ (8002ac0 <main+0xee0>)
 800285e:	f009 f93d 	bl	800badc <iprintf>
                   sensor_g, sensor_h, selisih_samping);
            Motor_Rotate_Left(25);
 8002862:	2019      	movs	r0, #25
 8002864:	f002 fa69 	bl	8004d3a <Motor_Rotate_Left>
            HAL_Delay(100);
 8002868:	2064      	movs	r0, #100	@ 0x64
 800286a:	f003 fc7f 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 800286e:	f001 fe8b 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 8002872:	2032      	movs	r0, #50	@ 0x32
 8002874:	f003 fc7a 	bl	800616c <HAL_Delay>
      {
 8002878:	e052      	b.n	8002920 <main+0xd40>
          }
        }
        else
        {
          // Robot sudah cukup lurus (selisih <= 0.5cm)
          counter_koreksi_stabil++;
 800287a:	4b8f      	ldr	r3, [pc, #572]	@ (8002ab8 <main+0xed8>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	3301      	adds	r3, #1
 8002880:	b2da      	uxtb	r2, r3
 8002882:	4b8d      	ldr	r3, [pc, #564]	@ (8002ab8 <main+0xed8>)
 8002884:	701a      	strb	r2, [r3, #0]
          printf("Lurus! H:%.1f G:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 8002886:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002888:	f7fd fe5e 	bl	8000548 <__aeabi_f2d>
 800288c:	4680      	mov	r8, r0
 800288e:	4689      	mov	r9, r1
 8002890:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002892:	f7fd fe59 	bl	8000548 <__aeabi_f2d>
 8002896:	4604      	mov	r4, r0
 8002898:	460d      	mov	r5, r1
 800289a:	68b8      	ldr	r0, [r7, #8]
 800289c:	f7fd fe54 	bl	8000548 <__aeabi_f2d>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	4984      	ldr	r1, [pc, #528]	@ (8002ab8 <main+0xed8>)
 80028a6:	7809      	ldrb	r1, [r1, #0]
 80028a8:	9104      	str	r1, [sp, #16]
 80028aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80028ae:	e9cd 4500 	strd	r4, r5, [sp]
 80028b2:	4642      	mov	r2, r8
 80028b4:	464b      	mov	r3, r9
 80028b6:	4883      	ldr	r0, [pc, #524]	@ (8002ac4 <main+0xee4>)
 80028b8:	f009 f910 	bl	800badc <iprintf>
                 sensor_h, sensor_g, selisih_samping, counter_koreksi_stabil);

          if (counter_koreksi_stabil >= 3)
 80028bc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ab8 <main+0xed8>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d90c      	bls.n	80028de <main+0xcfe>
          {
            // Validasi: Sudah lurus 3x pembacaan berturut-turut
            Motor_Stop_All();
 80028c4:	f001 fe60 	bl	8004588 <Motor_Stop_All>
            printf("STATE: Koreksi lurus SELESAI! Lanjut manuver belakang.\r\n");
 80028c8:	487f      	ldr	r0, [pc, #508]	@ (8002ac8 <main+0xee8>)
 80028ca:	f009 f96f 	bl	800bbac <puts>
            HAL_Delay(1000);
 80028ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80028d2:	f003 fc4b 	bl	800616c <HAL_Delay>
            keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 80028d6:	4b7d      	ldr	r3, [pc, #500]	@ (8002acc <main+0xeec>)
 80028d8:	2208      	movs	r2, #8
 80028da:	701a      	strb	r2, [r3, #0]
      {
 80028dc:	e020      	b.n	8002920 <main+0xd40>
          }
          else
          {
            // Tunggu pembacaan sensor berikutnya untuk validasi
            Motor_Stop_All();
 80028de:	f001 fe53 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(100);
 80028e2:	2064      	movs	r0, #100	@ 0x64
 80028e4:	f003 fc42 	bl	800616c <HAL_Delay>
      {
 80028e8:	e01a      	b.n	8002920 <main+0xd40>
        }
      }
      else
      {
        // Sensor samping kanan tidak mendeteksi dinding (nilai 0 atau > 50cm)
        printf("Warning: Dinding samping kanan tidak terdeteksi (G:%.1f H:%.1f)\r\n",
 80028ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028ec:	f7fd fe2c 	bl	8000548 <__aeabi_f2d>
 80028f0:	4604      	mov	r4, r0
 80028f2:	460d      	mov	r5, r1
 80028f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80028f6:	f7fd fe27 	bl	8000548 <__aeabi_f2d>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	e9cd 2300 	strd	r2, r3, [sp]
 8002902:	4622      	mov	r2, r4
 8002904:	462b      	mov	r3, r5
 8002906:	4872      	ldr	r0, [pc, #456]	@ (8002ad0 <main+0xef0>)
 8002908:	f009 f8e8 	bl	800badc <iprintf>
               sensor_g, sensor_h);
        printf("STATE: Skip koreksi, langsung ke manuver belakang.\r\n");
 800290c:	4871      	ldr	r0, [pc, #452]	@ (8002ad4 <main+0xef4>)
 800290e:	f009 f94d 	bl	800bbac <puts>
        Motor_Stop_All();
 8002912:	f001 fe39 	bl	8004588 <Motor_Stop_All>
        keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 8002916:	4b6d      	ldr	r3, [pc, #436]	@ (8002acc <main+0xeec>)
 8002918:	2208      	movs	r2, #8
 800291a:	701a      	strb	r2, [r3, #0]
      }
      break;
 800291c:	f000 be9d 	b.w	800365a <main+0x1a7a>
 8002920:	f000 be9b 	b.w	800365a <main+0x1a7a>

    case STATE_LINTASAN_1_MANUVER_BELAKANG:
      // Tujuan: Mundur pelan sampai jarak belakang < batas_jarak_belakang (5cm)
      if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang)
 8002924:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002928:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800292c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002934:	dd0d      	ble.n	8002952 <main+0xd72>
 8002936:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800293a:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800293e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002946:	dd04      	ble.n	8002952 <main+0xd72>
      {
        // Masih jauh, lanjutkan mundur pelan
        Motor_Reverse(kecepatan_motor);
 8002948:	2017      	movs	r0, #23
 800294a:	f002 f9d4 	bl	8004cf6 <Motor_Reverse>

        // Simpan state tujuan, lalu trigger capture
        state_selanjutnya_setelah_capture = STATE_LINTASAN_1_MAJU_DARI_BELAKANG;
        keadaan_robot = STATE_TRIGGER_CAPTURE;
      }
      break;
 800294e:	f000 be84 	b.w	800365a <main+0x1a7a>
        Motor_Stop_All();
 8002952:	f001 fe19 	bl	8004588 <Motor_Stop_All>
        printf("Mentok belakang tercapai. Capture #2 (Belakang)!\r\n");
 8002956:	4860      	ldr	r0, [pc, #384]	@ (8002ad8 <main+0xef8>)
 8002958:	f009 f928 	bl	800bbac <puts>
        state_selanjutnya_setelah_capture = STATE_LINTASAN_1_MAJU_DARI_BELAKANG;
 800295c:	4b5f      	ldr	r3, [pc, #380]	@ (8002adc <main+0xefc>)
 800295e:	2209      	movs	r2, #9
 8002960:	701a      	strb	r2, [r3, #0]
        keadaan_robot = STATE_TRIGGER_CAPTURE;
 8002962:	4b5a      	ldr	r3, [pc, #360]	@ (8002acc <main+0xeec>)
 8002964:	2202      	movs	r2, #2
 8002966:	701a      	strb	r2, [r3, #0]
      break;
 8002968:	f000 be77 	b.w	800365a <main+0x1a7a>

    case STATE_LINTASAN_1_MAJU_DARI_BELAKANG:
      // Tujuan: Maju sampai sensor belakang (e dan f) membaca jarak > jarak_stop_belakang (30cm)
      if (sensor_e < jarak_stop_belakang || sensor_f < jarak_stop_belakang)
 800296c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002970:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002974:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800297c:	d408      	bmi.n	8002990 <main+0xdb0>
 800297e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002982:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800298a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298e:	d504      	bpl.n	800299a <main+0xdba>
      {
        // Masih terlalu dekat dengan dinding belakang, lanjutkan maju
        Motor_Forward(kecepatan_motor);
 8002990:	2017      	movs	r0, #23
 8002992:	f002 f991 	bl	8004cb8 <Motor_Forward>
        state_selanjutnya_setelah_capture = STATE_LINTASAN_2_MAJU;
        keadaan_robot = STATE_TRIGGER_CAPTURE;
        waktu_terakhir_gerak = HAL_GetTick();
        sedang_bergerak = true;
      }
      break;
 8002996:	f000 be60 	b.w	800365a <main+0x1a7a>
        Motor_Stop_All();
 800299a:	f001 fdf5 	bl	8004588 <Motor_Stop_All>
        state_selanjutnya_setelah_capture = STATE_LINTASAN_2_MAJU;
 800299e:	4b4f      	ldr	r3, [pc, #316]	@ (8002adc <main+0xefc>)
 80029a0:	220a      	movs	r2, #10
 80029a2:	701a      	strb	r2, [r3, #0]
        keadaan_robot = STATE_TRIGGER_CAPTURE;
 80029a4:	4b49      	ldr	r3, [pc, #292]	@ (8002acc <main+0xeec>)
 80029a6:	2202      	movs	r2, #2
 80029a8:	701a      	strb	r2, [r3, #0]
        waktu_terakhir_gerak = HAL_GetTick();
 80029aa:	f003 fbd3 	bl	8006154 <HAL_GetTick>
 80029ae:	4603      	mov	r3, r0
 80029b0:	4a4b      	ldr	r2, [pc, #300]	@ (8002ae0 <main+0xf00>)
 80029b2:	6013      	str	r3, [r2, #0]
        sedang_bergerak = true;
 80029b4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae4 <main+0xf04>)
 80029b6:	2201      	movs	r2, #1
 80029b8:	701a      	strb	r2, [r3, #0]
      break;
 80029ba:	f000 be4e 	b.w	800365a <main+0x1a7a>

    case STATE_LINTASAN_2_MAJU:
      // Cek kondisi transisi state: jika ada halangan di depan
      if (ada_halangan_depan)
 80029be:	7efb      	ldrb	r3, [r7, #27]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d009      	beq.n	80029d8 <main+0xdf8>
      {
        Motor_Stop_All();
 80029c4:	f001 fde0 	bl	8004588 <Motor_Stop_All>
        printf("STATE L2: Halangan depan terdeteksi. Mundur sedikit.\r\n");
 80029c8:	4847      	ldr	r0, [pc, #284]	@ (8002ae8 <main+0xf08>)
 80029ca:	f009 f8ef 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_2_MUNDUR_SEBENTAR;
 80029ce:	4b3f      	ldr	r3, [pc, #252]	@ (8002acc <main+0xeec>)
 80029d0:	220b      	movs	r2, #11
 80029d2:	701a      	strb	r2, [r3, #0]
        break;
 80029d4:	f000 be41 	b.w	800365a <main+0x1a7a>
      }

      // Logika gerak 2 detik jalan, 1 detik berhenti
      if (sedang_bergerak)
 80029d8:	4b42      	ldr	r3, [pc, #264]	@ (8002ae4 <main+0xf04>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d01b      	beq.n	8002a18 <main+0xe38>
      {
        if (HAL_GetTick() - waktu_terakhir_gerak >= delay_jalan_ms)
 80029e0:	f003 fbb8 	bl	8006154 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ae0 <main+0xf00>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029f0:	d326      	bcc.n	8002a40 <main+0xe60>
        {
          Motor_Stop_All();
 80029f2:	f001 fdc9 	bl	8004588 <Motor_Stop_All>

          // Simpan state tujuan, lalu trigger capture
          state_selanjutnya_setelah_capture = keadaan_robot; // Kembali ke state ini setelah capture
 80029f6:	4b35      	ldr	r3, [pc, #212]	@ (8002acc <main+0xeec>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	4b37      	ldr	r3, [pc, #220]	@ (8002adc <main+0xefc>)
 80029fe:	701a      	strb	r2, [r3, #0]
          keadaan_robot = STATE_TRIGGER_CAPTURE;
 8002a00:	4b32      	ldr	r3, [pc, #200]	@ (8002acc <main+0xeec>)
 8002a02:	2202      	movs	r2, #2
 8002a04:	701a      	strb	r2, [r3, #0]
          sedang_bergerak = false;
 8002a06:	4b37      	ldr	r3, [pc, #220]	@ (8002ae4 <main+0xf04>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 8002a0c:	f003 fba2 	bl	8006154 <HAL_GetTick>
 8002a10:	4603      	mov	r3, r0
 8002a12:	4a33      	ldr	r2, [pc, #204]	@ (8002ae0 <main+0xf00>)
 8002a14:	6013      	str	r3, [r2, #0]
 8002a16:	e013      	b.n	8002a40 <main+0xe60>
        }
      }
      else
      {
        if (HAL_GetTick() - waktu_terakhir_gerak >= delay_berhenti_ms)
 8002a18:	f003 fb9c 	bl	8006154 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b30      	ldr	r3, [pc, #192]	@ (8002ae0 <main+0xf00>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a28:	d30a      	bcc.n	8002a40 <main+0xe60>
        {
          sedang_bergerak = true;
 8002a2a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae4 <main+0xf04>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	701a      	strb	r2, [r3, #0]
          waktu_terakhir_gerak = HAL_GetTick();
 8002a30:	f003 fb90 	bl	8006154 <HAL_GetTick>
 8002a34:	4603      	mov	r3, r0
 8002a36:	4a2a      	ldr	r2, [pc, #168]	@ (8002ae0 <main+0xf00>)
 8002a38:	6013      	str	r3, [r2, #0]
          printf("Melanjutkan gerak maju (L2)...\r\n");
 8002a3a:	482c      	ldr	r0, [pc, #176]	@ (8002aec <main+0xf0c>)
 8002a3c:	f009 f8b6 	bl	800bbac <puts>
        }
      }

      // Jika sedang dalam periode gerak, lakukan wall following
      if (sedang_bergerak)
 8002a40:	4b28      	ldr	r3, [pc, #160]	@ (8002ae4 <main+0xf04>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8601 	beq.w	800364c <main+0x1a6c>
      {
        if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan)
 8002a4a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002a4e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002a52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5a:	dc08      	bgt.n	8002a6e <main+0xe8e>
 8002a5c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002a60:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a6c:	dd04      	ble.n	8002a78 <main+0xe98>
        {
          Motor_Forward(kecepatan_motor);
 8002a6e:	2017      	movs	r0, #23
 8002a70:	f002 f922 	bl	8004cb8 <Motor_Forward>
          // Target tercapai, berhenti
          Motor_Stop_All();
          HAL_Delay(2000);
        }
      }
      break;
 8002a74:	f000 bdea 	b.w	800364c <main+0x1a6c>
          Motor_Stop_All();
 8002a78:	f001 fd86 	bl	8004588 <Motor_Stop_All>
          HAL_Delay(2000);
 8002a7c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002a80:	f003 fb74 	bl	800616c <HAL_Delay>
      break;
 8002a84:	f000 bde2 	b.w	800364c <main+0x1a6c>

    case STATE_LINTASAN_2_MUNDUR_SEBENTAR:
      // Mundur hingga jarak depan > 20cm
      if (sensor_a < jarak_stop_depan || sensor_b < jarak_stop_depan)
 8002a88:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002a8c:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a98:	d408      	bmi.n	8002aac <main+0xecc>
 8002a9a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002a9e:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002aa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aaa:	d521      	bpl.n	8002af0 <main+0xf10>
      {
        Motor_Reverse(kecepatan_motor);
 8002aac:	2017      	movs	r0, #23
 8002aae:	f002 f922 	bl	8004cf6 <Motor_Reverse>
        // FLAG-S minimum track
        keadaan_robot = STATE_ERROR;
        // keadaan_robot = STATE_LINTASAN_2_PUTAR_BALIK;
        waktu_mulai_putar_180 = HAL_GetTick(); // Mulai timer untuk timeout+
      }
      break;
 8002ab2:	f000 bdd2 	b.w	800365a <main+0x1a7a>
 8002ab6:	bf00      	nop
 8002ab8:	20000760 	.word	0x20000760
 8002abc:	08010540 	.word	0x08010540
 8002ac0:	08010578 	.word	0x08010578
 8002ac4:	080105ac 	.word	0x080105ac
 8002ac8:	080105e0 	.word	0x080105e0
 8002acc:	20000750 	.word	0x20000750
 8002ad0:	08010618 	.word	0x08010618
 8002ad4:	0801065c 	.word	0x0801065c
 8002ad8:	08010690 	.word	0x08010690
 8002adc:	20000751 	.word	0x20000751
 8002ae0:	20000754 	.word	0x20000754
 8002ae4:	20000758 	.word	0x20000758
 8002ae8:	080106c4 	.word	0x080106c4
 8002aec:	080106fc 	.word	0x080106fc
        Motor_Stop_All();
 8002af0:	f001 fd4a 	bl	8004588 <Motor_Stop_All>
        printf("STATE L2: Posisi mundur aman, siap putar 180.\r\n");
 8002af4:	48c5      	ldr	r0, [pc, #788]	@ (8002e0c <main+0x122c>)
 8002af6:	f009 f859 	bl	800bbac <puts>
        printf("Yaw angle di-reset ke 0.\r\n");
 8002afa:	48c5      	ldr	r0, [pc, #788]	@ (8002e10 <main+0x1230>)
 8002afc:	f009 f856 	bl	800bbac <puts>
        yawAngle_deg = 0.0f;
 8002b00:	4bc4      	ldr	r3, [pc, #784]	@ (8002e14 <main+0x1234>)
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
        lastTick = HAL_GetTick(); // RESET TIMING untuk mencegah dt yang besar
 8002b08:	f003 fb24 	bl	8006154 <HAL_GetTick>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	4ac2      	ldr	r2, [pc, #776]	@ (8002e18 <main+0x1238>)
 8002b10:	6013      	str	r3, [r2, #0]
        keadaan_robot = STATE_ERROR;
 8002b12:	4bc2      	ldr	r3, [pc, #776]	@ (8002e1c <main+0x123c>)
 8002b14:	2217      	movs	r2, #23
 8002b16:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_180 = HAL_GetTick(); // Mulai timer untuk timeout+
 8002b18:	f003 fb1c 	bl	8006154 <HAL_GetTick>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	4ac0      	ldr	r2, [pc, #768]	@ (8002e20 <main+0x1240>)
 8002b20:	6013      	str	r3, [r2, #0]
      break;
 8002b22:	f000 bd9a 	b.w	800365a <main+0x1a7a>

    case STATE_LINTASAN_2_PUTAR_BALIK:
      // Timeout protection - maksimal 10 detik untuk putar 180
      if (HAL_GetTick() - waktu_mulai_putar_180 > 10000)
 8002b26:	f003 fb15 	bl	8006154 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	4bbc      	ldr	r3, [pc, #752]	@ (8002e20 <main+0x1240>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d914      	bls.n	8002b64 <main+0xf84>
      {
        Motor_Stop_All();
 8002b3a:	f001 fd25 	bl	8004588 <Motor_Stop_All>
        printf("STATE L2: Timeout putar 180 (10 detik), paksa lanjut!\r\n");
 8002b3e:	48b9      	ldr	r0, [pc, #740]	@ (8002e24 <main+0x1244>)
 8002b40:	f009 f834 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 8002b44:	4bb5      	ldr	r3, [pc, #724]	@ (8002e1c <main+0x123c>)
 8002b46:	220e      	movs	r2, #14
 8002b48:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 8002b4a:	f003 fb03 	bl	8006154 <HAL_GetTick>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	4ab5      	ldr	r2, [pc, #724]	@ (8002e28 <main+0x1248>)
 8002b52:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 8002b54:	4bb5      	ldr	r3, [pc, #724]	@ (8002e2c <main+0x124c>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_180 = 0;
 8002b5a:	4bb1      	ldr	r3, [pc, #708]	@ (8002e20 <main+0x1240>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
        break;
 8002b60:	f000 bd7b 	b.w	800365a <main+0x1a7a>
      }

      // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
      if (yawAngle_deg < -180.0f)
 8002b64:	4bab      	ldr	r3, [pc, #684]	@ (8002e14 <main+0x1234>)
 8002b66:	edd3 7a00 	vldr	s15, [r3]
 8002b6a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8002e30 <main+0x1250>
 8002b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b76:	d522      	bpl.n	8002bbe <main+0xfde>
      {
        // Sudah putar 180 (meskipun belum tentu lurus)
        Motor_Stop_All();
 8002b78:	f001 fd06 	bl	8004588 <Motor_Stop_All>
        printf("STATE L2: Putaran 180 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002b7c:	4ba5      	ldr	r3, [pc, #660]	@ (8002e14 <main+0x1234>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fd fce1 	bl	8000548 <__aeabi_f2d>
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	48aa      	ldr	r0, [pc, #680]	@ (8002e34 <main+0x1254>)
 8002b8c:	f008 ffa6 	bl	800badc <iprintf>
        HAL_Delay(500);
 8002b90:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b94:	f003 faea 	bl	800616c <HAL_Delay>

        // Transisi ke koreksi lurus dengan sensor belakang
        printf("STATE L2: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8002b98:	48a7      	ldr	r0, [pc, #668]	@ (8002e38 <main+0x1258>)
 8002b9a:	f009 f807 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_2_MUNDUR_KOREKSI;
 8002b9e:	4b9f      	ldr	r3, [pc, #636]	@ (8002e1c <main+0x123c>)
 8002ba0:	220d      	movs	r2, #13
 8002ba2:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 8002ba4:	f003 fad6 	bl	8006154 <HAL_GetTick>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4a9f      	ldr	r2, [pc, #636]	@ (8002e28 <main+0x1248>)
 8002bac:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 8002bae:	4b9f      	ldr	r3, [pc, #636]	@ (8002e2c <main+0x124c>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_180 = 0;
 8002bb4:	4b9a      	ldr	r3, [pc, #616]	@ (8002e20 <main+0x1240>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	601a      	str	r2, [r3, #0]
        {
          printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
          last_debug_print = HAL_GetTick();
        }
      }
      break;
 8002bba:	f000 bd49 	b.w	8003650 <main+0x1a70>
        Motor_Rotate_Right(25);
 8002bbe:	2019      	movs	r0, #25
 8002bc0:	f002 f8e7 	bl	8004d92 <Motor_Rotate_Right>
        if (HAL_GetTick() - last_debug_print > 500)
 8002bc4:	f003 fac6 	bl	8006154 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	4b9c      	ldr	r3, [pc, #624]	@ (8002e3c <main+0x125c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002bd4:	f240 853c 	bls.w	8003650 <main+0x1a70>
          printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002bd8:	4b8e      	ldr	r3, [pc, #568]	@ (8002e14 <main+0x1234>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7fd fcb3 	bl	8000548 <__aeabi_f2d>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4896      	ldr	r0, [pc, #600]	@ (8002e40 <main+0x1260>)
 8002be8:	f008 ff78 	bl	800badc <iprintf>
          last_debug_print = HAL_GetTick();
 8002bec:	f003 fab2 	bl	8006154 <HAL_GetTick>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4a92      	ldr	r2, [pc, #584]	@ (8002e3c <main+0x125c>)
 8002bf4:	6013      	str	r3, [r2, #0]
      break;
 8002bf6:	f000 bd2b 	b.w	8003650 <main+0x1a70>

    case STATE_LINTASAN_2_MUNDUR_KOREKSI:
      if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang)
 8002bfa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002bfe:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002c02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c0a:	dd0d      	ble.n	8002c28 <main+0x1048>
 8002c0c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002c10:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002c14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1c:	dd04      	ble.n	8002c28 <main+0x1048>
      {
        // Masih jauh, lanjutkan mundur pelan
        Motor_Reverse(kecepatan_motor);
 8002c1e:	2017      	movs	r0, #23
 8002c20:	f002 f869 	bl	8004cf6 <Motor_Reverse>
        // Target tercapai, berhenti
        Motor_Stop_All();
        printf("Mentok Siap koreksi!\r\n");
        keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
      }
      break;
 8002c24:	f000 bd19 	b.w	800365a <main+0x1a7a>
        Motor_Stop_All();
 8002c28:	f001 fcae 	bl	8004588 <Motor_Stop_All>
        printf("Mentok Siap koreksi!\r\n");
 8002c2c:	4885      	ldr	r0, [pc, #532]	@ (8002e44 <main+0x1264>)
 8002c2e:	f008 ffbd 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 8002c32:	4b7a      	ldr	r3, [pc, #488]	@ (8002e1c <main+0x123c>)
 8002c34:	220e      	movs	r2, #14
 8002c36:	701a      	strb	r2, [r3, #0]
      break;
 8002c38:	f000 bd0f 	b.w	800365a <main+0x1a7a>

    case STATE_LINTASAN_2_KOREKSI_LURUS:
      // Timeout check - maksimal 5 detik untuk koreksi
      if (HAL_GetTick() - waktu_mulai_koreksi > 5000)
 8002c3c:	f003 fa8a 	bl	8006154 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b79      	ldr	r3, [pc, #484]	@ (8002e28 <main+0x1248>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d911      	bls.n	8002c74 <main+0x1094>
      {
        Motor_Stop_All();
 8002c50:	f001 fc9a 	bl	8004588 <Motor_Stop_All>
        printf("STATE L2: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8002c54:	487c      	ldr	r0, [pc, #496]	@ (8002e48 <main+0x1268>)
 8002c56:	f008 ffa9 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_3_MAJU;
 8002c5a:	4b70      	ldr	r3, [pc, #448]	@ (8002e1c <main+0x123c>)
 8002c5c:	220f      	movs	r2, #15
 8002c5e:	701a      	strb	r2, [r3, #0]
        waktu_terakhir_gerak = HAL_GetTick();
 8002c60:	f003 fa78 	bl	8006154 <HAL_GetTick>
 8002c64:	4603      	mov	r3, r0
 8002c66:	4a79      	ldr	r2, [pc, #484]	@ (8002e4c <main+0x126c>)
 8002c68:	6013      	str	r3, [r2, #0]
        sedang_bergerak = true;
 8002c6a:	4b79      	ldr	r3, [pc, #484]	@ (8002e50 <main+0x1270>)
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]
        break;
 8002c70:	f000 bcf3 	b.w	800365a <main+0x1a7a>
      }

      // Validasi: Pastikan sensor belakang (E & F) mendeteksi dinding
      if ((sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150))
 8002c74:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002c78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c80:	f340 80f2 	ble.w	8002e68 <main+0x1288>
 8002c84:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002c88:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8002e54 <main+0x1274>
 8002c8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c94:	f140 80e8 	bpl.w	8002e68 <main+0x1288>
 8002c98:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002c9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca4:	f340 80e0 	ble.w	8002e68 <main+0x1288>
 8002ca8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002cac:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002e54 <main+0x1274>
 8002cb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb8:	f140 80d6 	bpl.w	8002e68 <main+0x1288>
      {

        float selisih_belakang = fabs(sensor_e - sensor_f);
 8002cbc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002cc0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cc8:	eef0 7ae7 	vabs.f32	s15, s15
 8002ccc:	edc7 7a03 	vstr	s15, [r7, #12]

        if (selisih_belakang > 1.0f)
 8002cd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce0:	dd53      	ble.n	8002d8a <main+0x11aa>
        {
          // Robot belum lurus, perlu koreksi
          counter_koreksi_stabil = 0; // Reset counter stabilitas
 8002ce2:	4b52      	ldr	r3, [pc, #328]	@ (8002e2c <main+0x124c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]

          if (sensor_e > sensor_f)
 8002ce8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002cec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002cf0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf8:	dd23      	ble.n	8002d42 <main+0x1162>
          {
            // Sensor E (belakang kiri) lebih jauh
            // Putar kiri untuk luruskan
            printf("Koreksi L2: Putar kiri | E:%.1f > F:%.1f | Diff:%.1f\r\n",
 8002cfa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002cfc:	f7fd fc24 	bl	8000548 <__aeabi_f2d>
 8002d00:	4680      	mov	r8, r0
 8002d02:	4689      	mov	r9, r1
 8002d04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002d06:	f7fd fc1f 	bl	8000548 <__aeabi_f2d>
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	460d      	mov	r5, r1
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f7fd fc1a 	bl	8000548 <__aeabi_f2d>
 8002d14:	4602      	mov	r2, r0
 8002d16:	460b      	mov	r3, r1
 8002d18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d1c:	e9cd 4500 	strd	r4, r5, [sp]
 8002d20:	4642      	mov	r2, r8
 8002d22:	464b      	mov	r3, r9
 8002d24:	484c      	ldr	r0, [pc, #304]	@ (8002e58 <main+0x1278>)
 8002d26:	f008 fed9 	bl	800badc <iprintf>
                   sensor_e, sensor_f, selisih_belakang);
            Motor_Rotate_Left(25);
 8002d2a:	2019      	movs	r0, #25
 8002d2c:	f002 f805 	bl	8004d3a <Motor_Rotate_Left>
            HAL_Delay(100);
 8002d30:	2064      	movs	r0, #100	@ 0x64
 8002d32:	f003 fa1b 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 8002d36:	f001 fc27 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 8002d3a:	2032      	movs	r0, #50	@ 0x32
 8002d3c:	f003 fa16 	bl	800616c <HAL_Delay>
      {
 8002d40:	e0b4      	b.n	8002eac <main+0x12cc>
          }
          else
          {
            // Sensor F (belakang kanan) lebih jauh
            // Putar kanan untuk luruskan
            printf("Koreksi L2: Putar kanan | F:%.1f > E:%.1f | Diff:%.1f\r\n",
 8002d42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002d44:	f7fd fc00 	bl	8000548 <__aeabi_f2d>
 8002d48:	4680      	mov	r8, r0
 8002d4a:	4689      	mov	r9, r1
 8002d4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d4e:	f7fd fbfb 	bl	8000548 <__aeabi_f2d>
 8002d52:	4604      	mov	r4, r0
 8002d54:	460d      	mov	r5, r1
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f7fd fbf6 	bl	8000548 <__aeabi_f2d>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d64:	e9cd 4500 	strd	r4, r5, [sp]
 8002d68:	4642      	mov	r2, r8
 8002d6a:	464b      	mov	r3, r9
 8002d6c:	483b      	ldr	r0, [pc, #236]	@ (8002e5c <main+0x127c>)
 8002d6e:	f008 feb5 	bl	800badc <iprintf>
                   sensor_f, sensor_e, selisih_belakang);
            Motor_Rotate_Right(25);
 8002d72:	2019      	movs	r0, #25
 8002d74:	f002 f80d 	bl	8004d92 <Motor_Rotate_Right>
            HAL_Delay(100);
 8002d78:	2064      	movs	r0, #100	@ 0x64
 8002d7a:	f003 f9f7 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 8002d7e:	f001 fc03 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 8002d82:	2032      	movs	r0, #50	@ 0x32
 8002d84:	f003 f9f2 	bl	800616c <HAL_Delay>
      {
 8002d88:	e090      	b.n	8002eac <main+0x12cc>
          }
        }
        else
        {
          // Robot sudah cukup lurus (selisih <= 1.0cm)
          counter_koreksi_stabil++;
 8002d8a:	4b28      	ldr	r3, [pc, #160]	@ (8002e2c <main+0x124c>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	3301      	adds	r3, #1
 8002d90:	b2da      	uxtb	r2, r3
 8002d92:	4b26      	ldr	r3, [pc, #152]	@ (8002e2c <main+0x124c>)
 8002d94:	701a      	strb	r2, [r3, #0]
          printf("Lurus L2! E:%.1f F:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 8002d96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d98:	f7fd fbd6 	bl	8000548 <__aeabi_f2d>
 8002d9c:	4680      	mov	r8, r0
 8002d9e:	4689      	mov	r9, r1
 8002da0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002da2:	f7fd fbd1 	bl	8000548 <__aeabi_f2d>
 8002da6:	4604      	mov	r4, r0
 8002da8:	460d      	mov	r5, r1
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f7fd fbcc 	bl	8000548 <__aeabi_f2d>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	491d      	ldr	r1, [pc, #116]	@ (8002e2c <main+0x124c>)
 8002db6:	7809      	ldrb	r1, [r1, #0]
 8002db8:	9104      	str	r1, [sp, #16]
 8002dba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002dbe:	e9cd 4500 	strd	r4, r5, [sp]
 8002dc2:	4642      	mov	r2, r8
 8002dc4:	464b      	mov	r3, r9
 8002dc6:	4826      	ldr	r0, [pc, #152]	@ (8002e60 <main+0x1280>)
 8002dc8:	f008 fe88 	bl	800badc <iprintf>
                 sensor_e, sensor_f, selisih_belakang, counter_koreksi_stabil);

          if (counter_koreksi_stabil >= 3)
 8002dcc:	4b17      	ldr	r3, [pc, #92]	@ (8002e2c <main+0x124c>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d914      	bls.n	8002dfe <main+0x121e>
          {
            // Validasi: Sudah lurus 3x pembacaan berturut-turut
            Motor_Stop_All();
 8002dd4:	f001 fbd8 	bl	8004588 <Motor_Stop_All>
            printf("STATE L2: Koreksi lurus SELESAI! Lanjut Lintasan 3.\r\n");
 8002dd8:	4822      	ldr	r0, [pc, #136]	@ (8002e64 <main+0x1284>)
 8002dda:	f008 fee7 	bl	800bbac <puts>
            HAL_Delay(1000);
 8002dde:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002de2:	f003 f9c3 	bl	800616c <HAL_Delay>
            keadaan_robot = STATE_LINTASAN_3_MAJU;
 8002de6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e1c <main+0x123c>)
 8002de8:	220f      	movs	r2, #15
 8002dea:	701a      	strb	r2, [r3, #0]
            waktu_terakhir_gerak = HAL_GetTick();
 8002dec:	f003 f9b2 	bl	8006154 <HAL_GetTick>
 8002df0:	4603      	mov	r3, r0
 8002df2:	4a16      	ldr	r2, [pc, #88]	@ (8002e4c <main+0x126c>)
 8002df4:	6013      	str	r3, [r2, #0]
            sedang_bergerak = true;
 8002df6:	4b16      	ldr	r3, [pc, #88]	@ (8002e50 <main+0x1270>)
 8002df8:	2201      	movs	r2, #1
 8002dfa:	701a      	strb	r2, [r3, #0]
      {
 8002dfc:	e056      	b.n	8002eac <main+0x12cc>
          }
          else
          {
            // Tunggu pembacaan sensor berikutnya untuk validasi
            Motor_Stop_All();
 8002dfe:	f001 fbc3 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(100);
 8002e02:	2064      	movs	r0, #100	@ 0x64
 8002e04:	f003 f9b2 	bl	800616c <HAL_Delay>
      {
 8002e08:	e050      	b.n	8002eac <main+0x12cc>
 8002e0a:	bf00      	nop
 8002e0c:	0801071c 	.word	0x0801071c
 8002e10:	08010434 	.word	0x08010434
 8002e14:	200007d0 	.word	0x200007d0
 8002e18:	200007d4 	.word	0x200007d4
 8002e1c:	20000750 	.word	0x20000750
 8002e20:	20000764 	.word	0x20000764
 8002e24:	0801074c 	.word	0x0801074c
 8002e28:	2000075c 	.word	0x2000075c
 8002e2c:	20000760 	.word	0x20000760
 8002e30:	c3340000 	.word	0xc3340000
 8002e34:	08010788 	.word	0x08010788
 8002e38:	080107c0 	.word	0x080107c0
 8002e3c:	200007e4 	.word	0x200007e4
 8002e40:	080107f8 	.word	0x080107f8
 8002e44:	08010820 	.word	0x08010820
 8002e48:	08010838 	.word	0x08010838
 8002e4c:	20000754 	.word	0x20000754
 8002e50:	20000758 	.word	0x20000758
 8002e54:	43160000 	.word	0x43160000
 8002e58:	08010874 	.word	0x08010874
 8002e5c:	080108ac 	.word	0x080108ac
 8002e60:	080108e4 	.word	0x080108e4
 8002e64:	08010918 	.word	0x08010918
        }
      }
      else
      {
        // Sensor belakang tidak mendeteksi dinding (nilai 0 atau > 50cm)
        printf("Warning L2: Dinding belakang tidak terdeteksi (E:%.1f F:%.1f)\r\n",
 8002e68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e6a:	f7fd fb6d 	bl	8000548 <__aeabi_f2d>
 8002e6e:	4604      	mov	r4, r0
 8002e70:	460d      	mov	r5, r1
 8002e72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e74:	f7fd fb68 	bl	8000548 <__aeabi_f2d>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	e9cd 2300 	strd	r2, r3, [sp]
 8002e80:	4622      	mov	r2, r4
 8002e82:	462b      	mov	r3, r5
 8002e84:	48b7      	ldr	r0, [pc, #732]	@ (8003164 <main+0x1584>)
 8002e86:	f008 fe29 	bl	800badc <iprintf>
               sensor_e, sensor_f);
        printf("STATE L2: Skip koreksi, langsung ke Lintasan 3.\r\n");
 8002e8a:	48b7      	ldr	r0, [pc, #732]	@ (8003168 <main+0x1588>)
 8002e8c:	f008 fe8e 	bl	800bbac <puts>
        Motor_Stop_All();
 8002e90:	f001 fb7a 	bl	8004588 <Motor_Stop_All>
        keadaan_robot = STATE_LINTASAN_3_MAJU;
 8002e94:	4bb5      	ldr	r3, [pc, #724]	@ (800316c <main+0x158c>)
 8002e96:	220f      	movs	r2, #15
 8002e98:	701a      	strb	r2, [r3, #0]
        waktu_terakhir_gerak = HAL_GetTick();
 8002e9a:	f003 f95b 	bl	8006154 <HAL_GetTick>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	4ab3      	ldr	r2, [pc, #716]	@ (8003170 <main+0x1590>)
 8002ea2:	6013      	str	r3, [r2, #0]
        sedang_bergerak = true;
 8002ea4:	4bb3      	ldr	r3, [pc, #716]	@ (8003174 <main+0x1594>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	701a      	strb	r2, [r3, #0]
      }
      break;
 8002eaa:	e3d6      	b.n	800365a <main+0x1a7a>
 8002eac:	e3d5      	b.n	800365a <main+0x1a7a>

    case STATE_LINTASAN_3_MAJU:
      // Cek kondisi transisi state: jika ada halangan di depan
      if (ada_halangan_depan)
 8002eae:	7efb      	ldrb	r3, [r7, #27]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d008      	beq.n	8002ec6 <main+0x12e6>
      {
        Motor_Stop_All();
 8002eb4:	f001 fb68 	bl	8004588 <Motor_Stop_All>
        printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8002eb8:	48af      	ldr	r0, [pc, #700]	@ (8003178 <main+0x1598>)
 8002eba:	f008 fe77 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_3_PUTAR_KANAN;
 8002ebe:	4bab      	ldr	r3, [pc, #684]	@ (800316c <main+0x158c>)
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	701a      	strb	r2, [r3, #0]
        break; // Langsung keluar untuk iterasi berikutnya
 8002ec4:	e3c9      	b.n	800365a <main+0x1a7a>
      }

      // Jika sedang dalam periode gerak, lakukan wall following
      if (sedang_bergerak)
 8002ec6:	4bab      	ldr	r3, [pc, #684]	@ (8003174 <main+0x1594>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d01b      	beq.n	8002f06 <main+0x1326>
      {
        if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan)
 8002ece:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002ed2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002ed6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ede:	dc08      	bgt.n	8002ef2 <main+0x1312>
 8002ee0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002ee4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002ee8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef0:	dd03      	ble.n	8002efa <main+0x131a>
        {
          Motor_Forward(kecepatan_motor);
 8002ef2:	2017      	movs	r0, #23
 8002ef4:	f001 fee0 	bl	8004cb8 <Motor_Forward>
 8002ef8:	e005      	b.n	8002f06 <main+0x1326>
        }
        else
        {
          // Target tercapai, berhenti
          Motor_Stop_All();
 8002efa:	f001 fb45 	bl	8004588 <Motor_Stop_All>
          HAL_Delay(2000);
 8002efe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002f02:	f003 f933 	bl	800616c <HAL_Delay>
        }
      }
      waktu_mulai_putar_neg_90 = HAL_GetTick(); // Mulai timer untuk timeout
 8002f06:	f003 f925 	bl	8006154 <HAL_GetTick>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	4a9b      	ldr	r2, [pc, #620]	@ (800317c <main+0x159c>)
 8002f0e:	6013      	str	r3, [r2, #0]
      yawAngle_deg = 0.0f;
 8002f10:	4b9b      	ldr	r3, [pc, #620]	@ (8003180 <main+0x15a0>)
 8002f12:	f04f 0200 	mov.w	r2, #0
 8002f16:	601a      	str	r2, [r3, #0]
      lastTick = HAL_GetTick(); // RESET TIMING untuk mencegah dt yang besar
 8002f18:	f003 f91c 	bl	8006154 <HAL_GetTick>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	4a99      	ldr	r2, [pc, #612]	@ (8003184 <main+0x15a4>)
 8002f20:	6013      	str	r3, [r2, #0]
      break;
 8002f22:	e39a      	b.n	800365a <main+0x1a7a>

    case STATE_LINTASAN_3_PUTAR_KANAN:
      if (yawAngle_deg < -90.0f)
 8002f24:	4b96      	ldr	r3, [pc, #600]	@ (8003180 <main+0x15a0>)
 8002f26:	edd3 7a00 	vldr	s15, [r3]
 8002f2a:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8003188 <main+0x15a8>
 8002f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f36:	d521      	bpl.n	8002f7c <main+0x139c>
      {
        // Sudah putar 180 (meskipun belum tentu lurus)
        Motor_Stop_All();
 8002f38:	f001 fb26 	bl	8004588 <Motor_Stop_All>
        printf("STATE L1: Putaran -90 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002f3c:	4b90      	ldr	r3, [pc, #576]	@ (8003180 <main+0x15a0>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fd fb01 	bl	8000548 <__aeabi_f2d>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	4890      	ldr	r0, [pc, #576]	@ (800318c <main+0x15ac>)
 8002f4c:	f008 fdc6 	bl	800badc <iprintf>
        HAL_Delay(500);
 8002f50:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002f54:	f003 f90a 	bl	800616c <HAL_Delay>

        // Transisi ke koreksi lurus dengan sensor belakang
        printf("STATE L3: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8002f58:	488d      	ldr	r0, [pc, #564]	@ (8003190 <main+0x15b0>)
 8002f5a:	f008 fe27 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_3_KOREKSI_LURUS;
 8002f5e:	4b83      	ldr	r3, [pc, #524]	@ (800316c <main+0x158c>)
 8002f60:	2211      	movs	r2, #17
 8002f62:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 8002f64:	f003 f8f6 	bl	8006154 <HAL_GetTick>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	4a8a      	ldr	r2, [pc, #552]	@ (8003194 <main+0x15b4>)
 8002f6c:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 8002f6e:	4b8a      	ldr	r3, [pc, #552]	@ (8003198 <main+0x15b8>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_neg_90 = 0;
 8002f74:	4b81      	ldr	r3, [pc, #516]	@ (800317c <main+0x159c>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
        {
          printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
          last_debug_print = HAL_GetTick();
        }
      }
      break;
 8002f7a:	e36b      	b.n	8003654 <main+0x1a74>
        Motor_Rotate_Right(25);
 8002f7c:	2019      	movs	r0, #25
 8002f7e:	f001 ff08 	bl	8004d92 <Motor_Rotate_Right>
        if (HAL_GetTick() - last_debug_print > 500)
 8002f82:	f003 f8e7 	bl	8006154 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	4b84      	ldr	r3, [pc, #528]	@ (800319c <main+0x15bc>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002f92:	f240 835f 	bls.w	8003654 <main+0x1a74>
          printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002f96:	4b7a      	ldr	r3, [pc, #488]	@ (8003180 <main+0x15a0>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7fd fad4 	bl	8000548 <__aeabi_f2d>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	487e      	ldr	r0, [pc, #504]	@ (80031a0 <main+0x15c0>)
 8002fa6:	f008 fd99 	bl	800badc <iprintf>
          last_debug_print = HAL_GetTick();
 8002faa:	f003 f8d3 	bl	8006154 <HAL_GetTick>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4a7a      	ldr	r2, [pc, #488]	@ (800319c <main+0x15bc>)
 8002fb2:	6013      	str	r3, [r2, #0]
      break;
 8002fb4:	e34e      	b.n	8003654 <main+0x1a74>

    case STATE_LINTASAN_3_KOREKSI_LURUS:
      // Timeout check - maksimal 5 detik untuk koreksi
      if (HAL_GetTick() - waktu_mulai_koreksi > 5000)
 8002fb6:	f003 f8cd 	bl	8006154 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	4b75      	ldr	r3, [pc, #468]	@ (8003194 <main+0x15b4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d908      	bls.n	8002fdc <main+0x13fc>
      {
        Motor_Stop_All();
 8002fca:	f001 fadd 	bl	8004588 <Motor_Stop_All>
        printf("STATE: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8002fce:	4875      	ldr	r0, [pc, #468]	@ (80031a4 <main+0x15c4>)
 8002fd0:	f008 fdec 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_4_MAJU;
 8002fd4:	4b65      	ldr	r3, [pc, #404]	@ (800316c <main+0x158c>)
 8002fd6:	2212      	movs	r2, #18
 8002fd8:	701a      	strb	r2, [r3, #0]
        break;
 8002fda:	e33e      	b.n	800365a <main+0x1a7a>
      }

      // Validasi: Pastikan sensor samping kanan (G & H) mendeteksi dinding
      if ((sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50))
 8002fdc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002fe0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe8:	f340 80e8 	ble.w	80031bc <main+0x15dc>
 8002fec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002ff0:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80031a8 <main+0x15c8>
 8002ff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ffc:	f140 80de 	bpl.w	80031bc <main+0x15dc>
 8003000:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003004:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300c:	f340 80d6 	ble.w	80031bc <main+0x15dc>
 8003010:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003014:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80031a8 <main+0x15c8>
 8003018:	eef4 7ac7 	vcmpe.f32	s15, s14
 800301c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003020:	f140 80cc 	bpl.w	80031bc <main+0x15dc>
      {

        float selisih_samping = fabs(sensor_c - sensor_d);
 8003024:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003028:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800302c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003030:	eef0 7ae7 	vabs.f32	s15, s15
 8003034:	edc7 7a04 	vstr	s15, [r7, #16]

        if (selisih_samping > 0.5f)
 8003038:	edd7 7a04 	vldr	s15, [r7, #16]
 800303c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003040:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003048:	dd53      	ble.n	80030f2 <main+0x1512>
        {
          // Robot belum lurus, perlu koreksi
          counter_koreksi_stabil = 0; // Reset counter stabilitas
 800304a:	4b53      	ldr	r3, [pc, #332]	@ (8003198 <main+0x15b8>)
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]

          if (sensor_c > sensor_d)
 8003050:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003054:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	dd23      	ble.n	80030aa <main+0x14ca>
          {
            // Kondisi: Bagian DEPAN robot lebih jauh dari dinding kanan
            // Artinya: Ekor robot lebih dekat ke dinding (robot miring ke kiri)
            // Solusi: Putar KANAN untuk meluruskan
            printf("Koreksi: Putar kanan | C:%.1f > D:%.1f | Diff:%.1f\r\n",
 8003062:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003064:	f7fd fa70 	bl	8000548 <__aeabi_f2d>
 8003068:	4680      	mov	r8, r0
 800306a:	4689      	mov	r9, r1
 800306c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800306e:	f7fd fa6b 	bl	8000548 <__aeabi_f2d>
 8003072:	4604      	mov	r4, r0
 8003074:	460d      	mov	r5, r1
 8003076:	6938      	ldr	r0, [r7, #16]
 8003078:	f7fd fa66 	bl	8000548 <__aeabi_f2d>
 800307c:	4602      	mov	r2, r0
 800307e:	460b      	mov	r3, r1
 8003080:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003084:	e9cd 4500 	strd	r4, r5, [sp]
 8003088:	4642      	mov	r2, r8
 800308a:	464b      	mov	r3, r9
 800308c:	4847      	ldr	r0, [pc, #284]	@ (80031ac <main+0x15cc>)
 800308e:	f008 fd25 	bl	800badc <iprintf>
                   sensor_c, sensor_d, selisih_samping);
            Motor_Rotate_Left(25);
 8003092:	2019      	movs	r0, #25
 8003094:	f001 fe51 	bl	8004d3a <Motor_Rotate_Left>
            HAL_Delay(100);
 8003098:	2064      	movs	r0, #100	@ 0x64
 800309a:	f003 f867 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 800309e:	f001 fa73 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 80030a2:	2032      	movs	r0, #50	@ 0x32
 80030a4:	f003 f862 	bl	800616c <HAL_Delay>
      {
 80030a8:	e0a2      	b.n	80031f0 <main+0x1610>
          else
          {
            // Kondisi: Bagian BELAKANG robot lebih jauh dari dinding kanan
            // Artinya: Kepala robot lebih dekat ke dinding (robot miring ke kanan)
            // Solusi: Putar KIRI untuk meluruskan
            printf("Koreksi: Putar kiri | G:%.1f > H:%.1f | Diff:%.1f\r\n",
 80030aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80030ac:	f7fd fa4c 	bl	8000548 <__aeabi_f2d>
 80030b0:	4680      	mov	r8, r0
 80030b2:	4689      	mov	r9, r1
 80030b4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80030b6:	f7fd fa47 	bl	8000548 <__aeabi_f2d>
 80030ba:	4604      	mov	r4, r0
 80030bc:	460d      	mov	r5, r1
 80030be:	6938      	ldr	r0, [r7, #16]
 80030c0:	f7fd fa42 	bl	8000548 <__aeabi_f2d>
 80030c4:	4602      	mov	r2, r0
 80030c6:	460b      	mov	r3, r1
 80030c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80030cc:	e9cd 4500 	strd	r4, r5, [sp]
 80030d0:	4642      	mov	r2, r8
 80030d2:	464b      	mov	r3, r9
 80030d4:	4836      	ldr	r0, [pc, #216]	@ (80031b0 <main+0x15d0>)
 80030d6:	f008 fd01 	bl	800badc <iprintf>
                   sensor_c, sensor_d, selisih_samping);
            Motor_Rotate_Right(25);
 80030da:	2019      	movs	r0, #25
 80030dc:	f001 fe59 	bl	8004d92 <Motor_Rotate_Right>
            HAL_Delay(100);
 80030e0:	2064      	movs	r0, #100	@ 0x64
 80030e2:	f003 f843 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 80030e6:	f001 fa4f 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 80030ea:	2032      	movs	r0, #50	@ 0x32
 80030ec:	f003 f83e 	bl	800616c <HAL_Delay>
      {
 80030f0:	e07e      	b.n	80031f0 <main+0x1610>
          }
        }
        else
        {
          // Robot sudah cukup lurus (selisih <= 0.5cm)
          counter_koreksi_stabil++;
 80030f2:	4b29      	ldr	r3, [pc, #164]	@ (8003198 <main+0x15b8>)
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	3301      	adds	r3, #1
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	4b27      	ldr	r3, [pc, #156]	@ (8003198 <main+0x15b8>)
 80030fc:	701a      	strb	r2, [r3, #0]
          printf("Lurus! C:%.1f D:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 80030fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003100:	f7fd fa22 	bl	8000548 <__aeabi_f2d>
 8003104:	4680      	mov	r8, r0
 8003106:	4689      	mov	r9, r1
 8003108:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800310a:	f7fd fa1d 	bl	8000548 <__aeabi_f2d>
 800310e:	4604      	mov	r4, r0
 8003110:	460d      	mov	r5, r1
 8003112:	6938      	ldr	r0, [r7, #16]
 8003114:	f7fd fa18 	bl	8000548 <__aeabi_f2d>
 8003118:	4602      	mov	r2, r0
 800311a:	460b      	mov	r3, r1
 800311c:	491e      	ldr	r1, [pc, #120]	@ (8003198 <main+0x15b8>)
 800311e:	7809      	ldrb	r1, [r1, #0]
 8003120:	9104      	str	r1, [sp, #16]
 8003122:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003126:	e9cd 4500 	strd	r4, r5, [sp]
 800312a:	4642      	mov	r2, r8
 800312c:	464b      	mov	r3, r9
 800312e:	4821      	ldr	r0, [pc, #132]	@ (80031b4 <main+0x15d4>)
 8003130:	f008 fcd4 	bl	800badc <iprintf>
                 sensor_c, sensor_d, selisih_samping, counter_koreksi_stabil);

          if (counter_koreksi_stabil >= 3)
 8003134:	4b18      	ldr	r3, [pc, #96]	@ (8003198 <main+0x15b8>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d90c      	bls.n	8003156 <main+0x1576>
          {
            // Validasi: Sudah lurus 3x pembacaan berturut-turut
            Motor_Stop_All();
 800313c:	f001 fa24 	bl	8004588 <Motor_Stop_All>
            printf("STATE: Koreksi lurus SELESAI! Lanjut manuver belakang.\r\n");
 8003140:	481d      	ldr	r0, [pc, #116]	@ (80031b8 <main+0x15d8>)
 8003142:	f008 fd33 	bl	800bbac <puts>
            HAL_Delay(1000);
 8003146:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800314a:	f003 f80f 	bl	800616c <HAL_Delay>
            keadaan_robot = STATE_LINTASAN_4_MAJU;
 800314e:	4b07      	ldr	r3, [pc, #28]	@ (800316c <main+0x158c>)
 8003150:	2212      	movs	r2, #18
 8003152:	701a      	strb	r2, [r3, #0]
      {
 8003154:	e04c      	b.n	80031f0 <main+0x1610>
          }
          else
          {
            // Tunggu pembacaan sensor berikutnya untuk validasi
            Motor_Stop_All();
 8003156:	f001 fa17 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(100);
 800315a:	2064      	movs	r0, #100	@ 0x64
 800315c:	f003 f806 	bl	800616c <HAL_Delay>
      {
 8003160:	e046      	b.n	80031f0 <main+0x1610>
 8003162:	bf00      	nop
 8003164:	08010950 	.word	0x08010950
 8003168:	08010990 	.word	0x08010990
 800316c:	20000750 	.word	0x20000750
 8003170:	20000754 	.word	0x20000754
 8003174:	20000758 	.word	0x20000758
 8003178:	080103a8 	.word	0x080103a8
 800317c:	2000076c 	.word	0x2000076c
 8003180:	200007d0 	.word	0x200007d0
 8003184:	200007d4 	.word	0x200007d4
 8003188:	c2b40000 	.word	0xc2b40000
 800318c:	080109c4 	.word	0x080109c4
 8003190:	080109fc 	.word	0x080109fc
 8003194:	2000075c 	.word	0x2000075c
 8003198:	20000760 	.word	0x20000760
 800319c:	200007e8 	.word	0x200007e8
 80031a0:	080107f8 	.word	0x080107f8
 80031a4:	08010508 	.word	0x08010508
 80031a8:	42480000 	.word	0x42480000
 80031ac:	08010a34 	.word	0x08010a34
 80031b0:	08010578 	.word	0x08010578
 80031b4:	08010a6c 	.word	0x08010a6c
 80031b8:	080105e0 	.word	0x080105e0
        }
      }
      else
      {
        // Sensor samping kanan tidak mendeteksi dinding (nilai 0 atau > 50cm)
        printf("Warning: Dinding samping kanan tidak terdeteksi (C:%.1f D:%.1f)\r\n",
 80031bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80031be:	f7fd f9c3 	bl	8000548 <__aeabi_f2d>
 80031c2:	4604      	mov	r4, r0
 80031c4:	460d      	mov	r5, r1
 80031c6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80031c8:	f7fd f9be 	bl	8000548 <__aeabi_f2d>
 80031cc:	4602      	mov	r2, r0
 80031ce:	460b      	mov	r3, r1
 80031d0:	e9cd 2300 	strd	r2, r3, [sp]
 80031d4:	4622      	mov	r2, r4
 80031d6:	462b      	mov	r3, r5
 80031d8:	48b9      	ldr	r0, [pc, #740]	@ (80034c0 <main+0x18e0>)
 80031da:	f008 fc7f 	bl	800badc <iprintf>
               sensor_c, sensor_d);
        printf("STATE: Skip koreksi, langsung ke maju.\r\n");
 80031de:	48b9      	ldr	r0, [pc, #740]	@ (80034c4 <main+0x18e4>)
 80031e0:	f008 fce4 	bl	800bbac <puts>
        Motor_Stop_All();
 80031e4:	f001 f9d0 	bl	8004588 <Motor_Stop_All>
        keadaan_robot = STATE_LINTASAN_4_MAJU;
 80031e8:	4bb7      	ldr	r3, [pc, #732]	@ (80034c8 <main+0x18e8>)
 80031ea:	2212      	movs	r2, #18
 80031ec:	701a      	strb	r2, [r3, #0]
      }
      break;
 80031ee:	e234      	b.n	800365a <main+0x1a7a>
 80031f0:	e233      	b.n	800365a <main+0x1a7a>

    case STATE_LINTASAN_4_MAJU:
      // Cek kondisi transisi state: jika ada halangan di depan
      if (ada_halangan_depan)
 80031f2:	7efb      	ldrb	r3, [r7, #27]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <main+0x162a>
      {
        Motor_Stop_All();
 80031f8:	f001 f9c6 	bl	8004588 <Motor_Stop_All>
        printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 80031fc:	48b3      	ldr	r0, [pc, #716]	@ (80034cc <main+0x18ec>)
 80031fe:	f008 fcd5 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_4_PUTAR_BALIK;
 8003202:	4bb1      	ldr	r3, [pc, #708]	@ (80034c8 <main+0x18e8>)
 8003204:	2213      	movs	r2, #19
 8003206:	701a      	strb	r2, [r3, #0]
        break; // Langsung keluar untuk iterasi berikutnya
 8003208:	e227      	b.n	800365a <main+0x1a7a>
      }

      // Jika sedang dalam periode gerak, lakukan wall following
      if (sedang_bergerak)
 800320a:	4bb1      	ldr	r3, [pc, #708]	@ (80034d0 <main+0x18f0>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d01b      	beq.n	800324a <main+0x166a>
      {
        if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan)
 8003212:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8003216:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800321a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800321e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003222:	dc08      	bgt.n	8003236 <main+0x1656>
 8003224:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003228:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800322c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003234:	dd03      	ble.n	800323e <main+0x165e>
        {
          Motor_Forward(kecepatan_motor);
 8003236:	2017      	movs	r0, #23
 8003238:	f001 fd3e 	bl	8004cb8 <Motor_Forward>
 800323c:	e005      	b.n	800324a <main+0x166a>
        }
        else
        {
          // Target tercapai, berhenti
          Motor_Stop_All();
 800323e:	f001 f9a3 	bl	8004588 <Motor_Stop_All>
          HAL_Delay(2000);
 8003242:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003246:	f002 ff91 	bl	800616c <HAL_Delay>
                Motor_Rotate_Left(kecepatan_motor);
            }
        }
        */
      }
      waktu_mulai_putar_neg_180 = HAL_GetTick(); // Mulai timer untuk timeout
 800324a:	f002 ff83 	bl	8006154 <HAL_GetTick>
 800324e:	4603      	mov	r3, r0
 8003250:	4aa0      	ldr	r2, [pc, #640]	@ (80034d4 <main+0x18f4>)
 8003252:	6013      	str	r3, [r2, #0]
      yawAngle_deg = 0.0f;
 8003254:	4ba0      	ldr	r3, [pc, #640]	@ (80034d8 <main+0x18f8>)
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	601a      	str	r2, [r3, #0]
      lastTick = HAL_GetTick(); // RESET TIMING untuk mencegah dt yang besar
 800325c:	f002 ff7a 	bl	8006154 <HAL_GetTick>
 8003260:	4603      	mov	r3, r0
 8003262:	4a9e      	ldr	r2, [pc, #632]	@ (80034dc <main+0x18fc>)
 8003264:	6013      	str	r3, [r2, #0]
      break;
 8003266:	e1f8      	b.n	800365a <main+0x1a7a>

    case STATE_LINTASAN_4_PUTAR_BALIK:
      // Timeout protection - maksimal 10 detik untuk putar 180
      if (HAL_GetTick() - waktu_mulai_putar_neg_180 > 5000)
 8003268:	f002 ff74 	bl	8006154 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	4b99      	ldr	r3, [pc, #612]	@ (80034d4 <main+0x18f4>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003278:	4293      	cmp	r3, r2
 800327a:	d913      	bls.n	80032a4 <main+0x16c4>
      {
        Motor_Stop_All();
 800327c:	f001 f984 	bl	8004588 <Motor_Stop_All>
        printf("STATE L4: Timeout putar -180 (10 detik), paksa lanjut!\r\n");
 8003280:	4897      	ldr	r0, [pc, #604]	@ (80034e0 <main+0x1900>)
 8003282:	f008 fc93 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 8003286:	4b90      	ldr	r3, [pc, #576]	@ (80034c8 <main+0x18e8>)
 8003288:	220e      	movs	r2, #14
 800328a:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 800328c:	f002 ff62 	bl	8006154 <HAL_GetTick>
 8003290:	4603      	mov	r3, r0
 8003292:	4a94      	ldr	r2, [pc, #592]	@ (80034e4 <main+0x1904>)
 8003294:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 8003296:	4b94      	ldr	r3, [pc, #592]	@ (80034e8 <main+0x1908>)
 8003298:	2200      	movs	r2, #0
 800329a:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_neg_180 = 0;
 800329c:	4b8d      	ldr	r3, [pc, #564]	@ (80034d4 <main+0x18f4>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]
        break;
 80032a2:	e1da      	b.n	800365a <main+0x1a7a>
      }

      // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
      if (yawAngle_deg < -250.0f)
 80032a4:	4b8c      	ldr	r3, [pc, #560]	@ (80034d8 <main+0x18f8>)
 80032a6:	edd3 7a00 	vldr	s15, [r3]
 80032aa:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 80034ec <main+0x190c>
 80032ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b6:	d521      	bpl.n	80032fc <main+0x171c>
      {
        // Sudah putar 180 (meskipun belum tentu lurus)
        Motor_Stop_All();
 80032b8:	f001 f966 	bl	8004588 <Motor_Stop_All>
        printf("STATE L4: Putaran -180 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 80032bc:	4b86      	ldr	r3, [pc, #536]	@ (80034d8 <main+0x18f8>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7fd f941 	bl	8000548 <__aeabi_f2d>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4889      	ldr	r0, [pc, #548]	@ (80034f0 <main+0x1910>)
 80032cc:	f008 fc06 	bl	800badc <iprintf>
        HAL_Delay(500);
 80032d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80032d4:	f002 ff4a 	bl	800616c <HAL_Delay>

        // Transisi ke koreksi lurus dengan sensor belakang
        printf("STATE L4: Masuk mundur koreksi.\r\n");
 80032d8:	4886      	ldr	r0, [pc, #536]	@ (80034f4 <main+0x1914>)
 80032da:	f008 fc67 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_4_MUNDUR_KOREKSI;
 80032de:	4b7a      	ldr	r3, [pc, #488]	@ (80034c8 <main+0x18e8>)
 80032e0:	2214      	movs	r2, #20
 80032e2:	701a      	strb	r2, [r3, #0]
        waktu_mulai_koreksi = HAL_GetTick();
 80032e4:	f002 ff36 	bl	8006154 <HAL_GetTick>
 80032e8:	4603      	mov	r3, r0
 80032ea:	4a7e      	ldr	r2, [pc, #504]	@ (80034e4 <main+0x1904>)
 80032ec:	6013      	str	r3, [r2, #0]
        counter_koreksi_stabil = 0;
 80032ee:	4b7e      	ldr	r3, [pc, #504]	@ (80034e8 <main+0x1908>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
        waktu_mulai_putar_neg_180 = 0;
 80032f4:	4b77      	ldr	r3, [pc, #476]	@ (80034d4 <main+0x18f4>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
        {
          printf("Putar -180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
          last_debug_print = HAL_GetTick();
        }
      }
      break;
 80032fa:	e1ad      	b.n	8003658 <main+0x1a78>
        Motor_Rotate_Left(25);
 80032fc:	2019      	movs	r0, #25
 80032fe:	f001 fd1c 	bl	8004d3a <Motor_Rotate_Left>
        if (HAL_GetTick() - last_debug_print > 500)
 8003302:	f002 ff27 	bl	8006154 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	4b7b      	ldr	r3, [pc, #492]	@ (80034f8 <main+0x1918>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003312:	f240 81a1 	bls.w	8003658 <main+0x1a78>
          printf("Putar -180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8003316:	4b70      	ldr	r3, [pc, #448]	@ (80034d8 <main+0x18f8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f7fd f914 	bl	8000548 <__aeabi_f2d>
 8003320:	4602      	mov	r2, r0
 8003322:	460b      	mov	r3, r1
 8003324:	4875      	ldr	r0, [pc, #468]	@ (80034fc <main+0x191c>)
 8003326:	f008 fbd9 	bl	800badc <iprintf>
          last_debug_print = HAL_GetTick();
 800332a:	f002 ff13 	bl	8006154 <HAL_GetTick>
 800332e:	4603      	mov	r3, r0
 8003330:	4a71      	ldr	r2, [pc, #452]	@ (80034f8 <main+0x1918>)
 8003332:	6013      	str	r3, [r2, #0]
      break;
 8003334:	e190      	b.n	8003658 <main+0x1a78>

    case STATE_LINTASAN_4_MUNDUR_KOREKSI:
      if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang)
 8003336:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800333a:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800333e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003346:	dd0c      	ble.n	8003362 <main+0x1782>
 8003348:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800334c:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8003350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003358:	dd03      	ble.n	8003362 <main+0x1782>
      {
        // Masih jauh, lanjutkan mundur pelan
        Motor_Reverse(kecepatan_motor);
 800335a:	2017      	movs	r0, #23
 800335c:	f001 fccb 	bl	8004cf6 <Motor_Reverse>
        // Target tercapai, berhenti
        Motor_Stop_All();
        printf("Mentok Siap koreksi!\r\n");
        keadaan_robot = STATE_LINTASAN_4_KOREKSI_LURUS;
      }
      break;
 8003360:	e17b      	b.n	800365a <main+0x1a7a>
        Motor_Stop_All();
 8003362:	f001 f911 	bl	8004588 <Motor_Stop_All>
        printf("Mentok Siap koreksi!\r\n");
 8003366:	4866      	ldr	r0, [pc, #408]	@ (8003500 <main+0x1920>)
 8003368:	f008 fc20 	bl	800bbac <puts>
        keadaan_robot = STATE_LINTASAN_4_KOREKSI_LURUS;
 800336c:	4b56      	ldr	r3, [pc, #344]	@ (80034c8 <main+0x18e8>)
 800336e:	2215      	movs	r2, #21
 8003370:	701a      	strb	r2, [r3, #0]
      break;
 8003372:	e172      	b.n	800365a <main+0x1a7a>

    case STATE_LINTASAN_4_KOREKSI_LURUS:
      // Timeout check - maksimal 5 detik untuk koreksi
      if (HAL_GetTick() - waktu_mulai_koreksi > 5000)
 8003374:	f002 feee 	bl	8006154 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	4b5a      	ldr	r3, [pc, #360]	@ (80034e4 <main+0x1904>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003384:	4293      	cmp	r3, r2
 8003386:	d910      	bls.n	80033aa <main+0x17ca>
      {
        Motor_Stop_All();
 8003388:	f001 f8fe 	bl	8004588 <Motor_Stop_All>
        printf("STATE L4: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 800338c:	485d      	ldr	r0, [pc, #372]	@ (8003504 <main+0x1924>)
 800338e:	f008 fc0d 	bl	800bbac <puts>
        keadaan_robot = STATE_SELESAI;
 8003392:	4b4d      	ldr	r3, [pc, #308]	@ (80034c8 <main+0x18e8>)
 8003394:	2216      	movs	r2, #22
 8003396:	701a      	strb	r2, [r3, #0]
        waktu_terakhir_gerak = HAL_GetTick();
 8003398:	f002 fedc 	bl	8006154 <HAL_GetTick>
 800339c:	4603      	mov	r3, r0
 800339e:	4a5a      	ldr	r2, [pc, #360]	@ (8003508 <main+0x1928>)
 80033a0:	6013      	str	r3, [r2, #0]
        sedang_bergerak = true;
 80033a2:	4b4b      	ldr	r3, [pc, #300]	@ (80034d0 <main+0x18f0>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	701a      	strb	r2, [r3, #0]
        break;
 80033a8:	e157      	b.n	800365a <main+0x1a7a>
      }

      // Validasi: Pastikan sensor belakang (E & F) mendeteksi dinding
      if ((sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150))
 80033aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80033ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b6:	f340 80ef 	ble.w	8003598 <main+0x19b8>
 80033ba:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80033be:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800350c <main+0x192c>
 80033c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ca:	f140 80e5 	bpl.w	8003598 <main+0x19b8>
 80033ce:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80033d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033da:	f340 80dd 	ble.w	8003598 <main+0x19b8>
 80033de:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80033e2:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800350c <main+0x192c>
 80033e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ee:	f140 80d3 	bpl.w	8003598 <main+0x19b8>
      {

        float selisih_belakang = fabs(sensor_e - sensor_f);
 80033f2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80033f6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80033fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033fe:	eef0 7ae7 	vabs.f32	s15, s15
 8003402:	edc7 7a05 	vstr	s15, [r7, #20]

        if (selisih_belakang > 1.0f)
 8003406:	edd7 7a05 	vldr	s15, [r7, #20]
 800340a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800340e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003416:	dd7f      	ble.n	8003518 <main+0x1938>
        {
          // Robot belum lurus, perlu koreksi
          counter_koreksi_stabil = 0; // Reset counter stabilitas
 8003418:	4b33      	ldr	r3, [pc, #204]	@ (80034e8 <main+0x1908>)
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]

          if (sensor_e > sensor_f)
 800341e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003422:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003426:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800342a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342e:	dd23      	ble.n	8003478 <main+0x1898>
          {
            // Sensor E (belakang kiri) lebih jauh
            // Putar kiri untuk luruskan
            printf("Koreksi L4: Putar kiri | E:%.1f > F:%.1f | Diff:%.1f\r\n",
 8003430:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003432:	f7fd f889 	bl	8000548 <__aeabi_f2d>
 8003436:	4680      	mov	r8, r0
 8003438:	4689      	mov	r9, r1
 800343a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800343c:	f7fd f884 	bl	8000548 <__aeabi_f2d>
 8003440:	4604      	mov	r4, r0
 8003442:	460d      	mov	r5, r1
 8003444:	6978      	ldr	r0, [r7, #20]
 8003446:	f7fd f87f 	bl	8000548 <__aeabi_f2d>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003452:	e9cd 4500 	strd	r4, r5, [sp]
 8003456:	4642      	mov	r2, r8
 8003458:	464b      	mov	r3, r9
 800345a:	482d      	ldr	r0, [pc, #180]	@ (8003510 <main+0x1930>)
 800345c:	f008 fb3e 	bl	800badc <iprintf>
                   sensor_e, sensor_f, selisih_belakang);
            Motor_Rotate_Left(25);
 8003460:	2019      	movs	r0, #25
 8003462:	f001 fc6a 	bl	8004d3a <Motor_Rotate_Left>
            HAL_Delay(100);
 8003466:	2064      	movs	r0, #100	@ 0x64
 8003468:	f002 fe80 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 800346c:	f001 f88c 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 8003470:	2032      	movs	r0, #50	@ 0x32
 8003472:	f002 fe7b 	bl	800616c <HAL_Delay>
      {
 8003476:	e0b1      	b.n	80035dc <main+0x19fc>
          }
          else
          {
            // Sensor F (belakang kanan) lebih jauh
            // Putar kanan untuk luruskan
            printf("Koreksi L4: Putar kanan | F:%.1f > E:%.1f | Diff:%.1f\r\n",
 8003478:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800347a:	f7fd f865 	bl	8000548 <__aeabi_f2d>
 800347e:	4680      	mov	r8, r0
 8003480:	4689      	mov	r9, r1
 8003482:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003484:	f7fd f860 	bl	8000548 <__aeabi_f2d>
 8003488:	4604      	mov	r4, r0
 800348a:	460d      	mov	r5, r1
 800348c:	6978      	ldr	r0, [r7, #20]
 800348e:	f7fd f85b 	bl	8000548 <__aeabi_f2d>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800349a:	e9cd 4500 	strd	r4, r5, [sp]
 800349e:	4642      	mov	r2, r8
 80034a0:	464b      	mov	r3, r9
 80034a2:	481c      	ldr	r0, [pc, #112]	@ (8003514 <main+0x1934>)
 80034a4:	f008 fb1a 	bl	800badc <iprintf>
                   sensor_f, sensor_e, selisih_belakang);
            Motor_Rotate_Right(25);
 80034a8:	2019      	movs	r0, #25
 80034aa:	f001 fc72 	bl	8004d92 <Motor_Rotate_Right>
            HAL_Delay(100);
 80034ae:	2064      	movs	r0, #100	@ 0x64
 80034b0:	f002 fe5c 	bl	800616c <HAL_Delay>
            Motor_Stop_All();
 80034b4:	f001 f868 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(50);
 80034b8:	2032      	movs	r0, #50	@ 0x32
 80034ba:	f002 fe57 	bl	800616c <HAL_Delay>
      {
 80034be:	e08d      	b.n	80035dc <main+0x19fc>
 80034c0:	08010aa0 	.word	0x08010aa0
 80034c4:	08010ae4 	.word	0x08010ae4
 80034c8:	20000750 	.word	0x20000750
 80034cc:	080103a8 	.word	0x080103a8
 80034d0:	20000758 	.word	0x20000758
 80034d4:	20000770 	.word	0x20000770
 80034d8:	200007d0 	.word	0x200007d0
 80034dc:	200007d4 	.word	0x200007d4
 80034e0:	08010b0c 	.word	0x08010b0c
 80034e4:	2000075c 	.word	0x2000075c
 80034e8:	20000760 	.word	0x20000760
 80034ec:	c37a0000 	.word	0xc37a0000
 80034f0:	08010b48 	.word	0x08010b48
 80034f4:	08010b80 	.word	0x08010b80
 80034f8:	200007ec 	.word	0x200007ec
 80034fc:	08010ba4 	.word	0x08010ba4
 8003500:	08010820 	.word	0x08010820
 8003504:	08010bcc 	.word	0x08010bcc
 8003508:	20000754 	.word	0x20000754
 800350c:	43160000 	.word	0x43160000
 8003510:	08010c08 	.word	0x08010c08
 8003514:	08010c40 	.word	0x08010c40
          }
        }
        else
        {
          // Robot sudah cukup lurus (selisih <= 1.0cm)
          counter_koreksi_stabil++;
 8003518:	4b52      	ldr	r3, [pc, #328]	@ (8003664 <main+0x1a84>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	3301      	adds	r3, #1
 800351e:	b2da      	uxtb	r2, r3
 8003520:	4b50      	ldr	r3, [pc, #320]	@ (8003664 <main+0x1a84>)
 8003522:	701a      	strb	r2, [r3, #0]
          printf("Lurus L4! E:%.1f F:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 8003524:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003526:	f7fd f80f 	bl	8000548 <__aeabi_f2d>
 800352a:	4680      	mov	r8, r0
 800352c:	4689      	mov	r9, r1
 800352e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003530:	f7fd f80a 	bl	8000548 <__aeabi_f2d>
 8003534:	4604      	mov	r4, r0
 8003536:	460d      	mov	r5, r1
 8003538:	6978      	ldr	r0, [r7, #20]
 800353a:	f7fd f805 	bl	8000548 <__aeabi_f2d>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4948      	ldr	r1, [pc, #288]	@ (8003664 <main+0x1a84>)
 8003544:	7809      	ldrb	r1, [r1, #0]
 8003546:	9104      	str	r1, [sp, #16]
 8003548:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800354c:	e9cd 4500 	strd	r4, r5, [sp]
 8003550:	4642      	mov	r2, r8
 8003552:	464b      	mov	r3, r9
 8003554:	4844      	ldr	r0, [pc, #272]	@ (8003668 <main+0x1a88>)
 8003556:	f008 fac1 	bl	800badc <iprintf>
                 sensor_e, sensor_f, selisih_belakang, counter_koreksi_stabil);

          if (counter_koreksi_stabil >= 3)
 800355a:	4b42      	ldr	r3, [pc, #264]	@ (8003664 <main+0x1a84>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d914      	bls.n	800358c <main+0x19ac>
          {
            // Validasi: Sudah lurus 3x pembacaan berturut-turut
            Motor_Stop_All();
 8003562:	f001 f811 	bl	8004588 <Motor_Stop_All>
            printf("STATE L4: Koreksi lurus SELESAI! Lanjut Lintasan 3.\r\n");
 8003566:	4841      	ldr	r0, [pc, #260]	@ (800366c <main+0x1a8c>)
 8003568:	f008 fb20 	bl	800bbac <puts>
            HAL_Delay(1000);
 800356c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003570:	f002 fdfc 	bl	800616c <HAL_Delay>
            keadaan_robot = STATE_SELESAI;
 8003574:	4b3e      	ldr	r3, [pc, #248]	@ (8003670 <main+0x1a90>)
 8003576:	2216      	movs	r2, #22
 8003578:	701a      	strb	r2, [r3, #0]
            waktu_terakhir_gerak = HAL_GetTick();
 800357a:	f002 fdeb 	bl	8006154 <HAL_GetTick>
 800357e:	4603      	mov	r3, r0
 8003580:	4a3c      	ldr	r2, [pc, #240]	@ (8003674 <main+0x1a94>)
 8003582:	6013      	str	r3, [r2, #0]
            sedang_bergerak = true;
 8003584:	4b3c      	ldr	r3, [pc, #240]	@ (8003678 <main+0x1a98>)
 8003586:	2201      	movs	r2, #1
 8003588:	701a      	strb	r2, [r3, #0]
      {
 800358a:	e027      	b.n	80035dc <main+0x19fc>
          }
          else
          {
            // Tunggu pembacaan sensor berikutnya untuk validasi
            Motor_Stop_All();
 800358c:	f000 fffc 	bl	8004588 <Motor_Stop_All>
            HAL_Delay(100);
 8003590:	2064      	movs	r0, #100	@ 0x64
 8003592:	f002 fdeb 	bl	800616c <HAL_Delay>
      {
 8003596:	e021      	b.n	80035dc <main+0x19fc>
        }
      }
      else
      {
        // Sensor belakang tidak mendeteksi dinding (nilai 0 atau > 50cm)
        printf("Warning L2: Dinding belakang tidak terdeteksi (E:%.1f F:%.1f)\r\n",
 8003598:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800359a:	f7fc ffd5 	bl	8000548 <__aeabi_f2d>
 800359e:	4604      	mov	r4, r0
 80035a0:	460d      	mov	r5, r1
 80035a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80035a4:	f7fc ffd0 	bl	8000548 <__aeabi_f2d>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	e9cd 2300 	strd	r2, r3, [sp]
 80035b0:	4622      	mov	r2, r4
 80035b2:	462b      	mov	r3, r5
 80035b4:	4831      	ldr	r0, [pc, #196]	@ (800367c <main+0x1a9c>)
 80035b6:	f008 fa91 	bl	800badc <iprintf>
               sensor_e, sensor_f);
        printf("STATE L2: Skip koreksi, langsung ke Lintasan 3.\r\n");
 80035ba:	4831      	ldr	r0, [pc, #196]	@ (8003680 <main+0x1aa0>)
 80035bc:	f008 faf6 	bl	800bbac <puts>
        Motor_Stop_All();
 80035c0:	f000 ffe2 	bl	8004588 <Motor_Stop_All>
        keadaan_robot = STATE_SELESAI;
 80035c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003670 <main+0x1a90>)
 80035c6:	2216      	movs	r2, #22
 80035c8:	701a      	strb	r2, [r3, #0]
        waktu_terakhir_gerak = HAL_GetTick();
 80035ca:	f002 fdc3 	bl	8006154 <HAL_GetTick>
 80035ce:	4603      	mov	r3, r0
 80035d0:	4a28      	ldr	r2, [pc, #160]	@ (8003674 <main+0x1a94>)
 80035d2:	6013      	str	r3, [r2, #0]
        sedang_bergerak = true;
 80035d4:	4b28      	ldr	r3, [pc, #160]	@ (8003678 <main+0x1a98>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80035da:	e03e      	b.n	800365a <main+0x1a7a>
 80035dc:	e03d      	b.n	800365a <main+0x1a7a>

    case STATE_SELESAI:
      printf("STATE: Siklus Selesai. Mengulang dari awal.\r\n");
 80035de:	4829      	ldr	r0, [pc, #164]	@ (8003684 <main+0x1aa4>)
 80035e0:	f008 fae4 	bl	800bbac <puts>
      HAL_Delay(2000);
 80035e4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80035e8:	f002 fdc0 	bl	800616c <HAL_Delay>
      keadaan_robot = STATE_START;
 80035ec:	4b20      	ldr	r3, [pc, #128]	@ (8003670 <main+0x1a90>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	701a      	strb	r2, [r3, #0]
      break;
 80035f2:	e032      	b.n	800365a <main+0x1a7a>

    case STATE_ERROR:
      printf("\r\n========================================\r\n");
 80035f4:	4824      	ldr	r0, [pc, #144]	@ (8003688 <main+0x1aa8>)
 80035f6:	f008 fad9 	bl	800bbac <puts>
      printf("CRITICAL ERROR: Robot entered ERROR state!\r\n");
 80035fa:	4824      	ldr	r0, [pc, #144]	@ (800368c <main+0x1aac>)
 80035fc:	f008 fad6 	bl	800bbac <puts>
      printf("========================================\r\n");
 8003600:	4823      	ldr	r0, [pc, #140]	@ (8003690 <main+0x1ab0>)
 8003602:	f008 fad3 	bl	800bbac <puts>
      printf("Stopping all motors...\r\n");
 8003606:	4823      	ldr	r0, [pc, #140]	@ (8003694 <main+0x1ab4>)
 8003608:	f008 fad0 	bl	800bbac <puts>
      printf("Activating STATE ERROR buzzer alert...\r\n");
 800360c:	4822      	ldr	r0, [pc, #136]	@ (8003698 <main+0x1ab8>)
 800360e:	f008 facd 	bl	800bbac <puts>
      printf("Pattern: 5 short beeps  continuous slow beeps\r\n");
 8003612:	4822      	ldr	r0, [pc, #136]	@ (800369c <main+0x1abc>)
 8003614:	f008 faca 	bl	800bbac <puts>
      printf("Press RESET button to restart.\r\n");
 8003618:	4821      	ldr	r0, [pc, #132]	@ (80036a0 <main+0x1ac0>)
 800361a:	f008 fac7 	bl	800bbac <puts>
      printf("========================================\r\n\r\n");
 800361e:	4821      	ldr	r0, [pc, #132]	@ (80036a4 <main+0x1ac4>)
 8003620:	f008 fac4 	bl	800bbac <puts>

      Motor_Stop_All();
 8003624:	f000 ffb0 	bl	8004588 <Motor_Stop_All>
      HAL_Delay(1000);            // Wait 1 second before buzzer
 8003628:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800362c:	f002 fd9e 	bl	800616c <HAL_Delay>
      buzzer_state_error_alert(); // Activate buzzer (infinite loop)
 8003630:	f7fe fa8a 	bl	8001b48 <buzzer_state_error_alert>
      break;
 8003634:	e011      	b.n	800365a <main+0x1a7a>

    default:
      printf("STATE: undefined! Masuk ke mode Error.\r\n");
 8003636:	481c      	ldr	r0, [pc, #112]	@ (80036a8 <main+0x1ac8>)
 8003638:	f008 fab8 	bl	800bbac <puts>
      keadaan_robot = STATE_ERROR;
 800363c:	4b0c      	ldr	r3, [pc, #48]	@ (8003670 <main+0x1a90>)
 800363e:	2217      	movs	r2, #23
 8003640:	701a      	strb	r2, [r3, #0]
      break;
 8003642:	e00a      	b.n	800365a <main+0x1a7a>
      break;
 8003644:	bf00      	nop
 8003646:	e008      	b.n	800365a <main+0x1a7a>
      break;
 8003648:	bf00      	nop
 800364a:	e006      	b.n	800365a <main+0x1a7a>
      break;
 800364c:	bf00      	nop
 800364e:	e004      	b.n	800365a <main+0x1a7a>
      break;
 8003650:	bf00      	nop
 8003652:	e002      	b.n	800365a <main+0x1a7a>
      break;
 8003654:	bf00      	nop
 8003656:	e000      	b.n	800365a <main+0x1a7a>
      break;
 8003658:	bf00      	nop
    }
    HAL_Delay(10); // Delay kecil untuk stabilitas
 800365a:	200a      	movs	r0, #10
 800365c:	f002 fd86 	bl	800616c <HAL_Delay>
  {
 8003660:	f7fe bc31 	b.w	8001ec6 <main+0x2e6>
 8003664:	20000760 	.word	0x20000760
 8003668:	08010c78 	.word	0x08010c78
 800366c:	08010cac 	.word	0x08010cac
 8003670:	20000750 	.word	0x20000750
 8003674:	20000754 	.word	0x20000754
 8003678:	20000758 	.word	0x20000758
 800367c:	08010950 	.word	0x08010950
 8003680:	08010990 	.word	0x08010990
 8003684:	08010ce4 	.word	0x08010ce4
 8003688:	0800fc74 	.word	0x0800fc74
 800368c:	08010d14 	.word	0x08010d14
 8003690:	0800fd64 	.word	0x0800fd64
 8003694:	08010d40 	.word	0x08010d40
 8003698:	08010d58 	.word	0x08010d58
 800369c:	08010d80 	.word	0x08010d80
 80036a0:	08010db4 	.word	0x08010db4
 80036a4:	0800fdcc 	.word	0x0800fdcc
 80036a8:	08010dd4 	.word	0x08010dd4

080036ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b094      	sub	sp, #80	@ 0x50
 80036b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036b2:	f107 0320 	add.w	r3, r7, #32
 80036b6:	2230      	movs	r2, #48	@ 0x30
 80036b8:	2100      	movs	r1, #0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f008 fb78 	bl	800bdb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036c0:	f107 030c 	add.w	r3, r7, #12
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	60da      	str	r2, [r3, #12]
 80036ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80036d0:	2300      	movs	r3, #0
 80036d2:	60bb      	str	r3, [r7, #8]
 80036d4:	4b28      	ldr	r3, [pc, #160]	@ (8003778 <SystemClock_Config+0xcc>)
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d8:	4a27      	ldr	r2, [pc, #156]	@ (8003778 <SystemClock_Config+0xcc>)
 80036da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036de:	6413      	str	r3, [r2, #64]	@ 0x40
 80036e0:	4b25      	ldr	r3, [pc, #148]	@ (8003778 <SystemClock_Config+0xcc>)
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e8:	60bb      	str	r3, [r7, #8]
 80036ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80036ec:	2300      	movs	r3, #0
 80036ee:	607b      	str	r3, [r7, #4]
 80036f0:	4b22      	ldr	r3, [pc, #136]	@ (800377c <SystemClock_Config+0xd0>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a21      	ldr	r2, [pc, #132]	@ (800377c <SystemClock_Config+0xd0>)
 80036f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	4b1f      	ldr	r3, [pc, #124]	@ (800377c <SystemClock_Config+0xd0>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003704:	607b      	str	r3, [r7, #4]
 8003706:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003708:	2302      	movs	r3, #2
 800370a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800370c:	2301      	movs	r3, #1
 800370e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003710:	2310      	movs	r3, #16
 8003712:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003714:	2302      	movs	r3, #2
 8003716:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003718:	2300      	movs	r3, #0
 800371a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800371c:	2308      	movs	r3, #8
 800371e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003720:	23a8      	movs	r3, #168	@ 0xa8
 8003722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003724:	2302      	movs	r3, #2
 8003726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003728:	2304      	movs	r3, #4
 800372a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800372c:	f107 0320 	add.w	r3, r7, #32
 8003730:	4618      	mov	r0, r3
 8003732:	f004 fa03 	bl	8007b3c <HAL_RCC_OscConfig>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800373c:	f000 fc5b 	bl	8003ff6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003740:	230f      	movs	r3, #15
 8003742:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003744:	2302      	movs	r3, #2
 8003746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800374c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003750:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003752:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003756:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003758:	f107 030c 	add.w	r3, r7, #12
 800375c:	2105      	movs	r1, #5
 800375e:	4618      	mov	r0, r3
 8003760:	f004 fc64 	bl	800802c <HAL_RCC_ClockConfig>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800376a:	f000 fc44 	bl	8003ff6 <Error_Handler>
  }
}
 800376e:	bf00      	nop
 8003770:	3750      	adds	r7, #80	@ 0x50
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	40023800 	.word	0x40023800
 800377c:	40007000 	.word	0x40007000

08003780 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b08a      	sub	sp, #40	@ 0x28
 8003784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003786:	f107 0318 	add.w	r3, r7, #24
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	605a      	str	r2, [r3, #4]
 8003790:	609a      	str	r2, [r3, #8]
 8003792:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003794:	f107 0310 	add.w	r3, r7, #16
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800379e:	463b      	mov	r3, r7
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	605a      	str	r2, [r3, #4]
 80037a6:	609a      	str	r2, [r3, #8]
 80037a8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80037aa:	4b3d      	ldr	r3, [pc, #244]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037ac:	4a3d      	ldr	r2, [pc, #244]	@ (80038a4 <MX_TIM1_Init+0x124>)
 80037ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 80037b0:	4b3b      	ldr	r3, [pc, #236]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037b2:	22a7      	movs	r2, #167	@ 0xa7
 80037b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037b6:	4b3a      	ldr	r3, [pc, #232]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80037bc:	4b38      	ldr	r3, [pc, #224]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037c4:	4b36      	ldr	r3, [pc, #216]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80037ca:	4b35      	ldr	r3, [pc, #212]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037d0:	4b33      	ldr	r3, [pc, #204]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80037d6:	4832      	ldr	r0, [pc, #200]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037d8:	f004 fe08 	bl	80083ec <HAL_TIM_Base_Init>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 80037e2:	f000 fc08 	bl	8003ff6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037ea:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80037ec:	f107 0318 	add.w	r3, r7, #24
 80037f0:	4619      	mov	r1, r3
 80037f2:	482b      	ldr	r0, [pc, #172]	@ (80038a0 <MX_TIM1_Init+0x120>)
 80037f4:	f005 fb9a 	bl	8008f2c <HAL_TIM_ConfigClockSource>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80037fe:	f000 fbfa 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003802:	4827      	ldr	r0, [pc, #156]	@ (80038a0 <MX_TIM1_Init+0x120>)
 8003804:	f004 ffc2 	bl	800878c <HAL_TIM_IC_Init>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800380e:	f000 fbf2 	bl	8003ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003812:	2300      	movs	r3, #0
 8003814:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003816:	2300      	movs	r3, #0
 8003818:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800381a:	f107 0310 	add.w	r3, r7, #16
 800381e:	4619      	mov	r1, r3
 8003820:	481f      	ldr	r0, [pc, #124]	@ (80038a0 <MX_TIM1_Init+0x120>)
 8003822:	f006 f8f7 	bl	8009a14 <HAL_TIMEx_MasterConfigSynchronization>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 800382c:	f000 fbe3 	bl	8003ff6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003830:	2300      	movs	r3, #0
 8003832:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003834:	2301      	movs	r3, #1
 8003836:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003838:	2300      	movs	r3, #0
 800383a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003840:	463b      	mov	r3, r7
 8003842:	2200      	movs	r2, #0
 8003844:	4619      	mov	r1, r3
 8003846:	4816      	ldr	r0, [pc, #88]	@ (80038a0 <MX_TIM1_Init+0x120>)
 8003848:	f005 fa12 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8003852:	f000 fbd0 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003856:	463b      	mov	r3, r7
 8003858:	2204      	movs	r2, #4
 800385a:	4619      	mov	r1, r3
 800385c:	4810      	ldr	r0, [pc, #64]	@ (80038a0 <MX_TIM1_Init+0x120>)
 800385e:	f005 fa07 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8003868:	f000 fbc5 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800386c:	463b      	mov	r3, r7
 800386e:	2208      	movs	r2, #8
 8003870:	4619      	mov	r1, r3
 8003872:	480b      	ldr	r0, [pc, #44]	@ (80038a0 <MX_TIM1_Init+0x120>)
 8003874:	f005 f9fc 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800387e:	f000 fbba 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003882:	463b      	mov	r3, r7
 8003884:	220c      	movs	r2, #12
 8003886:	4619      	mov	r1, r3
 8003888:	4805      	ldr	r0, [pc, #20]	@ (80038a0 <MX_TIM1_Init+0x120>)
 800388a:	f005 f9f1 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8003894:	f000 fbaf 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
}
 8003898:	bf00      	nop
 800389a:	3728      	adds	r7, #40	@ 0x28
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	200004c8 	.word	0x200004c8
 80038a4:	40010000 	.word	0x40010000

080038a8 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08e      	sub	sp, #56	@ 0x38
 80038ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	605a      	str	r2, [r3, #4]
 80038b8:	609a      	str	r2, [r3, #8]
 80038ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038bc:	f107 0320 	add.w	r3, r7, #32
 80038c0:	2200      	movs	r2, #0
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038c6:	1d3b      	adds	r3, r7, #4
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	609a      	str	r2, [r3, #8]
 80038d0:	60da      	str	r2, [r3, #12]
 80038d2:	611a      	str	r2, [r3, #16]
 80038d4:	615a      	str	r2, [r3, #20]
 80038d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038d8:	4b32      	ldr	r3, [pc, #200]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 80038da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80038e0:	4b30      	ldr	r3, [pc, #192]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 80038e2:	2201      	movs	r2, #1
 80038e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038e6:	4b2f      	ldr	r3, [pc, #188]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 80038ec:	4b2d      	ldr	r3, [pc, #180]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 80038ee:	f241 0267 	movw	r2, #4199	@ 0x1067
 80038f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f4:	4b2b      	ldr	r3, [pc, #172]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038fa:	4b2a      	ldr	r3, [pc, #168]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 80038fc:	2280      	movs	r2, #128	@ 0x80
 80038fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003900:	4828      	ldr	r0, [pc, #160]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 8003902:	f004 fd73 	bl	80083ec <HAL_TIM_Base_Init>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800390c:	f000 fb73 	bl	8003ff6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003910:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003914:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003916:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800391a:	4619      	mov	r1, r3
 800391c:	4821      	ldr	r0, [pc, #132]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 800391e:	f005 fb05 	bl	8008f2c <HAL_TIM_ConfigClockSource>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003928:	f000 fb65 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800392c:	481d      	ldr	r0, [pc, #116]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 800392e:	f004 fe15 	bl	800855c <HAL_TIM_PWM_Init>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003938:	f000 fb5d 	bl	8003ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800393c:	2300      	movs	r3, #0
 800393e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003940:	2300      	movs	r3, #0
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003944:	f107 0320 	add.w	r3, r7, #32
 8003948:	4619      	mov	r1, r3
 800394a:	4816      	ldr	r0, [pc, #88]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 800394c:	f006 f862 	bl	8009a14 <HAL_TIMEx_MasterConfigSynchronization>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003956:	f000 fb4e 	bl	8003ff6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800395a:	2360      	movs	r3, #96	@ 0x60
 800395c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003966:	2300      	movs	r3, #0
 8003968:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800396a:	1d3b      	adds	r3, r7, #4
 800396c:	2200      	movs	r2, #0
 800396e:	4619      	mov	r1, r3
 8003970:	480c      	ldr	r0, [pc, #48]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 8003972:	f005 fa19 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800397c:	f000 fb3b 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003980:	1d3b      	adds	r3, r7, #4
 8003982:	2204      	movs	r2, #4
 8003984:	4619      	mov	r1, r3
 8003986:	4807      	ldr	r0, [pc, #28]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 8003988:	f005 fa0e 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8003992:	f000 fb30 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003996:	4803      	ldr	r0, [pc, #12]	@ (80039a4 <MX_TIM2_Init+0xfc>)
 8003998:	f001 ff56 	bl	8005848 <HAL_TIM_MspPostInit>
}
 800399c:	bf00      	nop
 800399e:	3738      	adds	r7, #56	@ 0x38
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	20000510 	.word	0x20000510

080039a8 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b08a      	sub	sp, #40	@ 0x28
 80039ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ae:	f107 0320 	add.w	r3, r7, #32
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039b8:	1d3b      	adds	r3, r7, #4
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	605a      	str	r2, [r3, #4]
 80039c0:	609a      	str	r2, [r3, #8]
 80039c2:	60da      	str	r2, [r3, #12]
 80039c4:	611a      	str	r2, [r3, #16]
 80039c6:	615a      	str	r2, [r3, #20]
 80039c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80039ca:	4b27      	ldr	r3, [pc, #156]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039cc:	4a27      	ldr	r2, [pc, #156]	@ (8003a6c <MX_TIM3_Init+0xc4>)
 80039ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80039d0:	4b25      	ldr	r3, [pc, #148]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039d2:	2201      	movs	r2, #1
 80039d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039d6:	4b24      	ldr	r3, [pc, #144]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039d8:	2200      	movs	r2, #0
 80039da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 80039dc:	4b22      	ldr	r3, [pc, #136]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039de:	f241 0267 	movw	r2, #4199	@ 0x1067
 80039e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039e4:	4b20      	ldr	r3, [pc, #128]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80039f0:	481d      	ldr	r0, [pc, #116]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 80039f2:	f004 fdb3 	bl	800855c <HAL_TIM_PWM_Init>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80039fc:	f000 fafb 	bl	8003ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a00:	2300      	movs	r3, #0
 8003a02:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a04:	2300      	movs	r3, #0
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a08:	f107 0320 	add.w	r3, r7, #32
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4816      	ldr	r0, [pc, #88]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 8003a10:	f006 f800 	bl	8009a14 <HAL_TIMEx_MasterConfigSynchronization>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003a1a:	f000 faec 	bl	8003ff6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a1e:	2360      	movs	r3, #96	@ 0x60
 8003a20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a26:	2300      	movs	r3, #0
 8003a28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a2e:	1d3b      	adds	r3, r7, #4
 8003a30:	2208      	movs	r2, #8
 8003a32:	4619      	mov	r1, r3
 8003a34:	480c      	ldr	r0, [pc, #48]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 8003a36:	f005 f9b7 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8003a40:	f000 fad9 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a44:	1d3b      	adds	r3, r7, #4
 8003a46:	220c      	movs	r2, #12
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4807      	ldr	r0, [pc, #28]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 8003a4c:	f005 f9ac 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003a56:	f000 face 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003a5a:	4803      	ldr	r0, [pc, #12]	@ (8003a68 <MX_TIM3_Init+0xc0>)
 8003a5c:	f001 fef4 	bl	8005848 <HAL_TIM_MspPostInit>
}
 8003a60:	bf00      	nop
 8003a62:	3728      	adds	r7, #40	@ 0x28
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	20000558 	.word	0x20000558
 8003a6c:	40000400 	.word	0x40000400

08003a70 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a76:	f107 0308 	add.w	r3, r7, #8
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	605a      	str	r2, [r3, #4]
 8003a80:	609a      	str	r2, [r3, #8]
 8003a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a84:	463b      	mov	r3, r7
 8003a86:	2200      	movs	r2, #0
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8003b08 <MX_TIM5_Init+0x98>)
 8003a90:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8003a92:	4b1c      	ldr	r3, [pc, #112]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003a94:	2253      	movs	r2, #83	@ 0x53
 8003a96:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a98:	4b1a      	ldr	r3, [pc, #104]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003a9e:	4b19      	ldr	r3, [pc, #100]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aa6:	4b17      	ldr	r3, [pc, #92]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003aac:	4b15      	ldr	r3, [pc, #84]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003aae:	2280      	movs	r2, #128	@ 0x80
 8003ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003ab2:	4814      	ldr	r0, [pc, #80]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003ab4:	f004 fc9a 	bl	80083ec <HAL_TIM_Base_Init>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003abe:	f000 fa9a 	bl	8003ff6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ac2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ac6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003ac8:	f107 0308 	add.w	r3, r7, #8
 8003acc:	4619      	mov	r1, r3
 8003ace:	480d      	ldr	r0, [pc, #52]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003ad0:	f005 fa2c 	bl	8008f2c <HAL_TIM_ConfigClockSource>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003ada:	f000 fa8c 	bl	8003ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003ae6:	463b      	mov	r3, r7
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4806      	ldr	r0, [pc, #24]	@ (8003b04 <MX_TIM5_Init+0x94>)
 8003aec:	f005 ff92 	bl	8009a14 <HAL_TIMEx_MasterConfigSynchronization>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003af6:	f000 fa7e 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
}
 8003afa:	bf00      	nop
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200005a0 	.word	0x200005a0
 8003b08:	40000c00 	.word	0x40000c00

08003b0c <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	@ 0x28
 8003b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b12:	f107 0318 	add.w	r3, r7, #24
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	605a      	str	r2, [r3, #4]
 8003b1c:	609a      	str	r2, [r3, #8]
 8003b1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b20:	f107 0310 	add.w	r3, r7, #16
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003b2a:	463b      	mov	r3, r7
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	605a      	str	r2, [r3, #4]
 8003b32:	609a      	str	r2, [r3, #8]
 8003b34:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003b36:	4b3d      	ldr	r3, [pc, #244]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b38:	4a3d      	ldr	r2, [pc, #244]	@ (8003c30 <MX_TIM8_Init+0x124>)
 8003b3a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8003b3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b3e:	22a7      	movs	r2, #167	@ 0xa7
 8003b40:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b42:	4b3a      	ldr	r3, [pc, #232]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003b48:	4b38      	ldr	r3, [pc, #224]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b4e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b50:	4b36      	ldr	r3, [pc, #216]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003b56:	4b35      	ldr	r3, [pc, #212]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b5c:	4b33      	ldr	r3, [pc, #204]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003b62:	4832      	ldr	r0, [pc, #200]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b64:	f004 fc42 	bl	80083ec <HAL_TIM_Base_Init>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8003b6e:	f000 fa42 	bl	8003ff6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b76:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003b78:	f107 0318 	add.w	r3, r7, #24
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	482b      	ldr	r0, [pc, #172]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b80:	f005 f9d4 	bl	8008f2c <HAL_TIM_ConfigClockSource>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003b8a:	f000 fa34 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8003b8e:	4827      	ldr	r0, [pc, #156]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003b90:	f004 fdfc 	bl	800878c <HAL_TIM_IC_Init>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8003b9a:	f000 fa2c 	bl	8003ff6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003ba6:	f107 0310 	add.w	r3, r7, #16
 8003baa:	4619      	mov	r1, r3
 8003bac:	481f      	ldr	r0, [pc, #124]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003bae:	f005 ff31 	bl	8009a14 <HAL_TIMEx_MasterConfigSynchronization>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8003bb8:	f000 fa1d 	bl	8003ff6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003bcc:	463b      	mov	r3, r7
 8003bce:	2200      	movs	r2, #0
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4816      	ldr	r0, [pc, #88]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003bd4:	f005 f84c 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8003bde:	f000 fa0a 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003be2:	463b      	mov	r3, r7
 8003be4:	2204      	movs	r2, #4
 8003be6:	4619      	mov	r1, r3
 8003be8:	4810      	ldr	r0, [pc, #64]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003bea:	f005 f841 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8003bf4:	f000 f9ff 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003bf8:	463b      	mov	r3, r7
 8003bfa:	2208      	movs	r2, #8
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	480b      	ldr	r0, [pc, #44]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003c00:	f005 f836 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 8003c0a:	f000 f9f4 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003c0e:	463b      	mov	r3, r7
 8003c10:	220c      	movs	r2, #12
 8003c12:	4619      	mov	r1, r3
 8003c14:	4805      	ldr	r0, [pc, #20]	@ (8003c2c <MX_TIM8_Init+0x120>)
 8003c16:	f005 f82b 	bl	8008c70 <HAL_TIM_IC_ConfigChannel>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8003c20:	f000 f9e9 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */
}
 8003c24:	bf00      	nop
 8003c26:	3728      	adds	r7, #40	@ 0x28
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	200005e8 	.word	0x200005e8
 8003c30:	40010400 	.word	0x40010400

08003c34 <MX_TIM9_Init>:
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b088      	sub	sp, #32
 8003c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c3a:	1d3b      	adds	r3, r7, #4
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	605a      	str	r2, [r3, #4]
 8003c42:	609a      	str	r2, [r3, #8]
 8003c44:	60da      	str	r2, [r3, #12]
 8003c46:	611a      	str	r2, [r3, #16]
 8003c48:	615a      	str	r2, [r3, #20]
 8003c4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c4e:	4a20      	ldr	r2, [pc, #128]	@ (8003cd0 <MX_TIM9_Init+0x9c>)
 8003c50:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 8003c52:	4b1e      	ldr	r3, [pc, #120]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c58:	4b1c      	ldr	r3, [pc, #112]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8799;
 8003c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c60:	f242 225f 	movw	r2, #8799	@ 0x225f
 8003c64:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c66:	4b19      	ldr	r3, [pc, #100]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c6c:	4b17      	ldr	r3, [pc, #92]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003c72:	4816      	ldr	r0, [pc, #88]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c74:	f004 fc72 	bl	800855c <HAL_TIM_PWM_Init>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8003c7e:	f000 f9ba 	bl	8003ff6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c82:	2360      	movs	r3, #96	@ 0x60
 8003c84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c92:	1d3b      	adds	r3, r7, #4
 8003c94:	2200      	movs	r2, #0
 8003c96:	4619      	mov	r1, r3
 8003c98:	480c      	ldr	r0, [pc, #48]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003c9a:	f005 f885 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8003ca4:	f000 f9a7 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003ca8:	1d3b      	adds	r3, r7, #4
 8003caa:	2204      	movs	r2, #4
 8003cac:	4619      	mov	r1, r3
 8003cae:	4807      	ldr	r0, [pc, #28]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003cb0:	f005 f87a 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8003cba:	f000 f99c 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003cbe:	4803      	ldr	r0, [pc, #12]	@ (8003ccc <MX_TIM9_Init+0x98>)
 8003cc0:	f001 fdc2 	bl	8005848 <HAL_TIM_MspPostInit>
}
 8003cc4:	bf00      	nop
 8003cc6:	3720      	adds	r7, #32
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	20000630 	.word	0x20000630
 8003cd0:	40014000 	.word	0x40014000

08003cd4 <MX_TIM12_Init>:
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cda:	1d3b      	adds	r3, r7, #4
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	611a      	str	r2, [r3, #16]
 8003ce8:	615a      	str	r2, [r3, #20]
 8003cea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003cec:	4b1f      	ldr	r3, [pc, #124]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003cee:	4a20      	ldr	r2, [pc, #128]	@ (8003d70 <MX_TIM12_Init+0x9c>)
 8003cf0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 8003cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4199;
 8003cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d00:	f241 0267 	movw	r2, #4199	@ 0x1067
 8003d04:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d06:	4b19      	ldr	r3, [pc, #100]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003d0c:	4b17      	ldr	r3, [pc, #92]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d0e:	2280      	movs	r2, #128	@ 0x80
 8003d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003d12:	4816      	ldr	r0, [pc, #88]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d14:	f004 fc22 	bl	800855c <HAL_TIM_PWM_Init>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8003d1e:	f000 f96a 	bl	8003ff6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d22:	2360      	movs	r3, #96	@ 0x60
 8003d24:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d32:	1d3b      	adds	r3, r7, #4
 8003d34:	2200      	movs	r2, #0
 8003d36:	4619      	mov	r1, r3
 8003d38:	480c      	ldr	r0, [pc, #48]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d3a:	f005 f835 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8003d44:	f000 f957 	bl	8003ff6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d48:	1d3b      	adds	r3, r7, #4
 8003d4a:	2204      	movs	r2, #4
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4807      	ldr	r0, [pc, #28]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d50:	f005 f82a 	bl	8008da8 <HAL_TIM_PWM_ConfigChannel>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8003d5a:	f000 f94c 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003d5e:	4803      	ldr	r0, [pc, #12]	@ (8003d6c <MX_TIM12_Init+0x98>)
 8003d60:	f001 fd72 	bl	8005848 <HAL_TIM_MspPostInit>
}
 8003d64:	bf00      	nop
 8003d66:	3720      	adds	r7, #32
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	20000678 	.word	0x20000678
 8003d70:	40001800 	.word	0x40001800

08003d74 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003d78:	4b11      	ldr	r3, [pc, #68]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003d7a:	4a12      	ldr	r2, [pc, #72]	@ (8003dc4 <MX_USART1_UART_Init+0x50>)
 8003d7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003d7e:	4b10      	ldr	r3, [pc, #64]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003d80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d86:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d92:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d98:	4b09      	ldr	r3, [pc, #36]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003d9a:	220c      	movs	r2, #12
 8003d9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d9e:	4b08      	ldr	r3, [pc, #32]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003da4:	4b06      	ldr	r3, [pc, #24]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003daa:	4805      	ldr	r0, [pc, #20]	@ (8003dc0 <MX_USART1_UART_Init+0x4c>)
 8003dac:	f005 fec2 	bl	8009b34 <HAL_UART_Init>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003db6:	f000 f91e 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */
}
 8003dba:	bf00      	nop
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	200006c0 	.word	0x200006c0
 8003dc4:	40011000 	.word	0x40011000

08003dc8 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003dcc:	4b11      	ldr	r3, [pc, #68]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003dce:	4a12      	ldr	r2, [pc, #72]	@ (8003e18 <MX_USART3_UART_Init+0x50>)
 8003dd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003dd2:	4b10      	ldr	r3, [pc, #64]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003dd4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003dd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003dda:	4b0e      	ldr	r3, [pc, #56]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003de0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003de6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003dec:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003dee:	220c      	movs	r2, #12
 8003df0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003df2:	4b08      	ldr	r3, [pc, #32]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003df8:	4b06      	ldr	r3, [pc, #24]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003dfe:	4805      	ldr	r0, [pc, #20]	@ (8003e14 <MX_USART3_UART_Init+0x4c>)
 8003e00:	f005 fe98 	bl	8009b34 <HAL_UART_Init>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003e0a:	f000 f8f4 	bl	8003ff6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 8003e0e:	bf00      	nop
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	20000708 	.word	0x20000708
 8003e18:	40004800 	.word	0x40004800

08003e1c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b08c      	sub	sp, #48	@ 0x30
 8003e20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e22:	f107 031c 	add.w	r3, r7, #28
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	605a      	str	r2, [r3, #4]
 8003e2c:	609a      	str	r2, [r3, #8]
 8003e2e:	60da      	str	r2, [r3, #12]
 8003e30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e32:	2300      	movs	r3, #0
 8003e34:	61bb      	str	r3, [r7, #24]
 8003e36:	4b65      	ldr	r3, [pc, #404]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3a:	4a64      	ldr	r2, [pc, #400]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e3c:	f043 0310 	orr.w	r3, r3, #16
 8003e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e42:	4b62      	ldr	r3, [pc, #392]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	f003 0310 	and.w	r3, r3, #16
 8003e4a:	61bb      	str	r3, [r7, #24]
 8003e4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
 8003e52:	4b5e      	ldr	r3, [pc, #376]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e56:	4a5d      	ldr	r2, [pc, #372]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e58:	f043 0304 	orr.w	r3, r3, #4
 8003e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e5e:	4b5b      	ldr	r3, [pc, #364]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	4b57      	ldr	r3, [pc, #348]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e72:	4a56      	ldr	r2, [pc, #344]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e7a:	4b54      	ldr	r3, [pc, #336]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	4b50      	ldr	r3, [pc, #320]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8e:	4a4f      	ldr	r2, [pc, #316]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e96:	4b4d      	ldr	r3, [pc, #308]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	4b49      	ldr	r3, [pc, #292]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	4a48      	ldr	r2, [pc, #288]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003eac:	f043 0302 	orr.w	r3, r3, #2
 8003eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eb2:	4b46      	ldr	r3, [pc, #280]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	60bb      	str	r3, [r7, #8]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	607b      	str	r3, [r7, #4]
 8003ec2:	4b42      	ldr	r3, [pc, #264]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec6:	4a41      	ldr	r2, [pc, #260]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003ec8:	f043 0308 	orr.w	r3, r3, #8
 8003ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ece:	4b3f      	ldr	r3, [pc, #252]	@ (8003fcc <MX_GPIO_Init+0x1b0>)
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	607b      	str	r3, [r7, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 | GPIO_PIN_0 | GPIO_PIN_2, GPIO_PIN_RESET);
 8003eda:	2200      	movs	r2, #0
 8003edc:	f242 0105 	movw	r1, #8197	@ 0x2005
 8003ee0:	483b      	ldr	r0, [pc, #236]	@ (8003fd0 <MX_GPIO_Init+0x1b4>)
 8003ee2:	f002 fcbf 	bl	8006864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Trig_1_Pin | Trig_2_Pin | Trig_3_Pin, GPIO_PIN_RESET);
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f44f 41a8 	mov.w	r1, #21504	@ 0x5400
 8003eec:	4839      	ldr	r0, [pc, #228]	@ (8003fd4 <MX_GPIO_Init+0x1b8>)
 8003eee:	f002 fcb9 	bl	8006864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Trig_8_Pin | Trig_7_Pin | Trig_6_Pin | Trig_5_Pin, GPIO_PIN_RESET);
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8003ef8:	4837      	ldr	r0, [pc, #220]	@ (8003fd8 <MX_GPIO_Init+0x1bc>)
 8003efa:	f002 fcb3 	bl	8006864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_4_GPIO_Port, Trig_4_Pin, GPIO_PIN_RESET);
 8003efe:	2200      	movs	r2, #0
 8003f00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003f04:	4835      	ldr	r0, [pc, #212]	@ (8003fdc <MX_GPIO_Init+0x1c0>)
 8003f06:	f002 fcad 	bl	8006864 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_0 | GPIO_PIN_2;
 8003f0a:	f242 0305 	movw	r3, #8197	@ 0x2005
 8003f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f10:	2301      	movs	r3, #1
 8003f12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f1c:	f107 031c 	add.w	r3, r7, #28
 8003f20:	4619      	mov	r1, r3
 8003f22:	482b      	ldr	r0, [pc, #172]	@ (8003fd0 <MX_GPIO_Init+0x1b4>)
 8003f24:	f002 faea 	bl	80064fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_1_Pin Trig_2_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = Trig_1_Pin | Trig_2_Pin | Trig_3_Pin;
 8003f28:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 8003f2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f32:	2300      	movs	r3, #0
 8003f34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f36:	2300      	movs	r3, #0
 8003f38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f3a:	f107 031c 	add.w	r3, r7, #28
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4824      	ldr	r0, [pc, #144]	@ (8003fd4 <MX_GPIO_Init+0x1b8>)
 8003f42:	f002 fadb 	bl	80064fc <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_8_Pin Trig_7_Pin Trig_6_Pin Trig_5_Pin */
  GPIO_InitStruct.Pin = Trig_8_Pin | Trig_7_Pin | Trig_6_Pin | Trig_5_Pin;
 8003f46:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003f4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f50:	2300      	movs	r3, #0
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f54:	2300      	movs	r3, #0
 8003f56:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f58:	f107 031c 	add.w	r3, r7, #28
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	481e      	ldr	r0, [pc, #120]	@ (8003fd8 <MX_GPIO_Init+0x1bc>)
 8003f60:	f002 facc 	bl	80064fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_4_Pin */
  GPIO_InitStruct.Pin = Trig_4_Pin;
 8003f64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f72:	2300      	movs	r3, #0
 8003f74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Trig_4_GPIO_Port, &GPIO_InitStruct);
 8003f76:	f107 031c 	add.w	r3, r7, #28
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	4817      	ldr	r0, [pc, #92]	@ (8003fdc <MX_GPIO_Init+0x1c0>)
 8003f7e:	f002 fabd 	bl	80064fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /*Configure GPIO pins : PC0 (GREEN BUTTON) and PC2 (RED BUTTON) */
  // Active LOW dengan internal pull-up
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2;
 8003f82:	2305      	movs	r3, #5
 8003f84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f86:	2300      	movs	r3, #0
 8003f88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f8e:	f107 031c 	add.w	r3, r7, #28
 8003f92:	4619      	mov	r1, r3
 8003f94:	480e      	ldr	r0, [pc, #56]	@ (8003fd0 <MX_GPIO_Init+0x1b4>)
 8003f96:	f002 fab1 	bl	80064fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 (BUZZER/LED indicator) */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003f9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fac:	f107 031c 	add.w	r3, r7, #28
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4807      	ldr	r0, [pc, #28]	@ (8003fd0 <MX_GPIO_Init+0x1b4>)
 8003fb4:	f002 faa2 	bl	80064fc <HAL_GPIO_Init>

  // Set PC13 initial state to OFF
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003fbe:	4804      	ldr	r0, [pc, #16]	@ (8003fd0 <MX_GPIO_Init+0x1b4>)
 8003fc0:	f002 fc50 	bl	8006864 <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003fc4:	bf00      	nop
 8003fc6:	3730      	adds	r7, #48	@ 0x30
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40023800 	.word	0x40023800
 8003fd0:	40020800 	.word	0x40020800
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	40020c00 	.word	0x40020c00
 8003fdc:	40020000 	.word	0x40020000

08003fe0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// Forward interrupt to sensor library
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  HC_SR04_Capture_Callback(htim);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7fd fb4d 	bl	8001688 <HC_SR04_Capture_Callback>
}
 8003fee:	bf00      	nop
 8003ff0:	3708      	adds	r7, #8
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ffa:	b672      	cpsid	i
}
 8003ffc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8003ffe:	bf00      	nop
 8004000:	e7fd      	b.n	8003ffe <Error_Handler+0x8>

08004002 <ModbusMaster_Init>:

/**
 * @brief Initialize Modbus Master
 */
void ModbusMaster_Init(ModbusMaster_t *modbus, UART_HandleTypeDef *huart, uint32_t timeout_ms)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b084      	sub	sp, #16
 8004006:	af00      	add	r7, sp, #0
 8004008:	60f8      	str	r0, [r7, #12]
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	607a      	str	r2, [r7, #4]
    modbus->huart = huart;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	601a      	str	r2, [r3, #0]
    modbus->timeout_ms = timeout_ms;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    modbus->tx_length = 0;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    modbus->rx_length = 0;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    memset(modbus->tx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	3304      	adds	r3, #4
 8004030:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004034:	2100      	movs	r1, #0
 8004036:	4618      	mov	r0, r3
 8004038:	f007 feba 	bl	800bdb0 <memset>
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004046:	2100      	movs	r1, #0
 8004048:	4618      	mov	r0, r3
 800404a:	f007 feb1 	bl	800bdb0 <memset>
}
 800404e:	bf00      	nop
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <ModbusMaster_FlushRxBuffer>:
/**
 * @brief Flush UART RX buffer (Fix 4: Clear stale data)
 * This prevents CRC errors from old/corrupt data in buffer
 */
void ModbusMaster_FlushRxBuffer(UART_HandleTypeDef *huart)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
    uint8_t dummy;
    // Read and discard any pending data in RX buffer (with short timeout)
    while (HAL_UART_Receive(huart, &dummy, 1, 10) == HAL_OK) {
 800405e:	bf00      	nop
 8004060:	f107 010f 	add.w	r1, r7, #15
 8004064:	230a      	movs	r3, #10
 8004066:	2201      	movs	r2, #1
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f005 fe3e 	bl	8009cea <HAL_UART_Receive>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d0f5      	beq.n	8004060 <ModbusMaster_FlushRxBuffer+0xa>
        // Empty loop - just draining the buffer
    }
}
 8004074:	bf00      	nop
 8004076:	bf00      	nop
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <ModbusMaster_CRC16>:
/**
 * @brief Calculate Modbus CRC16
 * CRC16-MODBUS (Polynomial: 0xA001, Init: 0xFFFF, RefIn: true, RefOut: true)
 */
uint16_t ModbusMaster_CRC16(uint8_t *buffer, uint16_t length)
{
 800407e:	b480      	push	{r7}
 8004080:	b085      	sub	sp, #20
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	460b      	mov	r3, r1
 8004088:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 800408a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800408e:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 8004090:	2300      	movs	r3, #0
 8004092:	81bb      	strh	r3, [r7, #12]
 8004094:	e026      	b.n	80040e4 <ModbusMaster_CRC16+0x66>
        crc ^= buffer[i];
 8004096:	89bb      	ldrh	r3, [r7, #12]
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	4413      	add	r3, r2
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	89fb      	ldrh	r3, [r7, #14]
 80040a2:	4053      	eors	r3, r2
 80040a4:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 80040a6:	2300      	movs	r3, #0
 80040a8:	72fb      	strb	r3, [r7, #11]
 80040aa:	e015      	b.n	80040d8 <ModbusMaster_CRC16+0x5a>
            if (crc & 0x0001) {
 80040ac:	89fb      	ldrh	r3, [r7, #14]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <ModbusMaster_CRC16+0x4e>
                crc >>= 1;
 80040b6:	89fb      	ldrh	r3, [r7, #14]
 80040b8:	085b      	lsrs	r3, r3, #1
 80040ba:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 80040bc:	89fb      	ldrh	r3, [r7, #14]
 80040be:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80040c2:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80040c6:	43db      	mvns	r3, r3
 80040c8:	81fb      	strh	r3, [r7, #14]
 80040ca:	e002      	b.n	80040d2 <ModbusMaster_CRC16+0x54>
            } else {
                crc >>= 1;
 80040cc:	89fb      	ldrh	r3, [r7, #14]
 80040ce:	085b      	lsrs	r3, r3, #1
 80040d0:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80040d2:	7afb      	ldrb	r3, [r7, #11]
 80040d4:	3301      	adds	r3, #1
 80040d6:	72fb      	strb	r3, [r7, #11]
 80040d8:	7afb      	ldrb	r3, [r7, #11]
 80040da:	2b07      	cmp	r3, #7
 80040dc:	d9e6      	bls.n	80040ac <ModbusMaster_CRC16+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 80040de:	89bb      	ldrh	r3, [r7, #12]
 80040e0:	3301      	adds	r3, #1
 80040e2:	81bb      	strh	r3, [r7, #12]
 80040e4:	89ba      	ldrh	r2, [r7, #12]
 80040e6:	887b      	ldrh	r3, [r7, #2]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d3d4      	bcc.n	8004096 <ModbusMaster_CRC16+0x18>
            }
        }
    }

    return crc;
 80040ec:	89fb      	ldrh	r3, [r7, #14]
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3714      	adds	r7, #20
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <ModbusMaster_VerifyCRC>:

/**
 * @brief Verify CRC of received frame
 */
static bool ModbusMaster_VerifyCRC(uint8_t *buffer, uint16_t length)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b084      	sub	sp, #16
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
 8004102:	460b      	mov	r3, r1
 8004104:	807b      	strh	r3, [r7, #2]
    if (length < 4) return false;  // Minimum frame: addr(1) + fc(1) + data(0+) + crc(2)
 8004106:	887b      	ldrh	r3, [r7, #2]
 8004108:	2b03      	cmp	r3, #3
 800410a:	d801      	bhi.n	8004110 <ModbusMaster_VerifyCRC+0x16>
 800410c:	2300      	movs	r3, #0
 800410e:	e020      	b.n	8004152 <ModbusMaster_VerifyCRC+0x58>

    // Calculate CRC of data (excluding last 2 bytes which is the CRC)
    uint16_t calculated_crc = ModbusMaster_CRC16(buffer, length - 2);
 8004110:	887b      	ldrh	r3, [r7, #2]
 8004112:	3b02      	subs	r3, #2
 8004114:	b29b      	uxth	r3, r3
 8004116:	4619      	mov	r1, r3
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff ffb0 	bl	800407e <ModbusMaster_CRC16>
 800411e:	4603      	mov	r3, r0
 8004120:	81fb      	strh	r3, [r7, #14]

    // Extract received CRC (CRC is sent LSB first)
    uint16_t received_crc = (uint16_t)buffer[length - 1] << 8 | buffer[length - 2];
 8004122:	887b      	ldrh	r3, [r7, #2]
 8004124:	3b01      	subs	r3, #1
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	4413      	add	r3, r2
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	b21b      	sxth	r3, r3
 800412e:	021b      	lsls	r3, r3, #8
 8004130:	b21a      	sxth	r2, r3
 8004132:	887b      	ldrh	r3, [r7, #2]
 8004134:	3b02      	subs	r3, #2
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	440b      	add	r3, r1
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	b21b      	sxth	r3, r3
 800413e:	4313      	orrs	r3, r2
 8004140:	b21b      	sxth	r3, r3
 8004142:	81bb      	strh	r3, [r7, #12]

    return (calculated_crc == received_crc);
 8004144:	89fa      	ldrh	r2, [r7, #14]
 8004146:	89bb      	ldrh	r3, [r7, #12]
 8004148:	429a      	cmp	r2, r3
 800414a:	bf0c      	ite	eq
 800414c:	2301      	moveq	r3, #1
 800414e:	2300      	movne	r3, #0
 8004150:	b2db      	uxtb	r3, r3
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <ModbusMaster_SendFrame>:

/**
 * @brief Send Modbus frame via UART
 */
static int ModbusMaster_SendFrame(ModbusMaster_t *modbus, uint16_t tx_length)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	460b      	mov	r3, r1
 8004164:	807b      	strh	r3, [r7, #2]
    // Calculate and append CRC
    uint16_t crc = ModbusMaster_CRC16(modbus->tx_buffer, tx_length);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	3304      	adds	r3, #4
 800416a:	887a      	ldrh	r2, [r7, #2]
 800416c:	4611      	mov	r1, r2
 800416e:	4618      	mov	r0, r3
 8004170:	f7ff ff85 	bl	800407e <ModbusMaster_CRC16>
 8004174:	4603      	mov	r3, r0
 8004176:	81fb      	strh	r3, [r7, #14]
    modbus->tx_buffer[tx_length++] = (uint8_t)(crc & 0xFF);        // CRC Low
 8004178:	887b      	ldrh	r3, [r7, #2]
 800417a:	1c5a      	adds	r2, r3, #1
 800417c:	807a      	strh	r2, [r7, #2]
 800417e:	4619      	mov	r1, r3
 8004180:	89fb      	ldrh	r3, [r7, #14]
 8004182:	b2da      	uxtb	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	440b      	add	r3, r1
 8004188:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[tx_length++] = (uint8_t)((crc >> 8) & 0xFF); // CRC High
 800418a:	89fb      	ldrh	r3, [r7, #14]
 800418c:	0a1b      	lsrs	r3, r3, #8
 800418e:	b29a      	uxth	r2, r3
 8004190:	887b      	ldrh	r3, [r7, #2]
 8004192:	1c59      	adds	r1, r3, #1
 8004194:	8079      	strh	r1, [r7, #2]
 8004196:	4619      	mov	r1, r3
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	440b      	add	r3, r1
 800419e:	711a      	strb	r2, [r3, #4]

    // Send frame
    HAL_StatusTypeDef status = HAL_UART_Transmit(modbus->huart, modbus->tx_buffer,
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6818      	ldr	r0, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	1d19      	adds	r1, r3, #4
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80041ae:	887a      	ldrh	r2, [r7, #2]
 80041b0:	f005 fd10 	bl	8009bd4 <HAL_UART_Transmit>
 80041b4:	4603      	mov	r3, r0
 80041b6:	737b      	strb	r3, [r7, #13]
                                                   tx_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 80041b8:	7b7b      	ldrb	r3, [r7, #13]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d002      	beq.n	80041c4 <ModbusMaster_SendFrame+0x6a>
        return MODBUS_ERR_TIMEOUT;
 80041be:	f04f 33ff 	mov.w	r3, #4294967295
 80041c2:	e000      	b.n	80041c6 <ModbusMaster_SendFrame+0x6c>
    }

    return MODBUS_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <ModbusMaster_ReceiveFrame>:

/**
 * @brief Receive Modbus frame via UART
 */
static int ModbusMaster_ReceiveFrame(ModbusMaster_t *modbus, uint16_t expected_length)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b084      	sub	sp, #16
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
 80041d6:	460b      	mov	r3, r1
 80041d8:	807b      	strh	r3, [r7, #2]
    // Clear RX buffer
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80041e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041e4:	2100      	movs	r1, #0
 80041e6:	4618      	mov	r0, r3
 80041e8:	f007 fde2 	bl	800bdb0 <memset>

    // Receive frame with timeout
    HAL_StatusTypeDef status = HAL_UART_Receive(modbus->huart, modbus->rx_buffer,
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6818      	ldr	r0, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80041fc:	887a      	ldrh	r2, [r7, #2]
 80041fe:	f005 fd74 	bl	8009cea <HAL_UART_Receive>
 8004202:	4603      	mov	r3, r0
 8004204:	73fb      	strb	r3, [r7, #15]
                                                  expected_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 8004206:	7bfb      	ldrb	r3, [r7, #15]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d002      	beq.n	8004212 <ModbusMaster_ReceiveFrame+0x44>
        return MODBUS_ERR_TIMEOUT;
 800420c:	f04f 33ff 	mov.w	r3, #4294967295
 8004210:	e01e      	b.n	8004250 <ModbusMaster_ReceiveFrame+0x82>
    }

    modbus->rx_length = expected_length;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	887a      	ldrh	r2, [r7, #2]
 8004216:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206

    // Verify CRC
    if (!ModbusMaster_VerifyCRC(modbus->rx_buffer, expected_length)) {
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004220:	887a      	ldrh	r2, [r7, #2]
 8004222:	4611      	mov	r1, r2
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff ff68 	bl	80040fa <ModbusMaster_VerifyCRC>
 800422a:	4603      	mov	r3, r0
 800422c:	f083 0301 	eor.w	r3, r3, #1
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <ModbusMaster_ReceiveFrame+0x6e>
        return MODBUS_ERR_CRC;
 8004236:	f06f 0301 	mvn.w	r3, #1
 800423a:	e009      	b.n	8004250 <ModbusMaster_ReceiveFrame+0x82>
    }

    // Check for exception response (function code with MSB set)
    if (modbus->rx_buffer[1] & 0x80) {
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004242:	b25b      	sxtb	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	da02      	bge.n	800424e <ModbusMaster_ReceiveFrame+0x80>
        return MODBUS_ERR_EXCEPTION;
 8004248:	f06f 0302 	mvn.w	r3, #2
 800424c:	e000      	b.n	8004250 <ModbusMaster_ReceiveFrame+0x82>
    }

    return MODBUS_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <ModbusMaster_WriteSingleRegister>:
 * Frame format: [Addr][FC][Reg_Hi][Reg_Lo][Val_Hi][Val_Lo][CRC_Lo][CRC_Hi]
 * Response: Same as request if successful
 */
int ModbusMaster_WriteSingleRegister(ModbusMaster_t *modbus, uint8_t slave_addr,
                                      uint16_t reg_addr, uint16_t reg_value)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	4608      	mov	r0, r1
 8004262:	4611      	mov	r1, r2
 8004264:	461a      	mov	r2, r3
 8004266:	4603      	mov	r3, r0
 8004268:	72fb      	strb	r3, [r7, #11]
 800426a:	460b      	mov	r3, r1
 800426c:	813b      	strh	r3, [r7, #8]
 800426e:	4613      	mov	r3, r2
 8004270:	80fb      	strh	r3, [r7, #6]
    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	7afa      	ldrb	r2, [r7, #11]
 8004276:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_WRITE_SINGLE_REG;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2206      	movs	r2, #6
 800427c:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((reg_addr >> 8) & 0xFF);  // Register address high
 800427e:	893b      	ldrh	r3, [r7, #8]
 8004280:	0a1b      	lsrs	r3, r3, #8
 8004282:	b29b      	uxth	r3, r3
 8004284:	b2da      	uxtb	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(reg_addr & 0xFF);         // Register address low
 800428a:	893b      	ldrh	r3, [r7, #8]
 800428c:	b2da      	uxtb	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((reg_value >> 8) & 0xFF); // Register value high
 8004292:	88fb      	ldrh	r3, [r7, #6]
 8004294:	0a1b      	lsrs	r3, r3, #8
 8004296:	b29b      	uxth	r3, r3
 8004298:	b2da      	uxtb	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(reg_value & 0xFF);        // Register value low
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 80042a6:	2106      	movs	r1, #6
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f7ff ff56 	bl	800415a <ModbusMaster_SendFrame>
 80042ae:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <ModbusMaster_WriteSingleRegister+0x62>
        return result;
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	e026      	b.n	8004308 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Wait for response (same format as request: 8 bytes)
    result = ModbusMaster_ReceiveFrame(modbus, 8);
 80042ba:	2108      	movs	r1, #8
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f7ff ff86 	bl	80041ce <ModbusMaster_ReceiveFrame>
 80042c2:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <ModbusMaster_WriteSingleRegister+0x76>
        return result;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	e01c      	b.n	8004308 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Verify response matches request
    if (modbus->rx_buffer[0] != slave_addr ||
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80042d4:	7afa      	ldrb	r2, [r7, #11]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d112      	bne.n	8004300 <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 80042e0:	2b06      	cmp	r3, #6
 80042e2:	d10d      	bne.n	8004300 <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	799b      	ldrb	r3, [r3, #6]
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d106      	bne.n	8004300 <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[3] != modbus->tx_buffer[3]) {
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f893 2107 	ldrb.w	r2, [r3, #263]	@ 0x107
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	79db      	ldrb	r3, [r3, #7]
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d002      	beq.n	8004306 <ModbusMaster_WriteSingleRegister+0xae>
        return MODBUS_ERR_INVALID_RESPONSE;
 8004300:	f06f 0303 	mvn.w	r3, #3
 8004304:	e000      	b.n	8004308 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    return MODBUS_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <ModbusMaster_ReadHoldingRegisters>:
 * Response: [Addr][FC][ByteCount][Data...][CRC_Lo][CRC_Hi]
 */
int ModbusMaster_ReadHoldingRegisters(ModbusMaster_t *modbus, uint8_t slave_addr,
                                       uint16_t start_addr, uint16_t num_regs,
                                       uint16_t *output_buffer)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	4608      	mov	r0, r1
 800431a:	4611      	mov	r1, r2
 800431c:	461a      	mov	r2, r3
 800431e:	4603      	mov	r3, r0
 8004320:	72fb      	strb	r3, [r7, #11]
 8004322:	460b      	mov	r3, r1
 8004324:	813b      	strh	r3, [r7, #8]
 8004326:	4613      	mov	r3, r2
 8004328:	80fb      	strh	r3, [r7, #6]
    if (num_regs == 0 || num_regs > 125) {
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <ModbusMaster_ReadHoldingRegisters+0x26>
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	2b7d      	cmp	r3, #125	@ 0x7d
 8004334:	d902      	bls.n	800433c <ModbusMaster_ReadHoldingRegisters+0x2c>
        return MODBUS_ERR_INVALID_RESPONSE;
 8004336:	f06f 0303 	mvn.w	r3, #3
 800433a:	e080      	b.n	800443e <ModbusMaster_ReadHoldingRegisters+0x12e>
    }

    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	7afa      	ldrb	r2, [r7, #11]
 8004340:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_READ_HOLDING_REG;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2203      	movs	r2, #3
 8004346:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((start_addr >> 8) & 0xFF); // Start address high
 8004348:	893b      	ldrh	r3, [r7, #8]
 800434a:	0a1b      	lsrs	r3, r3, #8
 800434c:	b29b      	uxth	r3, r3
 800434e:	b2da      	uxtb	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(start_addr & 0xFF);        // Start address low
 8004354:	893b      	ldrh	r3, [r7, #8]
 8004356:	b2da      	uxtb	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((num_regs >> 8) & 0xFF);   // Number of regs high
 800435c:	88fb      	ldrh	r3, [r7, #6]
 800435e:	0a1b      	lsrs	r3, r3, #8
 8004360:	b29b      	uxth	r3, r3
 8004362:	b2da      	uxtb	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(num_regs & 0xFF);          // Number of regs low
 8004368:	88fb      	ldrh	r3, [r7, #6]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 8004370:	2106      	movs	r1, #6
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f7ff fef1 	bl	800415a <ModbusMaster_SendFrame>
 8004378:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d001      	beq.n	8004384 <ModbusMaster_ReadHoldingRegisters+0x74>
        return result;
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	e05c      	b.n	800443e <ModbusMaster_ReadHoldingRegisters+0x12e>
    }

    // Calculate expected response length: Addr(1) + FC(1) + ByteCount(1) + Data(n*2) + CRC(2)
    uint16_t expected_length = 3 + (num_regs * 2) + 2;
 8004384:	88fb      	ldrh	r3, [r7, #6]
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	b29b      	uxth	r3, r3
 800438a:	3305      	adds	r3, #5
 800438c:	82fb      	strh	r3, [r7, #22]

    // Receive response
    result = ModbusMaster_ReceiveFrame(modbus, expected_length);
 800438e:	8afb      	ldrh	r3, [r7, #22]
 8004390:	4619      	mov	r1, r3
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f7ff ff1b 	bl	80041ce <ModbusMaster_ReceiveFrame>
 8004398:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <ModbusMaster_ReadHoldingRegisters+0x94>
        return result;
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	e04c      	b.n	800443e <ModbusMaster_ReadHoldingRegisters+0x12e>
    }

    // Verify response header
    if (modbus->rx_buffer[0] != slave_addr ||
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80043aa:	7afa      	ldrb	r2, [r7, #11]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d10c      	bne.n	80043ca <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 80043b6:	2b03      	cmp	r3, #3
 80043b8:	d107      	bne.n	80043ca <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[2] != (num_regs * 2)) {
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80043c0:	461a      	mov	r2, r3
 80043c2:	88fb      	ldrh	r3, [r7, #6]
 80043c4:	005b      	lsls	r3, r3, #1
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d010      	beq.n	80043ec <ModbusMaster_ReadHoldingRegisters+0xdc>
        printf("[Modbus RX] INVALID RESPONSE! Addr=%02X FC=%02X ByteCount=%02X\r\n",
               modbus->rx_buffer[0], modbus->rx_buffer[1], modbus->rx_buffer[2]);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
        printf("[Modbus RX] INVALID RESPONSE! Addr=%02X FC=%02X ByteCount=%02X\r\n",
 80043d0:	4619      	mov	r1, r3
               modbus->rx_buffer[0], modbus->rx_buffer[1], modbus->rx_buffer[2]);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
        printf("[Modbus RX] INVALID RESPONSE! Addr=%02X FC=%02X ByteCount=%02X\r\n",
 80043d8:	461a      	mov	r2, r3
               modbus->rx_buffer[0], modbus->rx_buffer[1], modbus->rx_buffer[2]);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
        printf("[Modbus RX] INVALID RESPONSE! Addr=%02X FC=%02X ByteCount=%02X\r\n",
 80043e0:	4819      	ldr	r0, [pc, #100]	@ (8004448 <ModbusMaster_ReadHoldingRegisters+0x138>)
 80043e2:	f007 fb7b 	bl	800badc <iprintf>
        return MODBUS_ERR_INVALID_RESPONSE;
 80043e6:	f06f 0303 	mvn.w	r3, #3
 80043ea:	e028      	b.n	800443e <ModbusMaster_ReadHoldingRegisters+0x12e>
    }

    // Extract register values (Big Endian)
    for (uint16_t i = 0; i < num_regs; i++) {
 80043ec:	2300      	movs	r3, #0
 80043ee:	83fb      	strh	r3, [r7, #30]
 80043f0:	e020      	b.n	8004434 <ModbusMaster_ReadHoldingRegisters+0x124>
        uint8_t high_byte = modbus->rx_buffer[3 + (i * 2)];
 80043f2:	8bfb      	ldrh	r3, [r7, #30]
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	3303      	adds	r3, #3
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4413      	add	r3, r2
 80043fc:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8004400:	757b      	strb	r3, [r7, #21]
        uint8_t low_byte = modbus->rx_buffer[3 + (i * 2) + 1];
 8004402:	8bfb      	ldrh	r3, [r7, #30]
 8004404:	3302      	adds	r3, #2
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4413      	add	r3, r2
 800440c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8004410:	753b      	strb	r3, [r7, #20]
        output_buffer[i] = (uint16_t)(high_byte << 8 | low_byte);
 8004412:	7d7b      	ldrb	r3, [r7, #21]
 8004414:	b21b      	sxth	r3, r3
 8004416:	021b      	lsls	r3, r3, #8
 8004418:	b21a      	sxth	r2, r3
 800441a:	7d3b      	ldrb	r3, [r7, #20]
 800441c:	b21b      	sxth	r3, r3
 800441e:	4313      	orrs	r3, r2
 8004420:	b219      	sxth	r1, r3
 8004422:	8bfb      	ldrh	r3, [r7, #30]
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004428:	4413      	add	r3, r2
 800442a:	b28a      	uxth	r2, r1
 800442c:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < num_regs; i++) {
 800442e:	8bfb      	ldrh	r3, [r7, #30]
 8004430:	3301      	adds	r3, #1
 8004432:	83fb      	strh	r3, [r7, #30]
 8004434:	8bfa      	ldrh	r2, [r7, #30]
 8004436:	88fb      	ldrh	r3, [r7, #6]
 8004438:	429a      	cmp	r2, r3
 800443a:	d3da      	bcc.n	80043f2 <ModbusMaster_ReadHoldingRegisters+0xe2>
    }

    return MODBUS_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	08010dfc 	.word	0x08010dfc

0800444c <ModbusMaster_SendCaptureCommand>:

/**
 * @brief Send capture command to ESP32-CAM
 */
int ModbusMaster_SendCaptureCommand(ModbusMaster_t *modbus)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
    return ModbusMaster_WriteSingleRegister(modbus, MODBUS_SLAVE_ADDR,
 8004454:	2301      	movs	r3, #1
 8004456:	2201      	movs	r2, #1
 8004458:	2101      	movs	r1, #1
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff fefc 	bl	8004258 <ModbusMaster_WriteSingleRegister>
 8004460:	4603      	mov	r3, r0
                                             MODBUS_REG_COMMAND, CMD_CAPTURE);
}
 8004462:	4618      	mov	r0, r3
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <ModbusMaster_ReadStatus>:

/**
 * @brief Read status from ESP32-CAM
 */
int ModbusMaster_ReadStatus(ModbusMaster_t *modbus, uint16_t *status)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b084      	sub	sp, #16
 800446e:	af02      	add	r7, sp, #8
 8004470:	6078      	str	r0, [r7, #4]
 8004472:	6039      	str	r1, [r7, #0]
    return ModbusMaster_ReadHoldingRegisters(modbus, MODBUS_SLAVE_ADDR,
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	2301      	movs	r3, #1
 800447a:	2202      	movs	r2, #2
 800447c:	2101      	movs	r1, #1
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff ff46 	bl	8004310 <ModbusMaster_ReadHoldingRegisters>
 8004484:	4603      	mov	r3, r0
                                              MODBUS_REG_STATUS, 1, status);
}
 8004486:	4618      	mov	r0, r3
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
	...

08004490 <Motor_Init>:
  * @note   IMPORTANT: Motor kiri (C & D) polaritas terbalik!
  *         - Motor Kanan (A & B): RPWM = maju, LPWM = mundur (normal)
  *         - Motor Kiri (C & D): LPWM = maju, RPWM = mundur (inversi)
  * @retval None
  */
void Motor_Init(void) {
 8004490:	b580      	push	{r7, lr}
 8004492:	af00      	add	r7, sp, #0
    // Motor 1 (B - Kanan Depan): TIM9 CH1+CH2 (PE5/PE6) - Full H-bridge control
    motors[MOTOR_1].htim = &htim9;
 8004494:	4b37      	ldr	r3, [pc, #220]	@ (8004574 <Motor_Init+0xe4>)
 8004496:	4a38      	ldr	r2, [pc, #224]	@ (8004578 <Motor_Init+0xe8>)
 8004498:	601a      	str	r2, [r3, #0]
    motors[MOTOR_1].channel_rpwm = TIM_CHANNEL_1;  // PE5 - RPWM (forward)
 800449a:	4b36      	ldr	r3, [pc, #216]	@ (8004574 <Motor_Init+0xe4>)
 800449c:	2200      	movs	r2, #0
 800449e:	605a      	str	r2, [r3, #4]
    motors[MOTOR_1].channel_lpwm = TIM_CHANNEL_2;  // PE6 - LPWM (reverse)
 80044a0:	4b34      	ldr	r3, [pc, #208]	@ (8004574 <Motor_Init+0xe4>)
 80044a2:	2204      	movs	r2, #4
 80044a4:	609a      	str	r2, [r3, #8]
    motors[MOTOR_1].current_speed = 0;
 80044a6:	4b33      	ldr	r3, [pc, #204]	@ (8004574 <Motor_Init+0xe4>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	819a      	strh	r2, [r3, #12]
    motors[MOTOR_1].direction = MOTOR_DIR_STOP;
 80044ac:	4b31      	ldr	r3, [pc, #196]	@ (8004574 <Motor_Init+0xe4>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	739a      	strb	r2, [r3, #14]
    motors[MOTOR_1].is_initialized = true;
 80044b2:	4b30      	ldr	r3, [pc, #192]	@ (8004574 <Motor_Init+0xe4>)
 80044b4:	2201      	movs	r2, #1
 80044b6:	73da      	strb	r2, [r3, #15]

    // Motor 2 (C - Kiri Depan): TIM12 CH1+CH2 (PB14/PB15) - Full H-bridge control
    motors[MOTOR_2].htim = &htim12;
 80044b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004574 <Motor_Init+0xe4>)
 80044ba:	4a30      	ldr	r2, [pc, #192]	@ (800457c <Motor_Init+0xec>)
 80044bc:	611a      	str	r2, [r3, #16]
    motors[MOTOR_2].channel_rpwm = TIM_CHANNEL_1;  // PB14 - RPWM (forward)
 80044be:	4b2d      	ldr	r3, [pc, #180]	@ (8004574 <Motor_Init+0xe4>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	615a      	str	r2, [r3, #20]
    motors[MOTOR_2].channel_lpwm = TIM_CHANNEL_2;  // PB15 - LPWM (reverse)
 80044c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004574 <Motor_Init+0xe4>)
 80044c6:	2204      	movs	r2, #4
 80044c8:	619a      	str	r2, [r3, #24]
    motors[MOTOR_2].current_speed = 0;
 80044ca:	4b2a      	ldr	r3, [pc, #168]	@ (8004574 <Motor_Init+0xe4>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	839a      	strh	r2, [r3, #28]
    motors[MOTOR_2].direction = MOTOR_DIR_STOP;
 80044d0:	4b28      	ldr	r3, [pc, #160]	@ (8004574 <Motor_Init+0xe4>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	779a      	strb	r2, [r3, #30]
    motors[MOTOR_2].is_initialized = true;
 80044d6:	4b27      	ldr	r3, [pc, #156]	@ (8004574 <Motor_Init+0xe4>)
 80044d8:	2201      	movs	r2, #1
 80044da:	77da      	strb	r2, [r3, #31]

    // Motor 3 (A - Kanan Belakang): TIM3 CH3+CH4 (PB0/PB1) - Full H-bridge control
    motors[MOTOR_3].htim = &htim3;
 80044dc:	4b25      	ldr	r3, [pc, #148]	@ (8004574 <Motor_Init+0xe4>)
 80044de:	4a28      	ldr	r2, [pc, #160]	@ (8004580 <Motor_Init+0xf0>)
 80044e0:	621a      	str	r2, [r3, #32]
    motors[MOTOR_3].channel_rpwm = TIM_CHANNEL_3;  // PB0 - RPWM (forward)
 80044e2:	4b24      	ldr	r3, [pc, #144]	@ (8004574 <Motor_Init+0xe4>)
 80044e4:	2208      	movs	r2, #8
 80044e6:	625a      	str	r2, [r3, #36]	@ 0x24
    motors[MOTOR_3].channel_lpwm = TIM_CHANNEL_4;  // PB1 - LPWM (reverse)
 80044e8:	4b22      	ldr	r3, [pc, #136]	@ (8004574 <Motor_Init+0xe4>)
 80044ea:	220c      	movs	r2, #12
 80044ec:	629a      	str	r2, [r3, #40]	@ 0x28
    motors[MOTOR_3].current_speed = 0;
 80044ee:	4b21      	ldr	r3, [pc, #132]	@ (8004574 <Motor_Init+0xe4>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    motors[MOTOR_3].direction = MOTOR_DIR_STOP;
 80044f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004574 <Motor_Init+0xe4>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    motors[MOTOR_3].is_initialized = true;
 80044fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004574 <Motor_Init+0xe4>)
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    // Motor 4 (D - Kiri Belakang): TIM2 CH1+CH2 (PA0/PA1) - Full H-bridge control
    motors[MOTOR_4].htim = &htim2;
 8004504:	4b1b      	ldr	r3, [pc, #108]	@ (8004574 <Motor_Init+0xe4>)
 8004506:	4a1f      	ldr	r2, [pc, #124]	@ (8004584 <Motor_Init+0xf4>)
 8004508:	631a      	str	r2, [r3, #48]	@ 0x30
    motors[MOTOR_4].channel_rpwm = TIM_CHANNEL_1;  // PA0 - RPWM (forward)
 800450a:	4b1a      	ldr	r3, [pc, #104]	@ (8004574 <Motor_Init+0xe4>)
 800450c:	2200      	movs	r2, #0
 800450e:	635a      	str	r2, [r3, #52]	@ 0x34
    motors[MOTOR_4].channel_lpwm = TIM_CHANNEL_2;  // PA1 - LPWM (reverse)
 8004510:	4b18      	ldr	r3, [pc, #96]	@ (8004574 <Motor_Init+0xe4>)
 8004512:	2204      	movs	r2, #4
 8004514:	639a      	str	r2, [r3, #56]	@ 0x38
    motors[MOTOR_4].current_speed = 0;
 8004516:	4b17      	ldr	r3, [pc, #92]	@ (8004574 <Motor_Init+0xe4>)
 8004518:	2200      	movs	r2, #0
 800451a:	879a      	strh	r2, [r3, #60]	@ 0x3c
    motors[MOTOR_4].direction = MOTOR_DIR_STOP;
 800451c:	4b15      	ldr	r3, [pc, #84]	@ (8004574 <Motor_Init+0xe4>)
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    motors[MOTOR_4].is_initialized = true;
 8004524:	4b13      	ldr	r3, [pc, #76]	@ (8004574 <Motor_Init+0xe4>)
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);   // Motor 1 RPWM (PE5)
 800452c:	2100      	movs	r1, #0
 800452e:	4812      	ldr	r0, [pc, #72]	@ (8004578 <Motor_Init+0xe8>)
 8004530:	f004 f864 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);   // Motor 1 LPWM (PE6)
 8004534:	2104      	movs	r1, #4
 8004536:	4810      	ldr	r0, [pc, #64]	@ (8004578 <Motor_Init+0xe8>)
 8004538:	f004 f860 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Motor 2 RPWM (PB14)
 800453c:	2100      	movs	r1, #0
 800453e:	480f      	ldr	r0, [pc, #60]	@ (800457c <Motor_Init+0xec>)
 8004540:	f004 f85c 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Motor 2 LPWM (PB15)
 8004544:	2104      	movs	r1, #4
 8004546:	480d      	ldr	r0, [pc, #52]	@ (800457c <Motor_Init+0xec>)
 8004548:	f004 f858 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // Motor 3 RPWM (PB0)
 800454c:	2108      	movs	r1, #8
 800454e:	480c      	ldr	r0, [pc, #48]	@ (8004580 <Motor_Init+0xf0>)
 8004550:	f004 f854 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // Motor 3 LPWM (PB1)
 8004554:	210c      	movs	r1, #12
 8004556:	480a      	ldr	r0, [pc, #40]	@ (8004580 <Motor_Init+0xf0>)
 8004558:	f004 f850 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // Motor 4 RPWM (PA0)
 800455c:	2100      	movs	r1, #0
 800455e:	4809      	ldr	r0, [pc, #36]	@ (8004584 <Motor_Init+0xf4>)
 8004560:	f004 f84c 	bl	80085fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);   // Motor 4 LPWM (PA1)
 8004564:	2104      	movs	r1, #4
 8004566:	4807      	ldr	r0, [pc, #28]	@ (8004584 <Motor_Init+0xf4>)
 8004568:	f004 f848 	bl	80085fc <HAL_TIM_PWM_Start>

    // Initialize all motors to stopped state
    Motor_Stop_All();
 800456c:	f000 f80c 	bl	8004588 <Motor_Stop_All>
}
 8004570:	bf00      	nop
 8004572:	bd80      	pop	{r7, pc}
 8004574:	200007f0 	.word	0x200007f0
 8004578:	20000630 	.word	0x20000630
 800457c:	20000678 	.word	0x20000678
 8004580:	20000558 	.word	0x20000558
 8004584:	20000510 	.word	0x20000510

08004588 <Motor_Stop_All>:

/**
  * @brief  Stop all motors
  * @retval None
  */
void Motor_Stop_All(void) {
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800458e:	2300      	movs	r3, #0
 8004590:	71fb      	strb	r3, [r7, #7]
 8004592:	e08f      	b.n	80046b4 <Motor_Stop_All+0x12c>
        if (motors[i].is_initialized) {
 8004594:	79fb      	ldrb	r3, [r7, #7]
 8004596:	4a4d      	ldr	r2, [pc, #308]	@ (80046cc <Motor_Stop_All+0x144>)
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	4413      	add	r3, r2
 800459c:	330f      	adds	r3, #15
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 8084 	beq.w	80046ae <Motor_Stop_All+0x126>
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_rpwm, 0);
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	4a48      	ldr	r2, [pc, #288]	@ (80046cc <Motor_Stop_All+0x144>)
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	4413      	add	r3, r2
 80045ae:	3304      	adds	r3, #4
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d108      	bne.n	80045c8 <Motor_Stop_All+0x40>
 80045b6:	79fb      	ldrb	r3, [r7, #7]
 80045b8:	4a44      	ldr	r2, [pc, #272]	@ (80046cc <Motor_Stop_All+0x144>)
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	4413      	add	r3, r2
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2200      	movs	r2, #0
 80045c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80045c6:	e029      	b.n	800461c <Motor_Stop_All+0x94>
 80045c8:	79fb      	ldrb	r3, [r7, #7]
 80045ca:	4a40      	ldr	r2, [pc, #256]	@ (80046cc <Motor_Stop_All+0x144>)
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	4413      	add	r3, r2
 80045d0:	3304      	adds	r3, #4
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d108      	bne.n	80045ea <Motor_Stop_All+0x62>
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	4a3c      	ldr	r2, [pc, #240]	@ (80046cc <Motor_Stop_All+0x144>)
 80045dc:	011b      	lsls	r3, r3, #4
 80045de:	4413      	add	r3, r2
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	2300      	movs	r3, #0
 80045e6:	6393      	str	r3, [r2, #56]	@ 0x38
 80045e8:	e018      	b.n	800461c <Motor_Stop_All+0x94>
 80045ea:	79fb      	ldrb	r3, [r7, #7]
 80045ec:	4a37      	ldr	r2, [pc, #220]	@ (80046cc <Motor_Stop_All+0x144>)
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	4413      	add	r3, r2
 80045f2:	3304      	adds	r3, #4
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d108      	bne.n	800460c <Motor_Stop_All+0x84>
 80045fa:	79fb      	ldrb	r3, [r7, #7]
 80045fc:	4a33      	ldr	r2, [pc, #204]	@ (80046cc <Motor_Stop_All+0x144>)
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	4413      	add	r3, r2
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	2300      	movs	r3, #0
 8004608:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800460a:	e007      	b.n	800461c <Motor_Stop_All+0x94>
 800460c:	79fb      	ldrb	r3, [r7, #7]
 800460e:	4a2f      	ldr	r2, [pc, #188]	@ (80046cc <Motor_Stop_All+0x144>)
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	4413      	add	r3, r2
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	2300      	movs	r3, #0
 800461a:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_lpwm, 0);
 800461c:	79fb      	ldrb	r3, [r7, #7]
 800461e:	4a2b      	ldr	r2, [pc, #172]	@ (80046cc <Motor_Stop_All+0x144>)
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	4413      	add	r3, r2
 8004624:	3308      	adds	r3, #8
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d108      	bne.n	800463e <Motor_Stop_All+0xb6>
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	4a27      	ldr	r2, [pc, #156]	@ (80046cc <Motor_Stop_All+0x144>)
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	4413      	add	r3, r2
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2200      	movs	r2, #0
 800463a:	635a      	str	r2, [r3, #52]	@ 0x34
 800463c:	e029      	b.n	8004692 <Motor_Stop_All+0x10a>
 800463e:	79fb      	ldrb	r3, [r7, #7]
 8004640:	4a22      	ldr	r2, [pc, #136]	@ (80046cc <Motor_Stop_All+0x144>)
 8004642:	011b      	lsls	r3, r3, #4
 8004644:	4413      	add	r3, r2
 8004646:	3308      	adds	r3, #8
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2b04      	cmp	r3, #4
 800464c:	d108      	bne.n	8004660 <Motor_Stop_All+0xd8>
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	4a1e      	ldr	r2, [pc, #120]	@ (80046cc <Motor_Stop_All+0x144>)
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	4413      	add	r3, r2
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	2300      	movs	r3, #0
 800465c:	6393      	str	r3, [r2, #56]	@ 0x38
 800465e:	e018      	b.n	8004692 <Motor_Stop_All+0x10a>
 8004660:	79fb      	ldrb	r3, [r7, #7]
 8004662:	4a1a      	ldr	r2, [pc, #104]	@ (80046cc <Motor_Stop_All+0x144>)
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	4413      	add	r3, r2
 8004668:	3308      	adds	r3, #8
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b08      	cmp	r3, #8
 800466e:	d108      	bne.n	8004682 <Motor_Stop_All+0xfa>
 8004670:	79fb      	ldrb	r3, [r7, #7]
 8004672:	4a16      	ldr	r2, [pc, #88]	@ (80046cc <Motor_Stop_All+0x144>)
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	4413      	add	r3, r2
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	2300      	movs	r3, #0
 800467e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004680:	e007      	b.n	8004692 <Motor_Stop_All+0x10a>
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	4a11      	ldr	r2, [pc, #68]	@ (80046cc <Motor_Stop_All+0x144>)
 8004686:	011b      	lsls	r3, r3, #4
 8004688:	4413      	add	r3, r2
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	2300      	movs	r3, #0
 8004690:	6413      	str	r3, [r2, #64]	@ 0x40
            motors[i].current_speed = 0;
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	4a0d      	ldr	r2, [pc, #52]	@ (80046cc <Motor_Stop_All+0x144>)
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	4413      	add	r3, r2
 800469a:	330c      	adds	r3, #12
 800469c:	2200      	movs	r2, #0
 800469e:	801a      	strh	r2, [r3, #0]
            motors[i].direction = MOTOR_DIR_STOP;
 80046a0:	79fb      	ldrb	r3, [r7, #7]
 80046a2:	4a0a      	ldr	r2, [pc, #40]	@ (80046cc <Motor_Stop_All+0x144>)
 80046a4:	011b      	lsls	r3, r3, #4
 80046a6:	4413      	add	r3, r2
 80046a8:	330e      	adds	r3, #14
 80046aa:	2200      	movs	r2, #0
 80046ac:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 80046ae:	79fb      	ldrb	r3, [r7, #7]
 80046b0:	3301      	adds	r3, #1
 80046b2:	71fb      	strb	r3, [r7, #7]
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	2b03      	cmp	r3, #3
 80046b8:	f67f af6c 	bls.w	8004594 <Motor_Stop_All+0xc>
        }
    }
}
 80046bc:	bf00      	nop
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	200007f0 	.word	0x200007f0

080046d0 <speed_to_duty_motor>:
  * @brief  Convert speed percentage to PWM duty cycle for specific motor
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval PWM duty cycle value (motor-specific maximum)
  */
static uint16_t speed_to_duty_motor(uint8_t motor_id, int16_t speed) {
 80046d0:	b480      	push	{r7}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	460a      	mov	r2, r1
 80046da:	71fb      	strb	r3, [r7, #7]
 80046dc:	4613      	mov	r3, r2
 80046de:	80bb      	strh	r3, [r7, #4]
    // Clamp speed to valid range
    if (speed > 100) speed = 100;
 80046e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80046e4:	2b64      	cmp	r3, #100	@ 0x64
 80046e6:	dd01      	ble.n	80046ec <speed_to_duty_motor+0x1c>
 80046e8:	2364      	movs	r3, #100	@ 0x64
 80046ea:	80bb      	strh	r3, [r7, #4]
    if (speed < -100) speed = -100;
 80046ec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80046f0:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80046f4:	da02      	bge.n	80046fc <speed_to_duty_motor+0x2c>
 80046f6:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 80046fa:	80bb      	strh	r3, [r7, #4]

    // Get absolute value
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 80046fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	bfb8      	it	lt
 8004704:	425b      	neglt	r3, r3
 8004706:	b29b      	uxth	r3, r3
 8004708:	81fb      	strh	r3, [r7, #14]

    // Get PWM maximum for specific motor
    uint16_t pwm_max = (motor_id == MOTOR_1) ? MOTOR_1_PWM_MAX : MOTOR_PWM_MAX;
 800470a:	79fb      	ldrb	r3, [r7, #7]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d102      	bne.n	8004716 <speed_to_duty_motor+0x46>
 8004710:	f242 036b 	movw	r3, #8299	@ 0x206b
 8004714:	e001      	b.n	800471a <speed_to_duty_motor+0x4a>
 8004716:	f241 0367 	movw	r3, #4199	@ 0x1067
 800471a:	81bb      	strh	r3, [r7, #12]

    // Convert to duty cycle (0-motor_specific_max)
    return (uint16_t)((abs_speed * pwm_max) / 100);
 800471c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004720:	89ba      	ldrh	r2, [r7, #12]
 8004722:	fb02 f303 	mul.w	r3, r2, r3
 8004726:	4a06      	ldr	r2, [pc, #24]	@ (8004740 <speed_to_duty_motor+0x70>)
 8004728:	fb82 1203 	smull	r1, r2, r2, r3
 800472c:	1152      	asrs	r2, r2, #5
 800472e:	17db      	asrs	r3, r3, #31
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	b29b      	uxth	r3, r3
}
 8004734:	4618      	mov	r0, r3
 8004736:	3714      	adds	r7, #20
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	51eb851f 	.word	0x51eb851f

08004744 <Motor_SetSpeed>:
  * @brief  Set motor speed and direction
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval None
  */
void Motor_SetSpeed(uint8_t motor_id, int16_t speed) {
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	4603      	mov	r3, r0
 800474c:	460a      	mov	r2, r1
 800474e:	71fb      	strb	r3, [r7, #7]
 8004750:	4613      	mov	r3, r2
 8004752:	80bb      	strh	r3, [r7, #4]
    if (motor_id >= MOTOR_COUNT || !motors[motor_id].is_initialized) {
 8004754:	79fb      	ldrb	r3, [r7, #7]
 8004756:	2b03      	cmp	r3, #3
 8004758:	f200 82a8 	bhi.w	8004cac <Motor_SetSpeed+0x568>
 800475c:	79fb      	ldrb	r3, [r7, #7]
 800475e:	4a8f      	ldr	r2, [pc, #572]	@ (800499c <Motor_SetSpeed+0x258>)
 8004760:	011b      	lsls	r3, r3, #4
 8004762:	4413      	add	r3, r2
 8004764:	330f      	adds	r3, #15
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	f083 0301 	eor.w	r3, r3, #1
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	f040 829c 	bne.w	8004cac <Motor_SetSpeed+0x568>
        return;
    }

    uint16_t duty = speed_to_duty_motor(motor_id, speed);
 8004774:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004778:	79fb      	ldrb	r3, [r7, #7]
 800477a:	4611      	mov	r1, r2
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff ffa7 	bl	80046d0 <speed_to_duty_motor>
 8004782:	4603      	mov	r3, r0
 8004784:	81fb      	strh	r3, [r7, #14]

    // Polarity based on user's observation: Invert previous logic
    bool is_left_motor = (motor_id == MOTOR_2 || motor_id == MOTOR_4);
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	2b01      	cmp	r3, #1
 800478a:	d002      	beq.n	8004792 <Motor_SetSpeed+0x4e>
 800478c:	79fb      	ldrb	r3, [r7, #7]
 800478e:	2b03      	cmp	r3, #3
 8004790:	d101      	bne.n	8004796 <Motor_SetSpeed+0x52>
 8004792:	2301      	movs	r3, #1
 8004794:	e000      	b.n	8004798 <Motor_SetSpeed+0x54>
 8004796:	2300      	movs	r3, #0
 8004798:	737b      	strb	r3, [r7, #13]
 800479a:	7b7b      	ldrb	r3, [r7, #13]
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	737b      	strb	r3, [r7, #13]

    if (speed > 0) { // MAJU (sekarang akan memutar motor ke arah yang sebelumnya mundur)
 80047a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f340 80fa 	ble.w	80049a0 <Motor_SetSpeed+0x25c>
        motors[motor_id].direction = MOTOR_DIR_FORWARD;
 80047ac:	79fb      	ldrb	r3, [r7, #7]
 80047ae:	4a7b      	ldr	r2, [pc, #492]	@ (800499c <Motor_SetSpeed+0x258>)
 80047b0:	011b      	lsls	r3, r3, #4
 80047b2:	4413      	add	r3, r2
 80047b4:	330e      	adds	r3, #14
 80047b6:	2201      	movs	r2, #1
 80047b8:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 80047ba:	7b7b      	ldrb	r3, [r7, #13]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d076      	beq.n	80048ae <Motor_SetSpeed+0x16a>
            // Motor Kiri Maju = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 80047c0:	79fb      	ldrb	r3, [r7, #7]
 80047c2:	4a76      	ldr	r2, [pc, #472]	@ (800499c <Motor_SetSpeed+0x258>)
 80047c4:	011b      	lsls	r3, r3, #4
 80047c6:	4413      	add	r3, r2
 80047c8:	3304      	adds	r3, #4
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d108      	bne.n	80047e2 <Motor_SetSpeed+0x9e>
 80047d0:	79fb      	ldrb	r3, [r7, #7]
 80047d2:	4a72      	ldr	r2, [pc, #456]	@ (800499c <Motor_SetSpeed+0x258>)
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	4413      	add	r3, r2
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	89fa      	ldrh	r2, [r7, #14]
 80047de:	635a      	str	r2, [r3, #52]	@ 0x34
 80047e0:	e029      	b.n	8004836 <Motor_SetSpeed+0xf2>
 80047e2:	79fb      	ldrb	r3, [r7, #7]
 80047e4:	4a6d      	ldr	r2, [pc, #436]	@ (800499c <Motor_SetSpeed+0x258>)
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	4413      	add	r3, r2
 80047ea:	3304      	adds	r3, #4
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2b04      	cmp	r3, #4
 80047f0:	d108      	bne.n	8004804 <Motor_SetSpeed+0xc0>
 80047f2:	79fb      	ldrb	r3, [r7, #7]
 80047f4:	4a69      	ldr	r2, [pc, #420]	@ (800499c <Motor_SetSpeed+0x258>)
 80047f6:	011b      	lsls	r3, r3, #4
 80047f8:	4413      	add	r3, r2
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	89fb      	ldrh	r3, [r7, #14]
 8004800:	6393      	str	r3, [r2, #56]	@ 0x38
 8004802:	e018      	b.n	8004836 <Motor_SetSpeed+0xf2>
 8004804:	79fb      	ldrb	r3, [r7, #7]
 8004806:	4a65      	ldr	r2, [pc, #404]	@ (800499c <Motor_SetSpeed+0x258>)
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	4413      	add	r3, r2
 800480c:	3304      	adds	r3, #4
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b08      	cmp	r3, #8
 8004812:	d108      	bne.n	8004826 <Motor_SetSpeed+0xe2>
 8004814:	79fb      	ldrb	r3, [r7, #7]
 8004816:	4a61      	ldr	r2, [pc, #388]	@ (800499c <Motor_SetSpeed+0x258>)
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	4413      	add	r3, r2
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	89fb      	ldrh	r3, [r7, #14]
 8004822:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004824:	e007      	b.n	8004836 <Motor_SetSpeed+0xf2>
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	4a5c      	ldr	r2, [pc, #368]	@ (800499c <Motor_SetSpeed+0x258>)
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	4413      	add	r3, r2
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	89fb      	ldrh	r3, [r7, #14]
 8004834:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8004836:	79fb      	ldrb	r3, [r7, #7]
 8004838:	4a58      	ldr	r2, [pc, #352]	@ (800499c <Motor_SetSpeed+0x258>)
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	4413      	add	r3, r2
 800483e:	3308      	adds	r3, #8
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d108      	bne.n	8004858 <Motor_SetSpeed+0x114>
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	4a54      	ldr	r2, [pc, #336]	@ (800499c <Motor_SetSpeed+0x258>)
 800484a:	011b      	lsls	r3, r3, #4
 800484c:	4413      	add	r3, r2
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2200      	movs	r2, #0
 8004854:	635a      	str	r2, [r3, #52]	@ 0x34
 8004856:	e220      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004858:	79fb      	ldrb	r3, [r7, #7]
 800485a:	4a50      	ldr	r2, [pc, #320]	@ (800499c <Motor_SetSpeed+0x258>)
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	4413      	add	r3, r2
 8004860:	3308      	adds	r3, #8
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b04      	cmp	r3, #4
 8004866:	d108      	bne.n	800487a <Motor_SetSpeed+0x136>
 8004868:	79fb      	ldrb	r3, [r7, #7]
 800486a:	4a4c      	ldr	r2, [pc, #304]	@ (800499c <Motor_SetSpeed+0x258>)
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	4413      	add	r3, r2
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	2300      	movs	r3, #0
 8004876:	6393      	str	r3, [r2, #56]	@ 0x38
 8004878:	e20f      	b.n	8004c9a <Motor_SetSpeed+0x556>
 800487a:	79fb      	ldrb	r3, [r7, #7]
 800487c:	4a47      	ldr	r2, [pc, #284]	@ (800499c <Motor_SetSpeed+0x258>)
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	4413      	add	r3, r2
 8004882:	3308      	adds	r3, #8
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2b08      	cmp	r3, #8
 8004888:	d108      	bne.n	800489c <Motor_SetSpeed+0x158>
 800488a:	79fb      	ldrb	r3, [r7, #7]
 800488c:	4a43      	ldr	r2, [pc, #268]	@ (800499c <Motor_SetSpeed+0x258>)
 800488e:	011b      	lsls	r3, r3, #4
 8004890:	4413      	add	r3, r2
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	2300      	movs	r3, #0
 8004898:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800489a:	e1fe      	b.n	8004c9a <Motor_SetSpeed+0x556>
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	4a3f      	ldr	r2, [pc, #252]	@ (800499c <Motor_SetSpeed+0x258>)
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	4413      	add	r3, r2
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	2300      	movs	r3, #0
 80048aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ac:	e1f5      	b.n	8004c9a <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Maju = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	4a3a      	ldr	r2, [pc, #232]	@ (800499c <Motor_SetSpeed+0x258>)
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	4413      	add	r3, r2
 80048b6:	3304      	adds	r3, #4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d108      	bne.n	80048d0 <Motor_SetSpeed+0x18c>
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	4a36      	ldr	r2, [pc, #216]	@ (800499c <Motor_SetSpeed+0x258>)
 80048c2:	011b      	lsls	r3, r3, #4
 80048c4:	4413      	add	r3, r2
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2200      	movs	r2, #0
 80048cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80048ce:	e029      	b.n	8004924 <Motor_SetSpeed+0x1e0>
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	4a32      	ldr	r2, [pc, #200]	@ (800499c <Motor_SetSpeed+0x258>)
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	4413      	add	r3, r2
 80048d8:	3304      	adds	r3, #4
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d108      	bne.n	80048f2 <Motor_SetSpeed+0x1ae>
 80048e0:	79fb      	ldrb	r3, [r7, #7]
 80048e2:	4a2e      	ldr	r2, [pc, #184]	@ (800499c <Motor_SetSpeed+0x258>)
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	4413      	add	r3, r2
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	2300      	movs	r3, #0
 80048ee:	6393      	str	r3, [r2, #56]	@ 0x38
 80048f0:	e018      	b.n	8004924 <Motor_SetSpeed+0x1e0>
 80048f2:	79fb      	ldrb	r3, [r7, #7]
 80048f4:	4a29      	ldr	r2, [pc, #164]	@ (800499c <Motor_SetSpeed+0x258>)
 80048f6:	011b      	lsls	r3, r3, #4
 80048f8:	4413      	add	r3, r2
 80048fa:	3304      	adds	r3, #4
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b08      	cmp	r3, #8
 8004900:	d108      	bne.n	8004914 <Motor_SetSpeed+0x1d0>
 8004902:	79fb      	ldrb	r3, [r7, #7]
 8004904:	4a25      	ldr	r2, [pc, #148]	@ (800499c <Motor_SetSpeed+0x258>)
 8004906:	011b      	lsls	r3, r3, #4
 8004908:	4413      	add	r3, r2
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	2300      	movs	r3, #0
 8004910:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004912:	e007      	b.n	8004924 <Motor_SetSpeed+0x1e0>
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	4a21      	ldr	r2, [pc, #132]	@ (800499c <Motor_SetSpeed+0x258>)
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	4413      	add	r3, r2
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	2300      	movs	r3, #0
 8004922:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8004924:	79fb      	ldrb	r3, [r7, #7]
 8004926:	4a1d      	ldr	r2, [pc, #116]	@ (800499c <Motor_SetSpeed+0x258>)
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	4413      	add	r3, r2
 800492c:	3308      	adds	r3, #8
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d108      	bne.n	8004946 <Motor_SetSpeed+0x202>
 8004934:	79fb      	ldrb	r3, [r7, #7]
 8004936:	4a19      	ldr	r2, [pc, #100]	@ (800499c <Motor_SetSpeed+0x258>)
 8004938:	011b      	lsls	r3, r3, #4
 800493a:	4413      	add	r3, r2
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	89fa      	ldrh	r2, [r7, #14]
 8004942:	635a      	str	r2, [r3, #52]	@ 0x34
 8004944:	e1a9      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004946:	79fb      	ldrb	r3, [r7, #7]
 8004948:	4a14      	ldr	r2, [pc, #80]	@ (800499c <Motor_SetSpeed+0x258>)
 800494a:	011b      	lsls	r3, r3, #4
 800494c:	4413      	add	r3, r2
 800494e:	3308      	adds	r3, #8
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b04      	cmp	r3, #4
 8004954:	d108      	bne.n	8004968 <Motor_SetSpeed+0x224>
 8004956:	79fb      	ldrb	r3, [r7, #7]
 8004958:	4a10      	ldr	r2, [pc, #64]	@ (800499c <Motor_SetSpeed+0x258>)
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	4413      	add	r3, r2
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	89fb      	ldrh	r3, [r7, #14]
 8004964:	6393      	str	r3, [r2, #56]	@ 0x38
 8004966:	e198      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	4a0c      	ldr	r2, [pc, #48]	@ (800499c <Motor_SetSpeed+0x258>)
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	4413      	add	r3, r2
 8004970:	3308      	adds	r3, #8
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b08      	cmp	r3, #8
 8004976:	d108      	bne.n	800498a <Motor_SetSpeed+0x246>
 8004978:	79fb      	ldrb	r3, [r7, #7]
 800497a:	4a08      	ldr	r2, [pc, #32]	@ (800499c <Motor_SetSpeed+0x258>)
 800497c:	011b      	lsls	r3, r3, #4
 800497e:	4413      	add	r3, r2
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	89fb      	ldrh	r3, [r7, #14]
 8004986:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004988:	e187      	b.n	8004c9a <Motor_SetSpeed+0x556>
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	4a03      	ldr	r2, [pc, #12]	@ (800499c <Motor_SetSpeed+0x258>)
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	4413      	add	r3, r2
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	89fb      	ldrh	r3, [r7, #14]
 8004998:	6413      	str	r3, [r2, #64]	@ 0x40
 800499a:	e17e      	b.n	8004c9a <Motor_SetSpeed+0x556>
 800499c:	200007f0 	.word	0x200007f0
        }
    }
    else if (speed < 0) { // MUNDUR (sekarang akan memutar motor ke arah yang sebelumnya maju)
 80049a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f280 80f8 	bge.w	8004b9a <Motor_SetSpeed+0x456>
        motors[motor_id].direction = MOTOR_DIR_REVERSE;
 80049aa:	79fb      	ldrb	r3, [r7, #7]
 80049ac:	4a98      	ldr	r2, [pc, #608]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	4413      	add	r3, r2
 80049b2:	330e      	adds	r3, #14
 80049b4:	2202      	movs	r2, #2
 80049b6:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 80049b8:	7b7b      	ldrb	r3, [r7, #13]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d076      	beq.n	8004aac <Motor_SetSpeed+0x368>
            // Motor Kiri Mundur = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 80049be:	79fb      	ldrb	r3, [r7, #7]
 80049c0:	4a93      	ldr	r2, [pc, #588]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	4413      	add	r3, r2
 80049c6:	3304      	adds	r3, #4
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d108      	bne.n	80049e0 <Motor_SetSpeed+0x29c>
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	4a8f      	ldr	r2, [pc, #572]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 80049d2:	011b      	lsls	r3, r3, #4
 80049d4:	4413      	add	r3, r2
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2200      	movs	r2, #0
 80049dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80049de:	e029      	b.n	8004a34 <Motor_SetSpeed+0x2f0>
 80049e0:	79fb      	ldrb	r3, [r7, #7]
 80049e2:	4a8b      	ldr	r2, [pc, #556]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	4413      	add	r3, r2
 80049e8:	3304      	adds	r3, #4
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d108      	bne.n	8004a02 <Motor_SetSpeed+0x2be>
 80049f0:	79fb      	ldrb	r3, [r7, #7]
 80049f2:	4a87      	ldr	r2, [pc, #540]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	4413      	add	r3, r2
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	2300      	movs	r3, #0
 80049fe:	6393      	str	r3, [r2, #56]	@ 0x38
 8004a00:	e018      	b.n	8004a34 <Motor_SetSpeed+0x2f0>
 8004a02:	79fb      	ldrb	r3, [r7, #7]
 8004a04:	4a82      	ldr	r2, [pc, #520]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a06:	011b      	lsls	r3, r3, #4
 8004a08:	4413      	add	r3, r2
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2b08      	cmp	r3, #8
 8004a10:	d108      	bne.n	8004a24 <Motor_SetSpeed+0x2e0>
 8004a12:	79fb      	ldrb	r3, [r7, #7]
 8004a14:	4a7e      	ldr	r2, [pc, #504]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a16:	011b      	lsls	r3, r3, #4
 8004a18:	4413      	add	r3, r2
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004a22:	e007      	b.n	8004a34 <Motor_SetSpeed+0x2f0>
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	4a7a      	ldr	r2, [pc, #488]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	4413      	add	r3, r2
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	2300      	movs	r3, #0
 8004a32:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8004a34:	79fb      	ldrb	r3, [r7, #7]
 8004a36:	4a76      	ldr	r2, [pc, #472]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	4413      	add	r3, r2
 8004a3c:	3308      	adds	r3, #8
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d108      	bne.n	8004a56 <Motor_SetSpeed+0x312>
 8004a44:	79fb      	ldrb	r3, [r7, #7]
 8004a46:	4a72      	ldr	r2, [pc, #456]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	4413      	add	r3, r2
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	89fa      	ldrh	r2, [r7, #14]
 8004a52:	635a      	str	r2, [r3, #52]	@ 0x34
 8004a54:	e121      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004a56:	79fb      	ldrb	r3, [r7, #7]
 8004a58:	4a6d      	ldr	r2, [pc, #436]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	4413      	add	r3, r2
 8004a5e:	3308      	adds	r3, #8
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d108      	bne.n	8004a78 <Motor_SetSpeed+0x334>
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	4a69      	ldr	r2, [pc, #420]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a6a:	011b      	lsls	r3, r3, #4
 8004a6c:	4413      	add	r3, r2
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	89fb      	ldrh	r3, [r7, #14]
 8004a74:	6393      	str	r3, [r2, #56]	@ 0x38
 8004a76:	e110      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004a78:	79fb      	ldrb	r3, [r7, #7]
 8004a7a:	4a65      	ldr	r2, [pc, #404]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	4413      	add	r3, r2
 8004a80:	3308      	adds	r3, #8
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d108      	bne.n	8004a9a <Motor_SetSpeed+0x356>
 8004a88:	79fb      	ldrb	r3, [r7, #7]
 8004a8a:	4a61      	ldr	r2, [pc, #388]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a8c:	011b      	lsls	r3, r3, #4
 8004a8e:	4413      	add	r3, r2
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	89fb      	ldrh	r3, [r7, #14]
 8004a96:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004a98:	e0ff      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	4a5c      	ldr	r2, [pc, #368]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004a9e:	011b      	lsls	r3, r3, #4
 8004aa0:	4413      	add	r3, r2
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	89fb      	ldrh	r3, [r7, #14]
 8004aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aaa:	e0f6      	b.n	8004c9a <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Mundur = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8004aac:	79fb      	ldrb	r3, [r7, #7]
 8004aae:	4a58      	ldr	r2, [pc, #352]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	4413      	add	r3, r2
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d108      	bne.n	8004ace <Motor_SetSpeed+0x38a>
 8004abc:	79fb      	ldrb	r3, [r7, #7]
 8004abe:	4a54      	ldr	r2, [pc, #336]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	4413      	add	r3, r2
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	89fa      	ldrh	r2, [r7, #14]
 8004aca:	635a      	str	r2, [r3, #52]	@ 0x34
 8004acc:	e029      	b.n	8004b22 <Motor_SetSpeed+0x3de>
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	4a4f      	ldr	r2, [pc, #316]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	4413      	add	r3, r2
 8004ad6:	3304      	adds	r3, #4
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2b04      	cmp	r3, #4
 8004adc:	d108      	bne.n	8004af0 <Motor_SetSpeed+0x3ac>
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	4a4b      	ldr	r2, [pc, #300]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	4413      	add	r3, r2
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	89fb      	ldrh	r3, [r7, #14]
 8004aec:	6393      	str	r3, [r2, #56]	@ 0x38
 8004aee:	e018      	b.n	8004b22 <Motor_SetSpeed+0x3de>
 8004af0:	79fb      	ldrb	r3, [r7, #7]
 8004af2:	4a47      	ldr	r2, [pc, #284]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004af4:	011b      	lsls	r3, r3, #4
 8004af6:	4413      	add	r3, r2
 8004af8:	3304      	adds	r3, #4
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d108      	bne.n	8004b12 <Motor_SetSpeed+0x3ce>
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	4a43      	ldr	r2, [pc, #268]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	4413      	add	r3, r2
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	89fb      	ldrh	r3, [r7, #14]
 8004b0e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004b10:	e007      	b.n	8004b22 <Motor_SetSpeed+0x3de>
 8004b12:	79fb      	ldrb	r3, [r7, #7]
 8004b14:	4a3e      	ldr	r2, [pc, #248]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	4413      	add	r3, r2
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	89fb      	ldrh	r3, [r7, #14]
 8004b20:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	4a3a      	ldr	r2, [pc, #232]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	4413      	add	r3, r2
 8004b2a:	3308      	adds	r3, #8
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d108      	bne.n	8004b44 <Motor_SetSpeed+0x400>
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	4a36      	ldr	r2, [pc, #216]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	4413      	add	r3, r2
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b42:	e0aa      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004b44:	79fb      	ldrb	r3, [r7, #7]
 8004b46:	4a32      	ldr	r2, [pc, #200]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	4413      	add	r3, r2
 8004b4c:	3308      	adds	r3, #8
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d108      	bne.n	8004b66 <Motor_SetSpeed+0x422>
 8004b54:	79fb      	ldrb	r3, [r7, #7]
 8004b56:	4a2e      	ldr	r2, [pc, #184]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	4413      	add	r3, r2
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	2300      	movs	r3, #0
 8004b62:	6393      	str	r3, [r2, #56]	@ 0x38
 8004b64:	e099      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004b66:	79fb      	ldrb	r3, [r7, #7]
 8004b68:	4a29      	ldr	r2, [pc, #164]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	4413      	add	r3, r2
 8004b6e:	3308      	adds	r3, #8
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	d108      	bne.n	8004b88 <Motor_SetSpeed+0x444>
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	4a25      	ldr	r2, [pc, #148]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b7a:	011b      	lsls	r3, r3, #4
 8004b7c:	4413      	add	r3, r2
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	2300      	movs	r3, #0
 8004b84:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004b86:	e088      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004b88:	79fb      	ldrb	r3, [r7, #7]
 8004b8a:	4a21      	ldr	r2, [pc, #132]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	4413      	add	r3, r2
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	2300      	movs	r3, #0
 8004b96:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b98:	e07f      	b.n	8004c9a <Motor_SetSpeed+0x556>
        }
    }
    else { // BERHENTI
        motors[motor_id].direction = MOTOR_DIR_STOP;
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	4413      	add	r3, r2
 8004ba2:	330e      	adds	r3, #14
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	701a      	strb	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8004ba8:	79fb      	ldrb	r3, [r7, #7]
 8004baa:	4a19      	ldr	r2, [pc, #100]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	4413      	add	r3, r2
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d108      	bne.n	8004bca <Motor_SetSpeed+0x486>
 8004bb8:	79fb      	ldrb	r3, [r7, #7]
 8004bba:	4a15      	ldr	r2, [pc, #84]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	4413      	add	r3, r2
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	635a      	str	r2, [r3, #52]	@ 0x34
 8004bc8:	e02c      	b.n	8004c24 <Motor_SetSpeed+0x4e0>
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	4a10      	ldr	r2, [pc, #64]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d108      	bne.n	8004bec <Motor_SetSpeed+0x4a8>
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	4413      	add	r3, r2
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	2300      	movs	r3, #0
 8004be8:	6393      	str	r3, [r2, #56]	@ 0x38
 8004bea:	e01b      	b.n	8004c24 <Motor_SetSpeed+0x4e0>
 8004bec:	79fb      	ldrb	r3, [r7, #7]
 8004bee:	4a08      	ldr	r2, [pc, #32]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	4413      	add	r3, r2
 8004bf4:	3304      	adds	r3, #4
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	d10b      	bne.n	8004c14 <Motor_SetSpeed+0x4d0>
 8004bfc:	79fb      	ldrb	r3, [r7, #7]
 8004bfe:	4a04      	ldr	r2, [pc, #16]	@ (8004c10 <Motor_SetSpeed+0x4cc>)
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	4413      	add	r3, r2
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004c0c:	e00a      	b.n	8004c24 <Motor_SetSpeed+0x4e0>
 8004c0e:	bf00      	nop
 8004c10:	200007f0 	.word	0x200007f0
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	4a27      	ldr	r2, [pc, #156]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	4413      	add	r3, r2
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	2300      	movs	r3, #0
 8004c22:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	4a23      	ldr	r2, [pc, #140]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	4413      	add	r3, r2
 8004c2c:	3308      	adds	r3, #8
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d108      	bne.n	8004c46 <Motor_SetSpeed+0x502>
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	4a1f      	ldr	r2, [pc, #124]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	4413      	add	r3, r2
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2200      	movs	r2, #0
 8004c42:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c44:	e029      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004c46:	79fb      	ldrb	r3, [r7, #7]
 8004c48:	4a1a      	ldr	r2, [pc, #104]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	4413      	add	r3, r2
 8004c4e:	3308      	adds	r3, #8
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d108      	bne.n	8004c68 <Motor_SetSpeed+0x524>
 8004c56:	79fb      	ldrb	r3, [r7, #7]
 8004c58:	4a16      	ldr	r2, [pc, #88]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	4413      	add	r3, r2
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	2300      	movs	r3, #0
 8004c64:	6393      	str	r3, [r2, #56]	@ 0x38
 8004c66:	e018      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004c68:	79fb      	ldrb	r3, [r7, #7]
 8004c6a:	4a12      	ldr	r2, [pc, #72]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c6c:	011b      	lsls	r3, r3, #4
 8004c6e:	4413      	add	r3, r2
 8004c70:	3308      	adds	r3, #8
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d108      	bne.n	8004c8a <Motor_SetSpeed+0x546>
 8004c78:	79fb      	ldrb	r3, [r7, #7]
 8004c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	4413      	add	r3, r2
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	2300      	movs	r3, #0
 8004c86:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004c88:	e007      	b.n	8004c9a <Motor_SetSpeed+0x556>
 8004c8a:	79fb      	ldrb	r3, [r7, #7]
 8004c8c:	4a09      	ldr	r2, [pc, #36]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004c8e:	011b      	lsls	r3, r3, #4
 8004c90:	4413      	add	r3, r2
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	2300      	movs	r3, #0
 8004c98:	6413      	str	r3, [r2, #64]	@ 0x40
    }

    motors[motor_id].current_speed = speed;
 8004c9a:	79fb      	ldrb	r3, [r7, #7]
 8004c9c:	88b9      	ldrh	r1, [r7, #4]
 8004c9e:	4a05      	ldr	r2, [pc, #20]	@ (8004cb4 <Motor_SetSpeed+0x570>)
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	4413      	add	r3, r2
 8004ca4:	330c      	adds	r3, #12
 8004ca6:	460a      	mov	r2, r1
 8004ca8:	801a      	strh	r2, [r3, #0]
 8004caa:	e000      	b.n	8004cae <Motor_SetSpeed+0x56a>
        return;
 8004cac:	bf00      	nop
}
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	200007f0 	.word	0x200007f0

08004cb8 <Motor_Forward>:
/**
  * @brief  Move robot forward
  * @param  speed: Speed percentage (0-100)
  * @retval None
  */
void Motor_Forward(uint8_t speed) {
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8004cc2:	79fb      	ldrb	r3, [r7, #7]
 8004cc4:	2b64      	cmp	r3, #100	@ 0x64
 8004cc6:	d901      	bls.n	8004ccc <Motor_Forward+0x14>
 8004cc8:	2364      	movs	r3, #100	@ 0x64
 8004cca:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004ccc:	2300      	movs	r3, #0
 8004cce:	73fb      	strb	r3, [r7, #15]
 8004cd0:	e009      	b.n	8004ce6 <Motor_Forward+0x2e>
        Motor_SetSpeed(i, speed);
 8004cd2:	79fb      	ldrb	r3, [r7, #7]
 8004cd4:	b21a      	sxth	r2, r3
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	4611      	mov	r1, r2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7ff fd32 	bl	8004744 <Motor_SetSpeed>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	73fb      	strb	r3, [r7, #15]
 8004ce6:	7bfb      	ldrb	r3, [r7, #15]
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d9f2      	bls.n	8004cd2 <Motor_Forward+0x1a>
    }
}
 8004cec:	bf00      	nop
 8004cee:	bf00      	nop
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <Motor_Reverse>:
/**
  * @brief  Move robot backward
  * @param  speed: Speed percentage (0-100)
  * @retval None
  */
void Motor_Reverse(uint8_t speed) {
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b084      	sub	sp, #16
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8004d00:	79fb      	ldrb	r3, [r7, #7]
 8004d02:	2b64      	cmp	r3, #100	@ 0x64
 8004d04:	d901      	bls.n	8004d0a <Motor_Reverse+0x14>
 8004d06:	2364      	movs	r3, #100	@ 0x64
 8004d08:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	73fb      	strb	r3, [r7, #15]
 8004d0e:	e00c      	b.n	8004d2a <Motor_Reverse+0x34>
        Motor_SetSpeed(i, -speed);
 8004d10:	79fb      	ldrb	r3, [r7, #7]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	425b      	negs	r3, r3
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	b21a      	sxth	r2, r3
 8004d1a:	7bfb      	ldrb	r3, [r7, #15]
 8004d1c:	4611      	mov	r1, r2
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7ff fd10 	bl	8004744 <Motor_SetSpeed>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
 8004d26:	3301      	adds	r3, #1
 8004d28:	73fb      	strb	r3, [r7, #15]
 8004d2a:	7bfb      	ldrb	r3, [r7, #15]
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d9ef      	bls.n	8004d10 <Motor_Reverse+0x1a>
    }
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <Motor_Rotate_Left>:
  * @brief  Rotate robot in place (spin left)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  * @note   Left motors reverse, Right motors forward
  */
void Motor_Rotate_Left(uint8_t speed) {
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b082      	sub	sp, #8
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	4603      	mov	r3, r0
 8004d42:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	2b64      	cmp	r3, #100	@ 0x64
 8004d48:	d901      	bls.n	8004d4e <Motor_Rotate_Left+0x14>
 8004d4a:	2364      	movs	r3, #100	@ 0x64
 8004d4c:	71fb      	strb	r3, [r7, #7]

    // Right side forward
    Motor_SetSpeed(MOTOR_1, speed);
 8004d4e:	79fb      	ldrb	r3, [r7, #7]
 8004d50:	b21b      	sxth	r3, r3
 8004d52:	4619      	mov	r1, r3
 8004d54:	2000      	movs	r0, #0
 8004d56:	f7ff fcf5 	bl	8004744 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, speed);
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	b21b      	sxth	r3, r3
 8004d5e:	4619      	mov	r1, r3
 8004d60:	2002      	movs	r0, #2
 8004d62:	f7ff fcef 	bl	8004744 <Motor_SetSpeed>

    // Left side reverse
    Motor_SetSpeed(MOTOR_2, -speed);
 8004d66:	79fb      	ldrb	r3, [r7, #7]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	425b      	negs	r3, r3
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	b21b      	sxth	r3, r3
 8004d70:	4619      	mov	r1, r3
 8004d72:	2001      	movs	r0, #1
 8004d74:	f7ff fce6 	bl	8004744 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, -speed);
 8004d78:	79fb      	ldrb	r3, [r7, #7]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	425b      	negs	r3, r3
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	b21b      	sxth	r3, r3
 8004d82:	4619      	mov	r1, r3
 8004d84:	2003      	movs	r0, #3
 8004d86:	f7ff fcdd 	bl	8004744 <Motor_SetSpeed>
}
 8004d8a:	bf00      	nop
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <Motor_Rotate_Right>:
/**
  * @brief  Rotate robot in place (spin right)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  */
void Motor_Rotate_Right(uint8_t speed) {
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b082      	sub	sp, #8
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	4603      	mov	r3, r0
 8004d9a:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8004d9c:	79fb      	ldrb	r3, [r7, #7]
 8004d9e:	2b64      	cmp	r3, #100	@ 0x64
 8004da0:	d901      	bls.n	8004da6 <Motor_Rotate_Right+0x14>
 8004da2:	2364      	movs	r3, #100	@ 0x64
 8004da4:	71fb      	strb	r3, [r7, #7]

    // Left side forward
    Motor_SetSpeed(MOTOR_2, speed);
 8004da6:	79fb      	ldrb	r3, [r7, #7]
 8004da8:	b21b      	sxth	r3, r3
 8004daa:	4619      	mov	r1, r3
 8004dac:	2001      	movs	r0, #1
 8004dae:	f7ff fcc9 	bl	8004744 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, speed);
 8004db2:	79fb      	ldrb	r3, [r7, #7]
 8004db4:	b21b      	sxth	r3, r3
 8004db6:	4619      	mov	r1, r3
 8004db8:	2003      	movs	r0, #3
 8004dba:	f7ff fcc3 	bl	8004744 <Motor_SetSpeed>

    // Right side reverse
    Motor_SetSpeed(MOTOR_1, -speed);
 8004dbe:	79fb      	ldrb	r3, [r7, #7]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	425b      	negs	r3, r3
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	b21b      	sxth	r3, r3
 8004dc8:	4619      	mov	r1, r3
 8004dca:	2000      	movs	r0, #0
 8004dcc:	f7ff fcba 	bl	8004744 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, -speed);
 8004dd0:	79fb      	ldrb	r3, [r7, #7]
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	425b      	negs	r3, r3
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	b21b      	sxth	r3, r3
 8004dda:	4619      	mov	r1, r3
 8004ddc:	2002      	movs	r0, #2
 8004dde:	f7ff fcb1 	bl	8004744 <Motor_SetSpeed>
}
 8004de2:	bf00      	nop
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b088      	sub	sp, #32
 8004dee:	af04      	add	r7, sp, #16
 8004df0:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8004df2:	2364      	movs	r3, #100	@ 0x64
 8004df4:	9302      	str	r3, [sp, #8]
 8004df6:	2301      	movs	r3, #1
 8004df8:	9301      	str	r3, [sp, #4]
 8004dfa:	f107 030f 	add.w	r3, r7, #15
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	2301      	movs	r3, #1
 8004e02:	2275      	movs	r2, #117	@ 0x75
 8004e04:	21d0      	movs	r1, #208	@ 0xd0
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f001 ff84 	bl	8006d14 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8004e0c:	7bfb      	ldrb	r3, [r7, #15]
 8004e0e:	2b68      	cmp	r3, #104	@ 0x68
 8004e10:	d13d      	bne.n	8004e8e <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8004e16:	2364      	movs	r3, #100	@ 0x64
 8004e18:	9302      	str	r3, [sp, #8]
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	9301      	str	r3, [sp, #4]
 8004e1e:	f107 030e 	add.w	r3, r7, #14
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	2301      	movs	r3, #1
 8004e26:	226b      	movs	r2, #107	@ 0x6b
 8004e28:	21d0      	movs	r1, #208	@ 0xd0
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f001 fe78 	bl	8006b20 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8004e30:	2307      	movs	r3, #7
 8004e32:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8004e34:	2364      	movs	r3, #100	@ 0x64
 8004e36:	9302      	str	r3, [sp, #8]
 8004e38:	2301      	movs	r3, #1
 8004e3a:	9301      	str	r3, [sp, #4]
 8004e3c:	f107 030e 	add.w	r3, r7, #14
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	2301      	movs	r3, #1
 8004e44:	2219      	movs	r2, #25
 8004e46:	21d0      	movs	r1, #208	@ 0xd0
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f001 fe69 	bl	8006b20 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8004e52:	2364      	movs	r3, #100	@ 0x64
 8004e54:	9302      	str	r3, [sp, #8]
 8004e56:	2301      	movs	r3, #1
 8004e58:	9301      	str	r3, [sp, #4]
 8004e5a:	f107 030e 	add.w	r3, r7, #14
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	2301      	movs	r3, #1
 8004e62:	221c      	movs	r2, #28
 8004e64:	21d0      	movs	r1, #208	@ 0xd0
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f001 fe5a 	bl	8006b20 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8004e70:	2364      	movs	r3, #100	@ 0x64
 8004e72:	9302      	str	r3, [sp, #8]
 8004e74:	2301      	movs	r3, #1
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	f107 030e 	add.w	r3, r7, #14
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	2301      	movs	r3, #1
 8004e80:	221b      	movs	r2, #27
 8004e82:	21d0      	movs	r1, #208	@ 0xd0
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f001 fe4b 	bl	8006b20 <HAL_I2C_Mem_Write>
        return 0;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	e000      	b.n	8004e90 <MPU6050_Init+0xa6>
    }
    return 1;
 8004e8e:	2301      	movs	r3, #1
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8004e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e9c:	b094      	sub	sp, #80	@ 0x50
 8004e9e:	af04      	add	r7, sp, #16
 8004ea0:	6078      	str	r0, [r7, #4]
 8004ea2:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8004ea4:	2364      	movs	r3, #100	@ 0x64
 8004ea6:	9302      	str	r3, [sp, #8]
 8004ea8:	230e      	movs	r3, #14
 8004eaa:	9301      	str	r3, [sp, #4]
 8004eac:	f107 0308 	add.w	r3, r7, #8
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	223b      	movs	r2, #59	@ 0x3b
 8004eb6:	21d0      	movs	r1, #208	@ 0xd0
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f001 ff2b 	bl	8006d14 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8004ebe:	7a3b      	ldrb	r3, [r7, #8]
 8004ec0:	b21b      	sxth	r3, r3
 8004ec2:	021b      	lsls	r3, r3, #8
 8004ec4:	b21a      	sxth	r2, r3
 8004ec6:	7a7b      	ldrb	r3, [r7, #9]
 8004ec8:	b21b      	sxth	r3, r3
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	b21a      	sxth	r2, r3
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8004ed2:	7abb      	ldrb	r3, [r7, #10]
 8004ed4:	b21b      	sxth	r3, r3
 8004ed6:	021b      	lsls	r3, r3, #8
 8004ed8:	b21a      	sxth	r2, r3
 8004eda:	7afb      	ldrb	r3, [r7, #11]
 8004edc:	b21b      	sxth	r3, r3
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	b21a      	sxth	r2, r3
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8004ee6:	7b3b      	ldrb	r3, [r7, #12]
 8004ee8:	b21b      	sxth	r3, r3
 8004eea:	021b      	lsls	r3, r3, #8
 8004eec:	b21a      	sxth	r2, r3
 8004eee:	7b7b      	ldrb	r3, [r7, #13]
 8004ef0:	b21b      	sxth	r3, r3
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	b21a      	sxth	r2, r3
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8004efa:	7bbb      	ldrb	r3, [r7, #14]
 8004efc:	b21b      	sxth	r3, r3
 8004efe:	021b      	lsls	r3, r3, #8
 8004f00:	b21a      	sxth	r2, r3
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
 8004f04:	b21b      	sxth	r3, r3
 8004f06:	4313      	orrs	r3, r2
 8004f08:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8004f0a:	7c3b      	ldrb	r3, [r7, #16]
 8004f0c:	b21b      	sxth	r3, r3
 8004f0e:	021b      	lsls	r3, r3, #8
 8004f10:	b21a      	sxth	r2, r3
 8004f12:	7c7b      	ldrb	r3, [r7, #17]
 8004f14:	b21b      	sxth	r3, r3
 8004f16:	4313      	orrs	r3, r2
 8004f18:	b21a      	sxth	r2, r3
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8004f1e:	7cbb      	ldrb	r3, [r7, #18]
 8004f20:	b21b      	sxth	r3, r3
 8004f22:	021b      	lsls	r3, r3, #8
 8004f24:	b21a      	sxth	r2, r3
 8004f26:	7cfb      	ldrb	r3, [r7, #19]
 8004f28:	b21b      	sxth	r3, r3
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	b21a      	sxth	r2, r3
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8004f32:	7d3b      	ldrb	r3, [r7, #20]
 8004f34:	b21b      	sxth	r3, r3
 8004f36:	021b      	lsls	r3, r3, #8
 8004f38:	b21a      	sxth	r2, r3
 8004f3a:	7d7b      	ldrb	r3, [r7, #21]
 8004f3c:	b21b      	sxth	r3, r3
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	b21a      	sxth	r2, r3
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7fb fae9 	bl	8000524 <__aeabi_i2d>
 8004f52:	f04f 0200 	mov.w	r2, #0
 8004f56:	4bbe      	ldr	r3, [pc, #760]	@ (8005250 <MPU6050_Read_All+0x3b8>)
 8004f58:	f7fb fc78 	bl	800084c <__aeabi_ddiv>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	6839      	ldr	r1, [r7, #0]
 8004f62:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7fb fad9 	bl	8000524 <__aeabi_i2d>
 8004f72:	f04f 0200 	mov.w	r2, #0
 8004f76:	4bb6      	ldr	r3, [pc, #728]	@ (8005250 <MPU6050_Read_All+0x3b8>)
 8004f78:	f7fb fc68 	bl	800084c <__aeabi_ddiv>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	6839      	ldr	r1, [r7, #0]
 8004f82:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7fb fac9 	bl	8000524 <__aeabi_i2d>
 8004f92:	a3a9      	add	r3, pc, #676	@ (adr r3, 8005238 <MPU6050_Read_All+0x3a0>)
 8004f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f98:	f7fb fc58 	bl	800084c <__aeabi_ddiv>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	6839      	ldr	r1, [r7, #0]
 8004fa2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8004fa6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8004faa:	ee07 3a90 	vmov	s15, r3
 8004fae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fb2:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 8005254 <MPU6050_Read_All+0x3bc>
 8004fb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004fba:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8005258 <MPU6050_Read_All+0x3c0>
 8004fbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7fb faa8 	bl	8000524 <__aeabi_i2d>
 8004fd4:	a39a      	add	r3, pc, #616	@ (adr r3, 8005240 <MPU6050_Read_All+0x3a8>)
 8004fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fda:	f7fb fc37 	bl	800084c <__aeabi_ddiv>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	6839      	ldr	r1, [r7, #0]
 8004fe4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7fb fa98 	bl	8000524 <__aeabi_i2d>
 8004ff4:	a392      	add	r3, pc, #584	@ (adr r3, 8005240 <MPU6050_Read_All+0x3a8>)
 8004ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffa:	f7fb fc27 	bl	800084c <__aeabi_ddiv>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	6839      	ldr	r1, [r7, #0]
 8005004:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800500e:	4618      	mov	r0, r3
 8005010:	f7fb fa88 	bl	8000524 <__aeabi_i2d>
 8005014:	a38a      	add	r3, pc, #552	@ (adr r3, 8005240 <MPU6050_Read_All+0x3a8>)
 8005016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501a:	f7fb fc17 	bl	800084c <__aeabi_ddiv>
 800501e:	4602      	mov	r2, r0
 8005020:	460b      	mov	r3, r1
 8005022:	6839      	ldr	r1, [r7, #0]
 8005024:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8005028:	f001 f894 	bl	8006154 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	4b8b      	ldr	r3, [pc, #556]	@ (800525c <MPU6050_Read_All+0x3c4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	4618      	mov	r0, r3
 8005036:	f7fb fa65 	bl	8000504 <__aeabi_ui2d>
 800503a:	f04f 0200 	mov.w	r2, #0
 800503e:	4b88      	ldr	r3, [pc, #544]	@ (8005260 <MPU6050_Read_All+0x3c8>)
 8005040:	f7fb fc04 	bl	800084c <__aeabi_ddiv>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 800504c:	f001 f882 	bl	8006154 <HAL_GetTick>
 8005050:	4603      	mov	r3, r0
 8005052:	4a82      	ldr	r2, [pc, #520]	@ (800525c <MPU6050_Read_All+0x3c4>)
 8005054:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800505c:	461a      	mov	r2, r3
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005064:	fb03 f202 	mul.w	r2, r3, r2
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800506e:	4619      	mov	r1, r3
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005076:	fb01 f303 	mul.w	r3, r1, r3
 800507a:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800507c:	4618      	mov	r0, r3
 800507e:	f7fb fa51 	bl	8000524 <__aeabi_i2d>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	ec43 2b10 	vmov	d0, r2, r3
 800508a:	f00a f9d9 	bl	800f440 <sqrt>
 800508e:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	f04f 0300 	mov.w	r3, #0
 800509a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800509e:	f7fb fd13 	bl	8000ac8 <__aeabi_dcmpeq>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d11f      	bne.n	80050e8 <MPU6050_Read_All+0x250>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fb fa38 	bl	8000524 <__aeabi_i2d>
 80050b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050b8:	f7fb fbc8 	bl	800084c <__aeabi_ddiv>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	ec43 2b17 	vmov	d7, r2, r3
 80050c4:	eeb0 0a47 	vmov.f32	s0, s14
 80050c8:	eef0 0a67 	vmov.f32	s1, s15
 80050cc:	f00a f9e4 	bl	800f498 <atan>
 80050d0:	ec51 0b10 	vmov	r0, r1, d0
 80050d4:	a35c      	add	r3, pc, #368	@ (adr r3, 8005248 <MPU6050_Read_All+0x3b0>)
 80050d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050da:	f7fb fa8d 	bl	80005f8 <__aeabi_dmul>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80050e6:	e005      	b.n	80050f4 <MPU6050_Read_All+0x25c>
    } else {
        roll = 0.0;
 80050e8:	f04f 0200 	mov.w	r2, #0
 80050ec:	f04f 0300 	mov.w	r3, #0
 80050f0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050fa:	425b      	negs	r3, r3
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7fb fa11 	bl	8000524 <__aeabi_i2d>
 8005102:	4682      	mov	sl, r0
 8005104:	468b      	mov	fp, r1
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800510c:	4618      	mov	r0, r3
 800510e:	f7fb fa09 	bl	8000524 <__aeabi_i2d>
 8005112:	4602      	mov	r2, r0
 8005114:	460b      	mov	r3, r1
 8005116:	ec43 2b11 	vmov	d1, r2, r3
 800511a:	ec4b ab10 	vmov	d0, sl, fp
 800511e:	f00a f98d 	bl	800f43c <atan2>
 8005122:	ec51 0b10 	vmov	r0, r1, d0
 8005126:	a348      	add	r3, pc, #288	@ (adr r3, 8005248 <MPU6050_Read_All+0x3b0>)
 8005128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512c:	f7fb fa64 	bl	80005f8 <__aeabi_dmul>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8005138:	f04f 0200 	mov.w	r2, #0
 800513c:	4b49      	ldr	r3, [pc, #292]	@ (8005264 <MPU6050_Read_All+0x3cc>)
 800513e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005142:	f7fb fccb 	bl	8000adc <__aeabi_dcmplt>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <MPU6050_Read_All+0x2ca>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8005152:	f04f 0200 	mov.w	r2, #0
 8005156:	4b44      	ldr	r3, [pc, #272]	@ (8005268 <MPU6050_Read_All+0x3d0>)
 8005158:	f7fb fcde 	bl	8000b18 <__aeabi_dcmpgt>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d114      	bne.n	800518c <MPU6050_Read_All+0x2f4>
 8005162:	f04f 0200 	mov.w	r2, #0
 8005166:	4b40      	ldr	r3, [pc, #256]	@ (8005268 <MPU6050_Read_All+0x3d0>)
 8005168:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800516c:	f7fb fcd4 	bl	8000b18 <__aeabi_dcmpgt>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d015      	beq.n	80051a2 <MPU6050_Read_All+0x30a>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	4b38      	ldr	r3, [pc, #224]	@ (8005264 <MPU6050_Read_All+0x3cc>)
 8005182:	f7fb fcab 	bl	8000adc <__aeabi_dcmplt>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <MPU6050_Read_All+0x30a>
        KalmanY.angle = pitch;
 800518c:	4937      	ldr	r1, [pc, #220]	@ (800526c <MPU6050_Read_All+0x3d4>)
 800518e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005192:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8005196:	6839      	ldr	r1, [r7, #0]
 8005198:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800519c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80051a0:	e014      	b.n	80051cc <MPU6050_Read_All+0x334>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 80051a8:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 80051ac:	eeb0 1a47 	vmov.f32	s2, s14
 80051b0:	eef0 1a67 	vmov.f32	s3, s15
 80051b4:	ed97 0b06 	vldr	d0, [r7, #24]
 80051b8:	482c      	ldr	r0, [pc, #176]	@ (800526c <MPU6050_Read_All+0x3d4>)
 80051ba:	f000 f85b 	bl	8005274 <Kalman_getAngle>
 80051be:	eeb0 7a40 	vmov.f32	s14, s0
 80051c2:	eef0 7a60 	vmov.f32	s15, s1
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80051d2:	4690      	mov	r8, r2
 80051d4:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80051d8:	f04f 0200 	mov.w	r2, #0
 80051dc:	4b22      	ldr	r3, [pc, #136]	@ (8005268 <MPU6050_Read_All+0x3d0>)
 80051de:	4640      	mov	r0, r8
 80051e0:	4649      	mov	r1, r9
 80051e2:	f7fb fc99 	bl	8000b18 <__aeabi_dcmpgt>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d008      	beq.n	80051fe <MPU6050_Read_All+0x366>
        DataStruct->Gx = -DataStruct->Gx;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80051f2:	4614      	mov	r4, r2
 80051f4:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8005204:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8005208:	eeb0 1a47 	vmov.f32	s2, s14
 800520c:	eef0 1a67 	vmov.f32	s3, s15
 8005210:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8005214:	4816      	ldr	r0, [pc, #88]	@ (8005270 <MPU6050_Read_All+0x3d8>)
 8005216:	f000 f82d 	bl	8005274 <Kalman_getAngle>
 800521a:	eeb0 7a40 	vmov.f32	s14, s0
 800521e:	eef0 7a60 	vmov.f32	s15, s1
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48

}
 8005228:	bf00      	nop
 800522a:	3740      	adds	r7, #64	@ 0x40
 800522c:	46bd      	mov	sp, r7
 800522e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005232:	bf00      	nop
 8005234:	f3af 8000 	nop.w
 8005238:	00000000 	.word	0x00000000
 800523c:	40cc2900 	.word	0x40cc2900
 8005240:	00000000 	.word	0x00000000
 8005244:	40606000 	.word	0x40606000
 8005248:	1a63c1f8 	.word	0x1a63c1f8
 800524c:	404ca5dc 	.word	0x404ca5dc
 8005250:	40d00000 	.word	0x40d00000
 8005254:	43aa0000 	.word	0x43aa0000
 8005258:	42121eb8 	.word	0x42121eb8
 800525c:	20000830 	.word	0x20000830
 8005260:	408f4000 	.word	0x408f4000
 8005264:	c0568000 	.word	0xc0568000
 8005268:	40568000 	.word	0x40568000
 800526c:	20000050 	.word	0x20000050
 8005270:	20000008 	.word	0x20000008

08005274 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8005274:	b5b0      	push	{r4, r5, r7, lr}
 8005276:	b096      	sub	sp, #88	@ 0x58
 8005278:	af00      	add	r7, sp, #0
 800527a:	61f8      	str	r0, [r7, #28]
 800527c:	ed87 0b04 	vstr	d0, [r7, #16]
 8005280:	ed87 1b02 	vstr	d1, [r7, #8]
 8005284:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800528e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005292:	f7fa fff9 	bl	8000288 <__aeabi_dsub>
 8005296:	4602      	mov	r2, r0
 8005298:	460b      	mov	r3, r1
 800529a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80052a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80052a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052ac:	f7fb f9a4 	bl	80005f8 <__aeabi_dmul>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	4620      	mov	r0, r4
 80052b6:	4629      	mov	r1, r5
 80052b8:	f7fa ffe8 	bl	800028c <__adddf3>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	69f9      	ldr	r1, [r7, #28]
 80052c2:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80052d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052d6:	f7fb f98f 	bl	80005f8 <__aeabi_dmul>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	4610      	mov	r0, r2
 80052e0:	4619      	mov	r1, r3
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80052e8:	f7fa ffce 	bl	8000288 <__aeabi_dsub>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4610      	mov	r0, r2
 80052f2:	4619      	mov	r1, r3
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80052fa:	f7fa ffc5 	bl	8000288 <__aeabi_dsub>
 80052fe:	4602      	mov	r2, r0
 8005300:	460b      	mov	r3, r1
 8005302:	4610      	mov	r0, r2
 8005304:	4619      	mov	r1, r3
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530c:	f7fa ffbe 	bl	800028c <__adddf3>
 8005310:	4602      	mov	r2, r0
 8005312:	460b      	mov	r3, r1
 8005314:	4610      	mov	r0, r2
 8005316:	4619      	mov	r1, r3
 8005318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800531c:	f7fb f96c 	bl	80005f8 <__aeabi_dmul>
 8005320:	4602      	mov	r2, r0
 8005322:	460b      	mov	r3, r1
 8005324:	4620      	mov	r0, r4
 8005326:	4629      	mov	r1, r5
 8005328:	f7fa ffb0 	bl	800028c <__adddf3>
 800532c:	4602      	mov	r2, r0
 800532e:	460b      	mov	r3, r1
 8005330:	69f9      	ldr	r1, [r7, #28]
 8005332:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8005342:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005346:	f7fb f957 	bl	80005f8 <__aeabi_dmul>
 800534a:	4602      	mov	r2, r0
 800534c:	460b      	mov	r3, r1
 800534e:	4620      	mov	r0, r4
 8005350:	4629      	mov	r1, r5
 8005352:	f7fa ff99 	bl	8000288 <__aeabi_dsub>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	69f9      	ldr	r1, [r7, #28]
 800535c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800536c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005370:	f7fb f942 	bl	80005f8 <__aeabi_dmul>
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	4620      	mov	r0, r4
 800537a:	4629      	mov	r1, r5
 800537c:	f7fa ff84 	bl	8000288 <__aeabi_dsub>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	69f9      	ldr	r1, [r7, #28]
 8005386:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800539a:	f7fb f92d 	bl	80005f8 <__aeabi_dmul>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	4620      	mov	r0, r4
 80053a4:	4629      	mov	r1, r5
 80053a6:	f7fa ff71 	bl	800028c <__adddf3>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	69f9      	ldr	r1, [r7, #28]
 80053b0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80053c0:	f7fa ff64 	bl	800028c <__adddf3>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80053d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80053d6:	f7fb fa39 	bl	800084c <__aeabi_ddiv>
 80053da:	4602      	mov	r2, r0
 80053dc:	460b      	mov	r3, r1
 80053de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80053e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80053ec:	f7fb fa2e 	bl	800084c <__aeabi_ddiv>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80053fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005402:	f7fa ff41 	bl	8000288 <__aeabi_dsub>
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005414:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005418:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800541c:	f7fb f8ec 	bl	80005f8 <__aeabi_dmul>
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4620      	mov	r0, r4
 8005426:	4629      	mov	r1, r5
 8005428:	f7fa ff30 	bl	800028c <__adddf3>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	69f9      	ldr	r1, [r7, #28]
 8005432:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800543c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005440:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005444:	f7fb f8d8 	bl	80005f8 <__aeabi_dmul>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	4620      	mov	r0, r4
 800544e:	4629      	mov	r1, r5
 8005450:	f7fa ff1c 	bl	800028c <__adddf3>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1
 8005458:	69f9      	ldr	r1, [r7, #28]
 800545a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8005464:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800546e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8005478:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800547c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005480:	f7fb f8ba 	bl	80005f8 <__aeabi_dmul>
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	4620      	mov	r0, r4
 800548a:	4629      	mov	r1, r5
 800548c:	f7fa fefc 	bl	8000288 <__aeabi_dsub>
 8005490:	4602      	mov	r2, r0
 8005492:	460b      	mov	r3, r1
 8005494:	69f9      	ldr	r1, [r7, #28]
 8005496:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80054a0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80054a4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80054a8:	f7fb f8a6 	bl	80005f8 <__aeabi_dmul>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4620      	mov	r0, r4
 80054b2:	4629      	mov	r1, r5
 80054b4:	f7fa fee8 	bl	8000288 <__aeabi_dsub>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	69f9      	ldr	r1, [r7, #28]
 80054be:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80054c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80054cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80054d0:	f7fb f892 	bl	80005f8 <__aeabi_dmul>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	4620      	mov	r0, r4
 80054da:	4629      	mov	r1, r5
 80054dc:	f7fa fed4 	bl	8000288 <__aeabi_dsub>
 80054e0:	4602      	mov	r2, r0
 80054e2:	460b      	mov	r3, r1
 80054e4:	69f9      	ldr	r1, [r7, #28]
 80054e6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80054f0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80054f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80054f8:	f7fb f87e 	bl	80005f8 <__aeabi_dmul>
 80054fc:	4602      	mov	r2, r0
 80054fe:	460b      	mov	r3, r1
 8005500:	4620      	mov	r0, r4
 8005502:	4629      	mov	r1, r5
 8005504:	f7fa fec0 	bl	8000288 <__aeabi_dsub>
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	69f9      	ldr	r1, [r7, #28]
 800550e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005518:	ec43 2b17 	vmov	d7, r2, r3
};
 800551c:	eeb0 0a47 	vmov.f32	s0, s14
 8005520:	eef0 0a67 	vmov.f32	s1, s15
 8005524:	3758      	adds	r7, #88	@ 0x58
 8005526:	46bd      	mov	sp, r7
 8005528:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800552c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	607b      	str	r3, [r7, #4]
 8005536:	4b10      	ldr	r3, [pc, #64]	@ (8005578 <HAL_MspInit+0x4c>)
 8005538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553a:	4a0f      	ldr	r2, [pc, #60]	@ (8005578 <HAL_MspInit+0x4c>)
 800553c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005540:	6453      	str	r3, [r2, #68]	@ 0x44
 8005542:	4b0d      	ldr	r3, [pc, #52]	@ (8005578 <HAL_MspInit+0x4c>)
 8005544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800554a:	607b      	str	r3, [r7, #4]
 800554c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800554e:	2300      	movs	r3, #0
 8005550:	603b      	str	r3, [r7, #0]
 8005552:	4b09      	ldr	r3, [pc, #36]	@ (8005578 <HAL_MspInit+0x4c>)
 8005554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005556:	4a08      	ldr	r2, [pc, #32]	@ (8005578 <HAL_MspInit+0x4c>)
 8005558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800555c:	6413      	str	r3, [r2, #64]	@ 0x40
 800555e:	4b06      	ldr	r3, [pc, #24]	@ (8005578 <HAL_MspInit+0x4c>)
 8005560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005566:	603b      	str	r3, [r7, #0]
 8005568:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800556a:	bf00      	nop
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	40023800 	.word	0x40023800

0800557c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b08e      	sub	sp, #56	@ 0x38
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]
 800558c:	605a      	str	r2, [r3, #4]
 800558e:	609a      	str	r2, [r3, #8]
 8005590:	60da      	str	r2, [r3, #12]
 8005592:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a76      	ldr	r2, [pc, #472]	@ (8005774 <HAL_TIM_Base_MspInit+0x1f8>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d16c      	bne.n	8005678 <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800559e:	2300      	movs	r3, #0
 80055a0:	623b      	str	r3, [r7, #32]
 80055a2:	4b75      	ldr	r3, [pc, #468]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a6:	4a74      	ldr	r2, [pc, #464]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055a8:	f043 0301 	orr.w	r3, r3, #1
 80055ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80055ae:	4b72      	ldr	r3, [pc, #456]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b2:	f003 0301 	and.w	r3, r3, #1
 80055b6:	623b      	str	r3, [r7, #32]
 80055b8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80055ba:	2300      	movs	r3, #0
 80055bc:	61fb      	str	r3, [r7, #28]
 80055be:	4b6e      	ldr	r3, [pc, #440]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c2:	4a6d      	ldr	r2, [pc, #436]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055c4:	f043 0310 	orr.w	r3, r3, #16
 80055c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80055ca:	4b6b      	ldr	r3, [pc, #428]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ce:	f003 0310 	and.w	r3, r3, #16
 80055d2:	61fb      	str	r3, [r7, #28]
 80055d4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055d6:	2300      	movs	r3, #0
 80055d8:	61bb      	str	r3, [r7, #24]
 80055da:	4b67      	ldr	r3, [pc, #412]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055de:	4a66      	ldr	r2, [pc, #408]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055e0:	f043 0301 	orr.w	r3, r3, #1
 80055e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80055e6:	4b64      	ldr	r3, [pc, #400]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80055e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	61bb      	str	r3, [r7, #24]
 80055f0:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Echo_1_Pin|Echo_2_Pin|Echo_3_Pin;
 80055f2:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055f8:	2302      	movs	r3, #2
 80055fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80055fc:	2302      	movs	r3, #2
 80055fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005600:	2300      	movs	r3, #0
 8005602:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005604:	2301      	movs	r3, #1
 8005606:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005608:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800560c:	4619      	mov	r1, r3
 800560e:	485b      	ldr	r0, [pc, #364]	@ (800577c <HAL_TIM_Base_MspInit+0x200>)
 8005610:	f000 ff74 	bl	80064fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Echo_4_Pin;
 8005614:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005618:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800561a:	2302      	movs	r3, #2
 800561c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800561e:	2302      	movs	r3, #2
 8005620:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005622:	2300      	movs	r3, #0
 8005624:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005626:	2301      	movs	r3, #1
 8005628:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Echo_4_GPIO_Port, &GPIO_InitStruct);
 800562a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800562e:	4619      	mov	r1, r3
 8005630:	4853      	ldr	r0, [pc, #332]	@ (8005780 <HAL_TIM_Base_MspInit+0x204>)
 8005632:	f000 ff63 	bl	80064fc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8005636:	2200      	movs	r2, #0
 8005638:	2100      	movs	r1, #0
 800563a:	2018      	movs	r0, #24
 800563c:	f000 fe95 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005640:	2018      	movs	r0, #24
 8005642:	f000 feae 	bl	80063a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005646:	2200      	movs	r2, #0
 8005648:	2100      	movs	r1, #0
 800564a:	2019      	movs	r0, #25
 800564c:	f000 fe8d 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005650:	2019      	movs	r0, #25
 8005652:	f000 fea6 	bl	80063a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8005656:	2200      	movs	r2, #0
 8005658:	2100      	movs	r1, #0
 800565a:	201a      	movs	r0, #26
 800565c:	f000 fe85 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005660:	201a      	movs	r0, #26
 8005662:	f000 fe9e 	bl	80063a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005666:	2200      	movs	r2, #0
 8005668:	2100      	movs	r1, #0
 800566a:	201b      	movs	r0, #27
 800566c:	f000 fe7d 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005670:	201b      	movs	r0, #27
 8005672:	f000 fe96 	bl	80063a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005676:	e079      	b.n	800576c <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM2)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005680:	d10e      	bne.n	80056a0 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005682:	2300      	movs	r3, #0
 8005684:	617b      	str	r3, [r7, #20]
 8005686:	4b3c      	ldr	r3, [pc, #240]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	4a3b      	ldr	r2, [pc, #236]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 800568c:	f043 0301 	orr.w	r3, r3, #1
 8005690:	6413      	str	r3, [r2, #64]	@ 0x40
 8005692:	4b39      	ldr	r3, [pc, #228]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 8005694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	697b      	ldr	r3, [r7, #20]
}
 800569e:	e065      	b.n	800576c <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM5)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a37      	ldr	r2, [pc, #220]	@ (8005784 <HAL_TIM_Base_MspInit+0x208>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d10e      	bne.n	80056c8 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80056aa:	2300      	movs	r3, #0
 80056ac:	613b      	str	r3, [r7, #16]
 80056ae:	4b32      	ldr	r3, [pc, #200]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	4a31      	ldr	r2, [pc, #196]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056b4:	f043 0308 	orr.w	r3, r3, #8
 80056b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80056ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	613b      	str	r3, [r7, #16]
 80056c4:	693b      	ldr	r3, [r7, #16]
}
 80056c6:	e051      	b.n	800576c <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM8)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a2e      	ldr	r2, [pc, #184]	@ (8005788 <HAL_TIM_Base_MspInit+0x20c>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d14c      	bne.n	800576c <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	4b28      	ldr	r3, [pc, #160]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056da:	4a27      	ldr	r2, [pc, #156]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056dc:	f043 0302 	orr.w	r3, r3, #2
 80056e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80056e2:	4b25      	ldr	r3, [pc, #148]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056ee:	2300      	movs	r3, #0
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	4b21      	ldr	r3, [pc, #132]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f6:	4a20      	ldr	r2, [pc, #128]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 80056f8:	f043 0304 	orr.w	r3, r3, #4
 80056fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80056fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005778 <HAL_TIM_Base_MspInit+0x1fc>)
 8005700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005702:	f003 0304 	and.w	r3, r3, #4
 8005706:	60bb      	str	r3, [r7, #8]
 8005708:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_8_Pin|Echo_7_Pin|Echo_6_Pin|Echo_5_Pin;
 800570a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800570e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005710:	2302      	movs	r3, #2
 8005712:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005714:	2302      	movs	r3, #2
 8005716:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005718:	2300      	movs	r3, #0
 800571a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800571c:	2303      	movs	r3, #3
 800571e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005724:	4619      	mov	r1, r3
 8005726:	4819      	ldr	r0, [pc, #100]	@ (800578c <HAL_TIM_Base_MspInit+0x210>)
 8005728:	f000 fee8 	bl	80064fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800572c:	2200      	movs	r2, #0
 800572e:	2100      	movs	r1, #0
 8005730:	202b      	movs	r0, #43	@ 0x2b
 8005732:	f000 fe1a 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005736:	202b      	movs	r0, #43	@ 0x2b
 8005738:	f000 fe33 	bl	80063a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800573c:	2200      	movs	r2, #0
 800573e:	2100      	movs	r1, #0
 8005740:	202c      	movs	r0, #44	@ 0x2c
 8005742:	f000 fe12 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005746:	202c      	movs	r0, #44	@ 0x2c
 8005748:	f000 fe2b 	bl	80063a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800574c:	2200      	movs	r2, #0
 800574e:	2100      	movs	r1, #0
 8005750:	202d      	movs	r0, #45	@ 0x2d
 8005752:	f000 fe0a 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8005756:	202d      	movs	r0, #45	@ 0x2d
 8005758:	f000 fe23 	bl	80063a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800575c:	2200      	movs	r2, #0
 800575e:	2100      	movs	r1, #0
 8005760:	202e      	movs	r0, #46	@ 0x2e
 8005762:	f000 fe02 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8005766:	202e      	movs	r0, #46	@ 0x2e
 8005768:	f000 fe1b 	bl	80063a2 <HAL_NVIC_EnableIRQ>
}
 800576c:	bf00      	nop
 800576e:	3738      	adds	r7, #56	@ 0x38
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	40010000 	.word	0x40010000
 8005778:	40023800 	.word	0x40023800
 800577c:	40021000 	.word	0x40021000
 8005780:	40020000 	.word	0x40020000
 8005784:	40000c00 	.word	0x40000c00
 8005788:	40010400 	.word	0x40010400
 800578c:	40020800 	.word	0x40020800

08005790 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b086      	sub	sp, #24
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a26      	ldr	r2, [pc, #152]	@ (8005838 <HAL_TIM_PWM_MspInit+0xa8>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d10e      	bne.n	80057c0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	4b25      	ldr	r3, [pc, #148]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 80057a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057aa:	4a24      	ldr	r2, [pc, #144]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 80057ac:	f043 0302 	orr.w	r3, r3, #2
 80057b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80057b2:	4b22      	ldr	r3, [pc, #136]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 80057b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	617b      	str	r3, [r7, #20]
 80057bc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80057be:	e036      	b.n	800582e <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005840 <HAL_TIM_PWM_MspInit+0xb0>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d116      	bne.n	80057f8 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80057ca:	2300      	movs	r3, #0
 80057cc:	613b      	str	r3, [r7, #16]
 80057ce:	4b1b      	ldr	r3, [pc, #108]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 80057d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d2:	4a1a      	ldr	r2, [pc, #104]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 80057d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80057da:	4b18      	ldr	r3, [pc, #96]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 80057dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057e2:	613b      	str	r3, [r7, #16]
 80057e4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80057e6:	2200      	movs	r2, #0
 80057e8:	2100      	movs	r1, #0
 80057ea:	2018      	movs	r0, #24
 80057ec:	f000 fdbd 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80057f0:	2018      	movs	r0, #24
 80057f2:	f000 fdd6 	bl	80063a2 <HAL_NVIC_EnableIRQ>
}
 80057f6:	e01a      	b.n	800582e <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a11      	ldr	r2, [pc, #68]	@ (8005844 <HAL_TIM_PWM_MspInit+0xb4>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d115      	bne.n	800582e <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	4b0d      	ldr	r3, [pc, #52]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	4a0c      	ldr	r2, [pc, #48]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 800580c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005810:	6413      	str	r3, [r2, #64]	@ 0x40
 8005812:	4b0a      	ldr	r3, [pc, #40]	@ (800583c <HAL_TIM_PWM_MspInit+0xac>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581a:	60fb      	str	r3, [r7, #12]
 800581c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800581e:	2200      	movs	r2, #0
 8005820:	2100      	movs	r1, #0
 8005822:	202b      	movs	r0, #43	@ 0x2b
 8005824:	f000 fda1 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005828:	202b      	movs	r0, #43	@ 0x2b
 800582a:	f000 fdba 	bl	80063a2 <HAL_NVIC_EnableIRQ>
}
 800582e:	bf00      	nop
 8005830:	3718      	adds	r7, #24
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	40000400 	.word	0x40000400
 800583c:	40023800 	.word	0x40023800
 8005840:	40014000 	.word	0x40014000
 8005844:	40001800 	.word	0x40001800

08005848 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08c      	sub	sp, #48	@ 0x30
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005850:	f107 031c 	add.w	r3, r7, #28
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	605a      	str	r2, [r3, #4]
 800585a:	609a      	str	r2, [r3, #8]
 800585c:	60da      	str	r2, [r3, #12]
 800585e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005868:	d11e      	bne.n	80058a8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800586a:	2300      	movs	r3, #0
 800586c:	61bb      	str	r3, [r7, #24]
 800586e:	4b46      	ldr	r3, [pc, #280]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 8005870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005872:	4a45      	ldr	r2, [pc, #276]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 8005874:	f043 0301 	orr.w	r3, r3, #1
 8005878:	6313      	str	r3, [r2, #48]	@ 0x30
 800587a:	4b43      	ldr	r3, [pc, #268]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 800587c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	61bb      	str	r3, [r7, #24]
 8005884:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005886:	2303      	movs	r3, #3
 8005888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800588a:	2302      	movs	r3, #2
 800588c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800588e:	2300      	movs	r3, #0
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005892:	2300      	movs	r3, #0
 8005894:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005896:	2301      	movs	r3, #1
 8005898:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800589a:	f107 031c 	add.w	r3, r7, #28
 800589e:	4619      	mov	r1, r3
 80058a0:	483a      	ldr	r0, [pc, #232]	@ (800598c <HAL_TIM_MspPostInit+0x144>)
 80058a2:	f000 fe2b 	bl	80064fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80058a6:	e06b      	b.n	8005980 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a38      	ldr	r2, [pc, #224]	@ (8005990 <HAL_TIM_MspPostInit+0x148>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d11e      	bne.n	80058f0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058b2:	2300      	movs	r3, #0
 80058b4:	617b      	str	r3, [r7, #20]
 80058b6:	4b34      	ldr	r3, [pc, #208]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 80058b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ba:	4a33      	ldr	r2, [pc, #204]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 80058bc:	f043 0302 	orr.w	r3, r3, #2
 80058c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80058c2:	4b31      	ldr	r3, [pc, #196]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 80058c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	617b      	str	r3, [r7, #20]
 80058cc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80058ce:	2303      	movs	r3, #3
 80058d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d2:	2302      	movs	r3, #2
 80058d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058d6:	2300      	movs	r3, #0
 80058d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058da:	2300      	movs	r3, #0
 80058dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80058de:	2302      	movs	r3, #2
 80058e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058e2:	f107 031c 	add.w	r3, r7, #28
 80058e6:	4619      	mov	r1, r3
 80058e8:	482a      	ldr	r0, [pc, #168]	@ (8005994 <HAL_TIM_MspPostInit+0x14c>)
 80058ea:	f000 fe07 	bl	80064fc <HAL_GPIO_Init>
}
 80058ee:	e047      	b.n	8005980 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a28      	ldr	r2, [pc, #160]	@ (8005998 <HAL_TIM_MspPostInit+0x150>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d11e      	bne.n	8005938 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80058fa:	2300      	movs	r3, #0
 80058fc:	613b      	str	r3, [r7, #16]
 80058fe:	4b22      	ldr	r3, [pc, #136]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 8005900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005902:	4a21      	ldr	r2, [pc, #132]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 8005904:	f043 0310 	orr.w	r3, r3, #16
 8005908:	6313      	str	r3, [r2, #48]	@ 0x30
 800590a:	4b1f      	ldr	r3, [pc, #124]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 800590c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590e:	f003 0310 	and.w	r3, r3, #16
 8005912:	613b      	str	r3, [r7, #16]
 8005914:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005916:	2360      	movs	r3, #96	@ 0x60
 8005918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800591a:	2302      	movs	r3, #2
 800591c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800591e:	2300      	movs	r3, #0
 8005920:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005922:	2300      	movs	r3, #0
 8005924:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8005926:	2303      	movs	r3, #3
 8005928:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800592a:	f107 031c 	add.w	r3, r7, #28
 800592e:	4619      	mov	r1, r3
 8005930:	481a      	ldr	r0, [pc, #104]	@ (800599c <HAL_TIM_MspPostInit+0x154>)
 8005932:	f000 fde3 	bl	80064fc <HAL_GPIO_Init>
}
 8005936:	e023      	b.n	8005980 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM12)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a18      	ldr	r2, [pc, #96]	@ (80059a0 <HAL_TIM_MspPostInit+0x158>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d11e      	bne.n	8005980 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]
 8005946:	4b10      	ldr	r3, [pc, #64]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 8005948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594a:	4a0f      	ldr	r2, [pc, #60]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 800594c:	f043 0302 	orr.w	r3, r3, #2
 8005950:	6313      	str	r3, [r2, #48]	@ 0x30
 8005952:	4b0d      	ldr	r3, [pc, #52]	@ (8005988 <HAL_TIM_MspPostInit+0x140>)
 8005954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800595e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8005962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005964:	2302      	movs	r3, #2
 8005966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005968:	2300      	movs	r3, #0
 800596a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800596c:	2300      	movs	r3, #0
 800596e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8005970:	2309      	movs	r3, #9
 8005972:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005974:	f107 031c 	add.w	r3, r7, #28
 8005978:	4619      	mov	r1, r3
 800597a:	4806      	ldr	r0, [pc, #24]	@ (8005994 <HAL_TIM_MspPostInit+0x14c>)
 800597c:	f000 fdbe 	bl	80064fc <HAL_GPIO_Init>
}
 8005980:	bf00      	nop
 8005982:	3730      	adds	r7, #48	@ 0x30
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	40023800 	.word	0x40023800
 800598c:	40020000 	.word	0x40020000
 8005990:	40000400 	.word	0x40000400
 8005994:	40020400 	.word	0x40020400
 8005998:	40014000 	.word	0x40014000
 800599c:	40021000 	.word	0x40021000
 80059a0:	40001800 	.word	0x40001800

080059a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b08c      	sub	sp, #48	@ 0x30
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059ac:	f107 031c 	add.w	r3, r7, #28
 80059b0:	2200      	movs	r2, #0
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	605a      	str	r2, [r3, #4]
 80059b6:	609a      	str	r2, [r3, #8]
 80059b8:	60da      	str	r2, [r3, #12]
 80059ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a37      	ldr	r2, [pc, #220]	@ (8005aa0 <HAL_UART_MspInit+0xfc>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d12d      	bne.n	8005a22 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80059c6:	2300      	movs	r3, #0
 80059c8:	61bb      	str	r3, [r7, #24]
 80059ca:	4b36      	ldr	r3, [pc, #216]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 80059cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ce:	4a35      	ldr	r2, [pc, #212]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 80059d0:	f043 0310 	orr.w	r3, r3, #16
 80059d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80059d6:	4b33      	ldr	r3, [pc, #204]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	f003 0310 	and.w	r3, r3, #16
 80059de:	61bb      	str	r3, [r7, #24]
 80059e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059e2:	2300      	movs	r3, #0
 80059e4:	617b      	str	r3, [r7, #20]
 80059e6:	4b2f      	ldr	r3, [pc, #188]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 80059e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ea:	4a2e      	ldr	r2, [pc, #184]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 80059ec:	f043 0301 	orr.w	r3, r3, #1
 80059f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80059f2:	4b2c      	ldr	r3, [pc, #176]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 80059f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	617b      	str	r3, [r7, #20]
 80059fc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80059fe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a04:	2302      	movs	r3, #2
 8005a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005a10:	2307      	movs	r3, #7
 8005a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a14:	f107 031c 	add.w	r3, r7, #28
 8005a18:	4619      	mov	r1, r3
 8005a1a:	4823      	ldr	r0, [pc, #140]	@ (8005aa8 <HAL_UART_MspInit+0x104>)
 8005a1c:	f000 fd6e 	bl	80064fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005a20:	e039      	b.n	8005a96 <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART3)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a21      	ldr	r2, [pc, #132]	@ (8005aac <HAL_UART_MspInit+0x108>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d134      	bne.n	8005a96 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	613b      	str	r3, [r7, #16]
 8005a30:	4b1c      	ldr	r3, [pc, #112]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 8005a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a34:	4a1b      	ldr	r2, [pc, #108]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 8005a36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a3c:	4b19      	ldr	r3, [pc, #100]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a44:	613b      	str	r3, [r7, #16]
 8005a46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a48:	2300      	movs	r3, #0
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	4b15      	ldr	r3, [pc, #84]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 8005a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a50:	4a14      	ldr	r2, [pc, #80]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 8005a52:	f043 0302 	orr.w	r3, r3, #2
 8005a56:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a58:	4b12      	ldr	r3, [pc, #72]	@ (8005aa4 <HAL_UART_MspInit+0x100>)
 8005a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005a64:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a72:	2303      	movs	r3, #3
 8005a74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005a76:	2307      	movs	r3, #7
 8005a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a7a:	f107 031c 	add.w	r3, r7, #28
 8005a7e:	4619      	mov	r1, r3
 8005a80:	480b      	ldr	r0, [pc, #44]	@ (8005ab0 <HAL_UART_MspInit+0x10c>)
 8005a82:	f000 fd3b 	bl	80064fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005a86:	2200      	movs	r2, #0
 8005a88:	2100      	movs	r1, #0
 8005a8a:	2027      	movs	r0, #39	@ 0x27
 8005a8c:	f000 fc6d 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005a90:	2027      	movs	r0, #39	@ 0x27
 8005a92:	f000 fc86 	bl	80063a2 <HAL_NVIC_EnableIRQ>
}
 8005a96:	bf00      	nop
 8005a98:	3730      	adds	r7, #48	@ 0x30
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40011000 	.word	0x40011000
 8005aa4:	40023800 	.word	0x40023800
 8005aa8:	40020000 	.word	0x40020000
 8005aac:	40004800 	.word	0x40004800
 8005ab0:	40020400 	.word	0x40020400

08005ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005ab8:	bf00      	nop
 8005aba:	e7fd      	b.n	8005ab8 <NMI_Handler+0x4>

08005abc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005abc:	b480      	push	{r7}
 8005abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005ac0:	bf00      	nop
 8005ac2:	e7fd      	b.n	8005ac0 <HardFault_Handler+0x4>

08005ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ac8:	bf00      	nop
 8005aca:	e7fd      	b.n	8005ac8 <MemManage_Handler+0x4>

08005acc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005acc:	b480      	push	{r7}
 8005ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ad0:	bf00      	nop
 8005ad2:	e7fd      	b.n	8005ad0 <BusFault_Handler+0x4>

08005ad4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ad8:	bf00      	nop
 8005ada:	e7fd      	b.n	8005ad8 <UsageFault_Handler+0x4>

08005adc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005adc:	b480      	push	{r7}
 8005ade:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005ae0:	bf00      	nop
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005aea:	b480      	push	{r7}
 8005aec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005aee:	bf00      	nop
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005af8:	b480      	push	{r7}
 8005afa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005afc:	bf00      	nop
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b0a:	f000 fb0f 	bl	800612c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b0e:	bf00      	nop
 8005b10:	bd80      	pop	{r7, pc}
	...

08005b14 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005b18:	4803      	ldr	r0, [pc, #12]	@ (8005b28 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8005b1a:	f002 ffb9 	bl	8008a90 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8005b1e:	4803      	ldr	r0, [pc, #12]	@ (8005b2c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8005b20:	f002 ffb6 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005b24:	bf00      	nop
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	200004c8 	.word	0x200004c8
 8005b2c:	20000630 	.word	0x20000630

08005b30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005b34:	4802      	ldr	r0, [pc, #8]	@ (8005b40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005b36:	f002 ffab 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005b3a:	bf00      	nop
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	200004c8 	.word	0x200004c8

08005b44 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005b48:	4802      	ldr	r0, [pc, #8]	@ (8005b54 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8005b4a:	f002 ffa1 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8005b4e:	bf00      	nop
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	200004c8 	.word	0x200004c8

08005b58 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005b5c:	4802      	ldr	r0, [pc, #8]	@ (8005b68 <TIM1_CC_IRQHandler+0x10>)
 8005b5e:	f002 ff97 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8005b62:	bf00      	nop
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	200004c8 	.word	0x200004c8

08005b6c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005b70:	4802      	ldr	r0, [pc, #8]	@ (8005b7c <USART3_IRQHandler+0x10>)
 8005b72:	f004 f951 	bl	8009e18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005b76:	bf00      	nop
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20000708 	.word	0x20000708

08005b80 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005b84:	4803      	ldr	r0, [pc, #12]	@ (8005b94 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8005b86:	f002 ff83 	bl	8008a90 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8005b8a:	4803      	ldr	r0, [pc, #12]	@ (8005b98 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8005b8c:	f002 ff80 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8005b90:	bf00      	nop
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	200005e8 	.word	0x200005e8
 8005b98:	20000678 	.word	0x20000678

08005b9c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005ba0:	4802      	ldr	r0, [pc, #8]	@ (8005bac <TIM8_UP_TIM13_IRQHandler+0x10>)
 8005ba2:	f002 ff75 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	200005e8 	.word	0x200005e8

08005bb0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005bb4:	4802      	ldr	r0, [pc, #8]	@ (8005bc0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8005bb6:	f002 ff6b 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8005bba:	bf00      	nop
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	200005e8 	.word	0x200005e8

08005bc4 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005bc8:	4802      	ldr	r0, [pc, #8]	@ (8005bd4 <TIM8_CC_IRQHandler+0x10>)
 8005bca:	f002 ff61 	bl	8008a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8005bce:	bf00      	nop
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	200005e8 	.word	0x200005e8

08005bd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  return 1;
 8005bdc:	2301      	movs	r3, #1
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <_kill>:

int _kill(int pid, int sig)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005bf2:	f006 f92f 	bl	800be54 <__errno>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2216      	movs	r2, #22
 8005bfa:	601a      	str	r2, [r3, #0]
  return -1;
 8005bfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <_exit>:

void _exit (int status)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005c10:	f04f 31ff 	mov.w	r1, #4294967295
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7ff ffe7 	bl	8005be8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <_exit+0x12>

08005c1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b086      	sub	sp, #24
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	60f8      	str	r0, [r7, #12]
 8005c26:	60b9      	str	r1, [r7, #8]
 8005c28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
 8005c2e:	e00a      	b.n	8005c46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005c30:	f3af 8000 	nop.w
 8005c34:	4601      	mov	r1, r0
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	60ba      	str	r2, [r7, #8]
 8005c3c:	b2ca      	uxtb	r2, r1
 8005c3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	3301      	adds	r3, #1
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	dbf0      	blt.n	8005c30 <_read+0x12>
  }

  return len;
 8005c4e:	687b      	ldr	r3, [r7, #4]
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3718      	adds	r7, #24
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005c80:	605a      	str	r2, [r3, #4]
  return 0;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <_isatty>:

int _isatty(int file)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005c98:	2301      	movs	r3, #1
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b085      	sub	sp, #20
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	60f8      	str	r0, [r7, #12]
 8005cae:	60b9      	str	r1, [r7, #8]
 8005cb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3714      	adds	r7, #20
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b086      	sub	sp, #24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005cc8:	4a14      	ldr	r2, [pc, #80]	@ (8005d1c <_sbrk+0x5c>)
 8005cca:	4b15      	ldr	r3, [pc, #84]	@ (8005d20 <_sbrk+0x60>)
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005cd4:	4b13      	ldr	r3, [pc, #76]	@ (8005d24 <_sbrk+0x64>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d102      	bne.n	8005ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005cdc:	4b11      	ldr	r3, [pc, #68]	@ (8005d24 <_sbrk+0x64>)
 8005cde:	4a12      	ldr	r2, [pc, #72]	@ (8005d28 <_sbrk+0x68>)
 8005ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ce2:	4b10      	ldr	r3, [pc, #64]	@ (8005d24 <_sbrk+0x64>)
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4413      	add	r3, r2
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d207      	bcs.n	8005d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005cf0:	f006 f8b0 	bl	800be54 <__errno>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	220c      	movs	r2, #12
 8005cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8005cfe:	e009      	b.n	8005d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005d00:	4b08      	ldr	r3, [pc, #32]	@ (8005d24 <_sbrk+0x64>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005d06:	4b07      	ldr	r3, [pc, #28]	@ (8005d24 <_sbrk+0x64>)
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	4a05      	ldr	r2, [pc, #20]	@ (8005d24 <_sbrk+0x64>)
 8005d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005d12:	68fb      	ldr	r3, [r7, #12]
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	20020000 	.word	0x20020000
 8005d20:	00000400 	.word	0x00000400
 8005d24:	20000834 	.word	0x20000834
 8005d28:	20000b98 	.word	0x20000b98

08005d2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d30:	4b06      	ldr	r3, [pc, #24]	@ (8005d4c <SystemInit+0x20>)
 8005d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d36:	4a05      	ldr	r2, [pc, #20]	@ (8005d4c <SystemInit+0x20>)
 8005d38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005d40:	bf00      	nop
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	e000ed00 	.word	0xe000ed00

08005d50 <Vision_Init>:
static ModbusMaster_t modbus_handle;

/**
 * @brief Initializes the vision control system.
 */
void Vision_Init(UART_HandleTypeDef *huart) {
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
    ModbusMaster_Init(&modbus_handle, huart, MODBUS_TIMEOUT_MS);
 8005d58:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	4805      	ldr	r0, [pc, #20]	@ (8005d74 <Vision_Init+0x24>)
 8005d60:	f7fe f94f 	bl	8004002 <ModbusMaster_Init>
    printf("Vision Control library initialized using Modbus.\r\n");
 8005d64:	4804      	ldr	r0, [pc, #16]	@ (8005d78 <Vision_Init+0x28>)
 8005d66:	f005 ff21 	bl	800bbac <puts>
}
 8005d6a:	bf00      	nop
 8005d6c:	3708      	adds	r7, #8
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	20000838 	.word	0x20000838
 8005d78:	08010e40 	.word	0x08010e40

08005d7c <Vision_Is_Ready>:

/**
 * @brief Checks if the ESP32-CAM vision slave is ready.
 */
Vision_Status_t Vision_Is_Ready(void) {
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af02      	add	r7, sp, #8
    uint16_t esp32_ready_status = 0;
 8005d82:	2300      	movs	r3, #0
 8005d84:	807b      	strh	r3, [r7, #2]

    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005d86:	4b0e      	ldr	r3, [pc, #56]	@ (8005dc0 <Vision_Is_Ready+0x44>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fe f963 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    int result = ModbusMaster_ReadHoldingRegisters(&modbus_handle, MODBUS_SLAVE_ADDR, MODBUS_REG_ESP32_READY, 1, &esp32_ready_status);
 8005d90:	1cbb      	adds	r3, r7, #2
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	2301      	movs	r3, #1
 8005d96:	2206      	movs	r2, #6
 8005d98:	2101      	movs	r1, #1
 8005d9a:	4809      	ldr	r0, [pc, #36]	@ (8005dc0 <Vision_Is_Ready+0x44>)
 8005d9c:	f7fe fab8 	bl	8004310 <ModbusMaster_ReadHoldingRegisters>
 8005da0:	6078      	str	r0, [r7, #4]

    if (result != MODBUS_OK) {
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d001      	beq.n	8005dac <Vision_Is_Ready+0x30>
        return VISION_ERR_COMM; // Communication error
 8005da8:	2306      	movs	r3, #6
 8005daa:	e005      	b.n	8005db8 <Vision_Is_Ready+0x3c>
    }

    if (esp32_ready_status == 1) {
 8005dac:	887b      	ldrh	r3, [r7, #2]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <Vision_Is_Ready+0x3a>
        return VISION_OK; // Ready
 8005db2:	2300      	movs	r3, #0
 8005db4:	e000      	b.n	8005db8 <Vision_Is_Ready+0x3c>
    }

    return VISION_STATUS_BUSY; // Not ready yet
 8005db6:	2302      	movs	r3, #2
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20000838 	.word	0x20000838

08005dc4 <Vision_Set_Group_ID>:

/**
 * @brief Sets the Group ID for the current photo session.
 */
Vision_Status_t Vision_Set_Group_ID(uint16_t group_id) {
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	80fb      	strh	r3, [r7, #6]
    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005dce:	4b0b      	ldr	r3, [pc, #44]	@ (8005dfc <Vision_Set_Group_ID+0x38>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7fe f93f 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    int result = ModbusMaster_WriteSingleRegister(&modbus_handle, MODBUS_SLAVE_ADDR, MODBUS_REG_GROUP_ID, group_id);
 8005dd8:	88fb      	ldrh	r3, [r7, #6]
 8005dda:	2205      	movs	r2, #5
 8005ddc:	2101      	movs	r1, #1
 8005dde:	4807      	ldr	r0, [pc, #28]	@ (8005dfc <Vision_Set_Group_ID+0x38>)
 8005de0:	f7fe fa3a 	bl	8004258 <ModbusMaster_WriteSingleRegister>
 8005de4:	60f8      	str	r0, [r7, #12]

    if (result == MODBUS_OK) {
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d101      	bne.n	8005df0 <Vision_Set_Group_ID+0x2c>
        return VISION_OK;
 8005dec:	2300      	movs	r3, #0
 8005dee:	e000      	b.n	8005df2 <Vision_Set_Group_ID+0x2e>
    }
    return VISION_ERR_COMM;
 8005df0:	2306      	movs	r3, #6
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20000838 	.word	0x20000838

08005e00 <Vision_Start_Capture>:

/**
 * @brief Starts a photo capture sequence on the ESP32-CAM.
 */
Vision_Status_t Vision_Start_Capture(uint16_t photo_id) {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	4603      	mov	r3, r0
 8005e08:	80fb      	strh	r3, [r7, #6]
    // Step 1: Set the Photo ID
    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005e0a:	4b18      	ldr	r3, [pc, #96]	@ (8005e6c <Vision_Start_Capture+0x6c>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe f921 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    int result = ModbusMaster_WriteSingleRegister(&modbus_handle, MODBUS_SLAVE_ADDR, MODBUS_REG_PHOTO_ID, photo_id);
 8005e14:	88fb      	ldrh	r3, [r7, #6]
 8005e16:	2204      	movs	r2, #4
 8005e18:	2101      	movs	r1, #1
 8005e1a:	4814      	ldr	r0, [pc, #80]	@ (8005e6c <Vision_Start_Capture+0x6c>)
 8005e1c:	f7fe fa1c 	bl	8004258 <ModbusMaster_WriteSingleRegister>
 8005e20:	60f8      	str	r0, [r7, #12]
    if (result != MODBUS_OK) {
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d005      	beq.n	8005e34 <Vision_Start_Capture+0x34>
        printf("[Vision] ERROR: Failed to set Photo ID (Error: %d)\r\n", result);
 8005e28:	68f9      	ldr	r1, [r7, #12]
 8005e2a:	4811      	ldr	r0, [pc, #68]	@ (8005e70 <Vision_Start_Capture+0x70>)
 8005e2c:	f005 fe56 	bl	800badc <iprintf>
        return VISION_ERR_COMM;
 8005e30:	2306      	movs	r3, #6
 8005e32:	e017      	b.n	8005e64 <Vision_Start_Capture+0x64>
    }

    // Step 2: Send the Capture Command
    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005e34:	4b0d      	ldr	r3, [pc, #52]	@ (8005e6c <Vision_Start_Capture+0x6c>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fe f90c 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    result = ModbusMaster_SendCaptureCommand(&modbus_handle);
 8005e3e:	480b      	ldr	r0, [pc, #44]	@ (8005e6c <Vision_Start_Capture+0x6c>)
 8005e40:	f7fe fb04 	bl	800444c <ModbusMaster_SendCaptureCommand>
 8005e44:	60f8      	str	r0, [r7, #12]
    if (result != MODBUS_OK) {
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <Vision_Start_Capture+0x58>
        printf("[Vision] ERROR: Failed to send Capture Command (Error: %d)\r\n", result);
 8005e4c:	68f9      	ldr	r1, [r7, #12]
 8005e4e:	4809      	ldr	r0, [pc, #36]	@ (8005e74 <Vision_Start_Capture+0x74>)
 8005e50:	f005 fe44 	bl	800badc <iprintf>
        return VISION_ERR_COMM;
 8005e54:	2306      	movs	r3, #6
 8005e56:	e005      	b.n	8005e64 <Vision_Start_Capture+0x64>
    }

    printf("[Vision] Capture command sent for Photo ID %d.\r\n", photo_id);
 8005e58:	88fb      	ldrh	r3, [r7, #6]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	4806      	ldr	r0, [pc, #24]	@ (8005e78 <Vision_Start_Capture+0x78>)
 8005e5e:	f005 fe3d 	bl	800badc <iprintf>
    return VISION_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3710      	adds	r7, #16
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	20000838 	.word	0x20000838
 8005e70:	08010e74 	.word	0x08010e74
 8005e74:	08010eac 	.word	0x08010eac
 8005e78:	08010eec 	.word	0x08010eec

08005e7c <Vision_Get_Status>:

/**
 * @brief Gets the current status from the ESP32-CAM.
 */
Vision_Status_t Vision_Get_Status(void) {
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
    uint16_t raw_status = 0;
 8005e82:	2300      	movs	r3, #0
 8005e84:	807b      	strh	r3, [r7, #2]

    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005e86:	4b19      	ldr	r3, [pc, #100]	@ (8005eec <Vision_Get_Status+0x70>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7fe f8e3 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    int result = ModbusMaster_ReadStatus(&modbus_handle, &raw_status);
 8005e90:	1cbb      	adds	r3, r7, #2
 8005e92:	4619      	mov	r1, r3
 8005e94:	4815      	ldr	r0, [pc, #84]	@ (8005eec <Vision_Get_Status+0x70>)
 8005e96:	f7fe fae8 	bl	800446a <ModbusMaster_ReadStatus>
 8005e9a:	6078      	str	r0, [r7, #4]

    if (result != MODBUS_OK) {
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <Vision_Get_Status+0x36>
        if (result == MODBUS_ERR_TIMEOUT) {
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea8:	d101      	bne.n	8005eae <Vision_Get_Status+0x32>
            return VISION_ERR_TIMEOUT;
 8005eaa:	2305      	movs	r3, #5
 8005eac:	e019      	b.n	8005ee2 <Vision_Get_Status+0x66>
        }
        return VISION_ERR_COMM;
 8005eae:	2306      	movs	r3, #6
 8005eb0:	e017      	b.n	8005ee2 <Vision_Get_Status+0x66>
    }

    // Translate raw Modbus status to our Vision_Status_t enum
    switch (raw_status) {
 8005eb2:	887b      	ldrh	r3, [r7, #2]
 8005eb4:	2b03      	cmp	r3, #3
 8005eb6:	d813      	bhi.n	8005ee0 <Vision_Get_Status+0x64>
 8005eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ec0 <Vision_Get_Status+0x44>)
 8005eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebe:	bf00      	nop
 8005ec0:	08005ed1 	.word	0x08005ed1
 8005ec4:	08005ed5 	.word	0x08005ed5
 8005ec8:	08005ed9 	.word	0x08005ed9
 8005ecc:	08005edd 	.word	0x08005edd
        case STATUS_IDLE:
            return VISION_STATUS_IDLE;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e006      	b.n	8005ee2 <Vision_Get_Status+0x66>
        case STATUS_BUSY:
            return VISION_STATUS_BUSY;
 8005ed4:	2302      	movs	r3, #2
 8005ed6:	e004      	b.n	8005ee2 <Vision_Get_Status+0x66>
        case STATUS_SUCCESS:
            return VISION_STATUS_SUCCESS;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e002      	b.n	8005ee2 <Vision_Get_Status+0x66>
        case STATUS_ERROR:
            return VISION_STATUS_ERROR;
 8005edc:	2304      	movs	r3, #4
 8005ede:	e000      	b.n	8005ee2 <Vision_Get_Status+0x66>
        default:
            return VISION_ERR_COMM; // Should not happen
 8005ee0:	2306      	movs	r3, #6
    }
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	20000838 	.word	0x20000838

08005ef0 <Vision_Print_Error_Code>:

/**
 * @brief Reads and prints error code from ESP32-CAM when upload fails.
 */
void Vision_Print_Error_Code(void) {
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af02      	add	r7, sp, #8
    uint16_t error_code = 0;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	807b      	strh	r3, [r7, #2]

    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005efa:	4b27      	ldr	r3, [pc, #156]	@ (8005f98 <Vision_Print_Error_Code+0xa8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fe f8a9 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    int result = ModbusMaster_ReadHoldingRegisters(&modbus_handle, MODBUS_SLAVE_ADDR, MODBUS_REG_ERROR_CODE, 1, &error_code);
 8005f04:	1cbb      	adds	r3, r7, #2
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	2301      	movs	r3, #1
 8005f0a:	2203      	movs	r2, #3
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	4822      	ldr	r0, [pc, #136]	@ (8005f98 <Vision_Print_Error_Code+0xa8>)
 8005f10:	f7fe f9fe 	bl	8004310 <ModbusMaster_ReadHoldingRegisters>
 8005f14:	6078      	str	r0, [r7, #4]

    if (result == MODBUS_OK) {
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d133      	bne.n	8005f84 <Vision_Print_Error_Code+0x94>
        printf("  -> Error Code: 0x%04X ", error_code);
 8005f1c:	887b      	ldrh	r3, [r7, #2]
 8005f1e:	4619      	mov	r1, r3
 8005f20:	481e      	ldr	r0, [pc, #120]	@ (8005f9c <Vision_Print_Error_Code+0xac>)
 8005f22:	f005 fddb 	bl	800badc <iprintf>

        // Decode error code (sama seperti kode lama)
        switch(error_code) {
 8005f26:	887b      	ldrh	r3, [r7, #2]
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	2b05      	cmp	r3, #5
 8005f2c:	d826      	bhi.n	8005f7c <Vision_Print_Error_Code+0x8c>
 8005f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f34 <Vision_Print_Error_Code+0x44>)
 8005f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f34:	08005f4d 	.word	0x08005f4d
 8005f38:	08005f55 	.word	0x08005f55
 8005f3c:	08005f5d 	.word	0x08005f5d
 8005f40:	08005f65 	.word	0x08005f65
 8005f44:	08005f6d 	.word	0x08005f6d
 8005f48:	08005f75 	.word	0x08005f75
            case 0x0001: printf("(Camera capture failed)\r\n"); break;
 8005f4c:	4814      	ldr	r0, [pc, #80]	@ (8005fa0 <Vision_Print_Error_Code+0xb0>)
 8005f4e:	f005 fe2d 	bl	800bbac <puts>
 8005f52:	e01c      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
            case 0x0002: printf("(WiFi disconnected)\r\n"); break;
 8005f54:	4813      	ldr	r0, [pc, #76]	@ (8005fa4 <Vision_Print_Error_Code+0xb4>)
 8005f56:	f005 fe29 	bl	800bbac <puts>
 8005f5a:	e018      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
            case 0x0003: printf("(Image upload failed)\r\n"); break;
 8005f5c:	4812      	ldr	r0, [pc, #72]	@ (8005fa8 <Vision_Print_Error_Code+0xb8>)
 8005f5e:	f005 fe25 	bl	800bbac <puts>
 8005f62:	e014      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
            case 0x0004: printf("(Metadata upload failed)\r\n"); break;
 8005f64:	4811      	ldr	r0, [pc, #68]	@ (8005fac <Vision_Print_Error_Code+0xbc>)
 8005f66:	f005 fe21 	bl	800bbac <puts>
 8005f6a:	e010      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
            case 0x0005: printf("(Session ID retrieval failed)\r\n"); break;
 8005f6c:	4810      	ldr	r0, [pc, #64]	@ (8005fb0 <Vision_Print_Error_Code+0xc0>)
 8005f6e:	f005 fe1d 	bl	800bbac <puts>
 8005f72:	e00c      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
            case 0x0006: printf("(Invalid Photo ID)\r\n"); break;
 8005f74:	480f      	ldr	r0, [pc, #60]	@ (8005fb4 <Vision_Print_Error_Code+0xc4>)
 8005f76:	f005 fe19 	bl	800bbac <puts>
 8005f7a:	e008      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
            default: printf("(Unknown error)\r\n"); break;
 8005f7c:	480e      	ldr	r0, [pc, #56]	@ (8005fb8 <Vision_Print_Error_Code+0xc8>)
 8005f7e:	f005 fe15 	bl	800bbac <puts>
 8005f82:	e004      	b.n	8005f8e <Vision_Print_Error_Code+0x9e>
        }
    } else {
        printf("  -> Failed to read error code (Modbus error: %d)\r\n", result);
 8005f84:	6879      	ldr	r1, [r7, #4]
 8005f86:	480d      	ldr	r0, [pc, #52]	@ (8005fbc <Vision_Print_Error_Code+0xcc>)
 8005f88:	f005 fda8 	bl	800badc <iprintf>
    }
}
 8005f8c:	bf00      	nop
 8005f8e:	bf00      	nop
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20000838 	.word	0x20000838
 8005f9c:	08010f20 	.word	0x08010f20
 8005fa0:	08010f3c 	.word	0x08010f3c
 8005fa4:	08010f58 	.word	0x08010f58
 8005fa8:	08010f70 	.word	0x08010f70
 8005fac:	08010f88 	.word	0x08010f88
 8005fb0:	08010fa4 	.word	0x08010fa4
 8005fb4:	08010fc4 	.word	0x08010fc4
 8005fb8:	08010fd8 	.word	0x08010fd8
 8005fbc:	08010fec 	.word	0x08010fec

08005fc0 <Vision_End_Session>:

/**
 * @brief Sends END_SESSION command to ESP32-CAM to close current session.
 *        ESP32 will call /session/end API to backend.
 */
Vision_Status_t Vision_End_Session(void) {
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
    printf("[Vision] Sending END_SESSION command to ESP32-CAM...\r\n");
 8005fc6:	4815      	ldr	r0, [pc, #84]	@ (800601c <Vision_End_Session+0x5c>)
 8005fc8:	f005 fdf0 	bl	800bbac <puts>

    ModbusMaster_FlushRxBuffer(modbus_handle.huart);
 8005fcc:	4b14      	ldr	r3, [pc, #80]	@ (8006020 <Vision_End_Session+0x60>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7fe f840 	bl	8004056 <ModbusMaster_FlushRxBuffer>
    int result = ModbusMaster_WriteSingleRegister(&modbus_handle, MODBUS_SLAVE_ADDR,
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	2207      	movs	r2, #7
 8005fda:	2101      	movs	r1, #1
 8005fdc:	4810      	ldr	r0, [pc, #64]	@ (8006020 <Vision_End_Session+0x60>)
 8005fde:	f7fe f93b 	bl	8004258 <ModbusMaster_WriteSingleRegister>
 8005fe2:	6078      	str	r0, [r7, #4]
                                                    MODBUS_REG_SESSION_CONTROL, 2); // 2 = END_SESSION

    if (result == MODBUS_OK) {
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10e      	bne.n	8006008 <Vision_End_Session+0x48>
        printf("[Vision] END_SESSION command sent successfully.\r\n");
 8005fea:	480e      	ldr	r0, [pc, #56]	@ (8006024 <Vision_End_Session+0x64>)
 8005fec:	f005 fdde 	bl	800bbac <puts>
        printf("[Vision] Waiting for ESP32 to complete API call...\r\n");
 8005ff0:	480d      	ldr	r0, [pc, #52]	@ (8006028 <Vision_End_Session+0x68>)
 8005ff2:	f005 fddb 	bl	800bbac <puts>
        HAL_Delay(3000);  // Wait for ESP32 to call /session/end API
 8005ff6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005ffa:	f000 f8b7 	bl	800616c <HAL_Delay>
        printf("[Vision] Session ended.\r\n");
 8005ffe:	480b      	ldr	r0, [pc, #44]	@ (800602c <Vision_End_Session+0x6c>)
 8006000:	f005 fdd4 	bl	800bbac <puts>
        return VISION_OK;
 8006004:	2300      	movs	r3, #0
 8006006:	e004      	b.n	8006012 <Vision_End_Session+0x52>
    } else {
        printf("[Vision] WARNING: Failed to send END_SESSION (Error: %d)\r\n", result);
 8006008:	6879      	ldr	r1, [r7, #4]
 800600a:	4809      	ldr	r0, [pc, #36]	@ (8006030 <Vision_End_Session+0x70>)
 800600c:	f005 fd66 	bl	800badc <iprintf>
        return VISION_ERR_COMM;
 8006010:	2306      	movs	r3, #6
    }
 8006012:	4618      	mov	r0, r3
 8006014:	3708      	adds	r7, #8
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	08011020 	.word	0x08011020
 8006020:	20000838 	.word	0x20000838
 8006024:	08011058 	.word	0x08011058
 8006028:	0801108c 	.word	0x0801108c
 800602c:	080110c0 	.word	0x080110c0
 8006030:	080110dc 	.word	0x080110dc

08006034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006034:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800606c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006038:	f7ff fe78 	bl	8005d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800603c:	480c      	ldr	r0, [pc, #48]	@ (8006070 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800603e:	490d      	ldr	r1, [pc, #52]	@ (8006074 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006040:	4a0d      	ldr	r2, [pc, #52]	@ (8006078 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006044:	e002      	b.n	800604c <LoopCopyDataInit>

08006046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800604a:	3304      	adds	r3, #4

0800604c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800604c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800604e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006050:	d3f9      	bcc.n	8006046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006052:	4a0a      	ldr	r2, [pc, #40]	@ (800607c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006054:	4c0a      	ldr	r4, [pc, #40]	@ (8006080 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006058:	e001      	b.n	800605e <LoopFillZerobss>

0800605a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800605a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800605c:	3204      	adds	r2, #4

0800605e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800605e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006060:	d3fb      	bcc.n	800605a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006062:	f005 fefd 	bl	800be60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006066:	f7fb fdbb 	bl	8001be0 <main>
  bx  lr    
 800606a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800606c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006074:	2000026c 	.word	0x2000026c
  ldr r2, =_sidata
 8006078:	080115f0 	.word	0x080115f0
  ldr r2, =_sbss
 800607c:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8006080:	20000b94 	.word	0x20000b94

08006084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006084:	e7fe      	b.n	8006084 <ADC_IRQHandler>
	...

08006088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800608c:	4b0e      	ldr	r3, [pc, #56]	@ (80060c8 <HAL_Init+0x40>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a0d      	ldr	r2, [pc, #52]	@ (80060c8 <HAL_Init+0x40>)
 8006092:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006098:	4b0b      	ldr	r3, [pc, #44]	@ (80060c8 <HAL_Init+0x40>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a0a      	ldr	r2, [pc, #40]	@ (80060c8 <HAL_Init+0x40>)
 800609e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80060a4:	4b08      	ldr	r3, [pc, #32]	@ (80060c8 <HAL_Init+0x40>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a07      	ldr	r2, [pc, #28]	@ (80060c8 <HAL_Init+0x40>)
 80060aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060b0:	2003      	movs	r0, #3
 80060b2:	f000 f94f 	bl	8006354 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80060b6:	200f      	movs	r0, #15
 80060b8:	f000 f808 	bl	80060cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80060bc:	f7ff fa36 	bl	800552c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	40023c00 	.word	0x40023c00

080060cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80060d4:	4b12      	ldr	r3, [pc, #72]	@ (8006120 <HAL_InitTick+0x54>)
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	4b12      	ldr	r3, [pc, #72]	@ (8006124 <HAL_InitTick+0x58>)
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	4619      	mov	r1, r3
 80060de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80060e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80060e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 f967 	bl	80063be <HAL_SYSTICK_Config>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e00e      	b.n	8006118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b0f      	cmp	r3, #15
 80060fe:	d80a      	bhi.n	8006116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006100:	2200      	movs	r2, #0
 8006102:	6879      	ldr	r1, [r7, #4]
 8006104:	f04f 30ff 	mov.w	r0, #4294967295
 8006108:	f000 f92f 	bl	800636a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800610c:	4a06      	ldr	r2, [pc, #24]	@ (8006128 <HAL_InitTick+0x5c>)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	e000      	b.n	8006118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	20000098 	.word	0x20000098
 8006124:	200000a0 	.word	0x200000a0
 8006128:	2000009c 	.word	0x2000009c

0800612c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800612c:	b480      	push	{r7}
 800612e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006130:	4b06      	ldr	r3, [pc, #24]	@ (800614c <HAL_IncTick+0x20>)
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	461a      	mov	r2, r3
 8006136:	4b06      	ldr	r3, [pc, #24]	@ (8006150 <HAL_IncTick+0x24>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4413      	add	r3, r2
 800613c:	4a04      	ldr	r2, [pc, #16]	@ (8006150 <HAL_IncTick+0x24>)
 800613e:	6013      	str	r3, [r2, #0]
}
 8006140:	bf00      	nop
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	200000a0 	.word	0x200000a0
 8006150:	20000a44 	.word	0x20000a44

08006154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006154:	b480      	push	{r7}
 8006156:	af00      	add	r7, sp, #0
  return uwTick;
 8006158:	4b03      	ldr	r3, [pc, #12]	@ (8006168 <HAL_GetTick+0x14>)
 800615a:	681b      	ldr	r3, [r3, #0]
}
 800615c:	4618      	mov	r0, r3
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	20000a44 	.word	0x20000a44

0800616c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006174:	f7ff ffee 	bl	8006154 <HAL_GetTick>
 8006178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006184:	d005      	beq.n	8006192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006186:	4b0a      	ldr	r3, [pc, #40]	@ (80061b0 <HAL_Delay+0x44>)
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	461a      	mov	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4413      	add	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006192:	bf00      	nop
 8006194:	f7ff ffde 	bl	8006154 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d8f7      	bhi.n	8006194 <HAL_Delay+0x28>
  {
  }
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	200000a0 	.word	0x200000a0

080061b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f003 0307 	and.w	r3, r3, #7
 80061c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061c4:	4b0c      	ldr	r3, [pc, #48]	@ (80061f8 <__NVIC_SetPriorityGrouping+0x44>)
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80061d0:	4013      	ands	r3, r2
 80061d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80061e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061e6:	4a04      	ldr	r2, [pc, #16]	@ (80061f8 <__NVIC_SetPriorityGrouping+0x44>)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	60d3      	str	r3, [r2, #12]
}
 80061ec:	bf00      	nop
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	e000ed00 	.word	0xe000ed00

080061fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061fc:	b480      	push	{r7}
 80061fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006200:	4b04      	ldr	r3, [pc, #16]	@ (8006214 <__NVIC_GetPriorityGrouping+0x18>)
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	0a1b      	lsrs	r3, r3, #8
 8006206:	f003 0307 	and.w	r3, r3, #7
}
 800620a:	4618      	mov	r0, r3
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	e000ed00 	.word	0xe000ed00

08006218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	4603      	mov	r3, r0
 8006220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006226:	2b00      	cmp	r3, #0
 8006228:	db0b      	blt.n	8006242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800622a:	79fb      	ldrb	r3, [r7, #7]
 800622c:	f003 021f 	and.w	r2, r3, #31
 8006230:	4907      	ldr	r1, [pc, #28]	@ (8006250 <__NVIC_EnableIRQ+0x38>)
 8006232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006236:	095b      	lsrs	r3, r3, #5
 8006238:	2001      	movs	r0, #1
 800623a:	fa00 f202 	lsl.w	r2, r0, r2
 800623e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006242:	bf00      	nop
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	e000e100 	.word	0xe000e100

08006254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	4603      	mov	r3, r0
 800625c:	6039      	str	r1, [r7, #0]
 800625e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006264:	2b00      	cmp	r3, #0
 8006266:	db0a      	blt.n	800627e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	b2da      	uxtb	r2, r3
 800626c:	490c      	ldr	r1, [pc, #48]	@ (80062a0 <__NVIC_SetPriority+0x4c>)
 800626e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006272:	0112      	lsls	r2, r2, #4
 8006274:	b2d2      	uxtb	r2, r2
 8006276:	440b      	add	r3, r1
 8006278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800627c:	e00a      	b.n	8006294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	b2da      	uxtb	r2, r3
 8006282:	4908      	ldr	r1, [pc, #32]	@ (80062a4 <__NVIC_SetPriority+0x50>)
 8006284:	79fb      	ldrb	r3, [r7, #7]
 8006286:	f003 030f 	and.w	r3, r3, #15
 800628a:	3b04      	subs	r3, #4
 800628c:	0112      	lsls	r2, r2, #4
 800628e:	b2d2      	uxtb	r2, r2
 8006290:	440b      	add	r3, r1
 8006292:	761a      	strb	r2, [r3, #24]
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr
 80062a0:	e000e100 	.word	0xe000e100
 80062a4:	e000ed00 	.word	0xe000ed00

080062a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b089      	sub	sp, #36	@ 0x24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f1c3 0307 	rsb	r3, r3, #7
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	bf28      	it	cs
 80062c6:	2304      	movcs	r3, #4
 80062c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	3304      	adds	r3, #4
 80062ce:	2b06      	cmp	r3, #6
 80062d0:	d902      	bls.n	80062d8 <NVIC_EncodePriority+0x30>
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	3b03      	subs	r3, #3
 80062d6:	e000      	b.n	80062da <NVIC_EncodePriority+0x32>
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062dc:	f04f 32ff 	mov.w	r2, #4294967295
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	fa02 f303 	lsl.w	r3, r2, r3
 80062e6:	43da      	mvns	r2, r3
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	401a      	ands	r2, r3
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062f0:	f04f 31ff 	mov.w	r1, #4294967295
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	fa01 f303 	lsl.w	r3, r1, r3
 80062fa:	43d9      	mvns	r1, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006300:	4313      	orrs	r3, r2
         );
}
 8006302:	4618      	mov	r0, r3
 8006304:	3724      	adds	r7, #36	@ 0x24
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
	...

08006310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	3b01      	subs	r3, #1
 800631c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006320:	d301      	bcc.n	8006326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006322:	2301      	movs	r3, #1
 8006324:	e00f      	b.n	8006346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006326:	4a0a      	ldr	r2, [pc, #40]	@ (8006350 <SysTick_Config+0x40>)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	3b01      	subs	r3, #1
 800632c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800632e:	210f      	movs	r1, #15
 8006330:	f04f 30ff 	mov.w	r0, #4294967295
 8006334:	f7ff ff8e 	bl	8006254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006338:	4b05      	ldr	r3, [pc, #20]	@ (8006350 <SysTick_Config+0x40>)
 800633a:	2200      	movs	r2, #0
 800633c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800633e:	4b04      	ldr	r3, [pc, #16]	@ (8006350 <SysTick_Config+0x40>)
 8006340:	2207      	movs	r2, #7
 8006342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	e000e010 	.word	0xe000e010

08006354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7ff ff29 	bl	80061b4 <__NVIC_SetPriorityGrouping>
}
 8006362:	bf00      	nop
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800636a:	b580      	push	{r7, lr}
 800636c:	b086      	sub	sp, #24
 800636e:	af00      	add	r7, sp, #0
 8006370:	4603      	mov	r3, r0
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	607a      	str	r2, [r7, #4]
 8006376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006378:	2300      	movs	r3, #0
 800637a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800637c:	f7ff ff3e 	bl	80061fc <__NVIC_GetPriorityGrouping>
 8006380:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	68b9      	ldr	r1, [r7, #8]
 8006386:	6978      	ldr	r0, [r7, #20]
 8006388:	f7ff ff8e 	bl	80062a8 <NVIC_EncodePriority>
 800638c:	4602      	mov	r2, r0
 800638e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006392:	4611      	mov	r1, r2
 8006394:	4618      	mov	r0, r3
 8006396:	f7ff ff5d 	bl	8006254 <__NVIC_SetPriority>
}
 800639a:	bf00      	nop
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063a2:	b580      	push	{r7, lr}
 80063a4:	b082      	sub	sp, #8
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	4603      	mov	r3, r0
 80063aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff ff31 	bl	8006218 <__NVIC_EnableIRQ>
}
 80063b6:	bf00      	nop
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b082      	sub	sp, #8
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7ff ffa2 	bl	8006310 <SysTick_Config>
 80063cc:	4603      	mov	r3, r0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3708      	adds	r7, #8
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b084      	sub	sp, #16
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80063e4:	f7ff feb6 	bl	8006154 <HAL_GetTick>
 80063e8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d008      	beq.n	8006408 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2280      	movs	r2, #128	@ 0x80
 80063fa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e052      	b.n	80064ae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0216 	bic.w	r2, r2, #22
 8006416:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	695a      	ldr	r2, [r3, #20]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006426:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800642c:	2b00      	cmp	r3, #0
 800642e:	d103      	bne.n	8006438 <HAL_DMA_Abort+0x62>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006434:	2b00      	cmp	r3, #0
 8006436:	d007      	beq.n	8006448 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f022 0208 	bic.w	r2, r2, #8
 8006446:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f022 0201 	bic.w	r2, r2, #1
 8006456:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006458:	e013      	b.n	8006482 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800645a:	f7ff fe7b 	bl	8006154 <HAL_GetTick>
 800645e:	4602      	mov	r2, r0
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	2b05      	cmp	r3, #5
 8006466:	d90c      	bls.n	8006482 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2220      	movs	r2, #32
 800646c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2203      	movs	r2, #3
 8006472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e015      	b.n	80064ae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1e4      	bne.n	800645a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006494:	223f      	movs	r2, #63	@ 0x3f
 8006496:	409a      	lsls	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b083      	sub	sp, #12
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d004      	beq.n	80064d4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2280      	movs	r2, #128	@ 0x80
 80064ce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e00c      	b.n	80064ee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2205      	movs	r2, #5
 80064d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f022 0201 	bic.w	r2, r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	370c      	adds	r7, #12
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
	...

080064fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b089      	sub	sp, #36	@ 0x24
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006506:	2300      	movs	r3, #0
 8006508:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800650a:	2300      	movs	r3, #0
 800650c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800650e:	2300      	movs	r3, #0
 8006510:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006512:	2300      	movs	r3, #0
 8006514:	61fb      	str	r3, [r7, #28]
 8006516:	e16b      	b.n	80067f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006518:	2201      	movs	r2, #1
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	fa02 f303 	lsl.w	r3, r2, r3
 8006520:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	4013      	ands	r3, r2
 800652a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	429a      	cmp	r2, r3
 8006532:	f040 815a 	bne.w	80067ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	2b01      	cmp	r3, #1
 8006540:	d005      	beq.n	800654e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800654a:	2b02      	cmp	r3, #2
 800654c:	d130      	bne.n	80065b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	005b      	lsls	r3, r3, #1
 8006558:	2203      	movs	r2, #3
 800655a:	fa02 f303 	lsl.w	r3, r2, r3
 800655e:	43db      	mvns	r3, r3
 8006560:	69ba      	ldr	r2, [r7, #24]
 8006562:	4013      	ands	r3, r2
 8006564:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68da      	ldr	r2, [r3, #12]
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	005b      	lsls	r3, r3, #1
 800656e:	fa02 f303 	lsl.w	r3, r2, r3
 8006572:	69ba      	ldr	r2, [r7, #24]
 8006574:	4313      	orrs	r3, r2
 8006576:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	69ba      	ldr	r2, [r7, #24]
 800657c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006584:	2201      	movs	r2, #1
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	fa02 f303 	lsl.w	r3, r2, r3
 800658c:	43db      	mvns	r3, r3
 800658e:	69ba      	ldr	r2, [r7, #24]
 8006590:	4013      	ands	r3, r2
 8006592:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	091b      	lsrs	r3, r3, #4
 800659a:	f003 0201 	and.w	r2, r3, #1
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	fa02 f303 	lsl.w	r3, r2, r3
 80065a4:	69ba      	ldr	r2, [r7, #24]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69ba      	ldr	r2, [r7, #24]
 80065ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f003 0303 	and.w	r3, r3, #3
 80065b8:	2b03      	cmp	r3, #3
 80065ba:	d017      	beq.n	80065ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	005b      	lsls	r3, r3, #1
 80065c6:	2203      	movs	r2, #3
 80065c8:	fa02 f303 	lsl.w	r3, r2, r3
 80065cc:	43db      	mvns	r3, r3
 80065ce:	69ba      	ldr	r2, [r7, #24]
 80065d0:	4013      	ands	r3, r2
 80065d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	689a      	ldr	r2, [r3, #8]
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	005b      	lsls	r3, r3, #1
 80065dc:	fa02 f303 	lsl.w	r3, r2, r3
 80065e0:	69ba      	ldr	r2, [r7, #24]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	69ba      	ldr	r2, [r7, #24]
 80065ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f003 0303 	and.w	r3, r3, #3
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d123      	bne.n	8006640 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	08da      	lsrs	r2, r3, #3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	3208      	adds	r2, #8
 8006600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006604:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	220f      	movs	r2, #15
 8006610:	fa02 f303 	lsl.w	r3, r2, r3
 8006614:	43db      	mvns	r3, r3
 8006616:	69ba      	ldr	r2, [r7, #24]
 8006618:	4013      	ands	r3, r2
 800661a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	691a      	ldr	r2, [r3, #16]
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	f003 0307 	and.w	r3, r3, #7
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	fa02 f303 	lsl.w	r3, r2, r3
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	4313      	orrs	r3, r2
 8006630:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	08da      	lsrs	r2, r3, #3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	3208      	adds	r2, #8
 800663a:	69b9      	ldr	r1, [r7, #24]
 800663c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	2203      	movs	r2, #3
 800664c:	fa02 f303 	lsl.w	r3, r2, r3
 8006650:	43db      	mvns	r3, r3
 8006652:	69ba      	ldr	r2, [r7, #24]
 8006654:	4013      	ands	r3, r2
 8006656:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f003 0203 	and.w	r2, r3, #3
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	005b      	lsls	r3, r3, #1
 8006664:	fa02 f303 	lsl.w	r3, r2, r3
 8006668:	69ba      	ldr	r2, [r7, #24]
 800666a:	4313      	orrs	r3, r2
 800666c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	69ba      	ldr	r2, [r7, #24]
 8006672:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 80b4 	beq.w	80067ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006682:	2300      	movs	r3, #0
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	4b60      	ldr	r3, [pc, #384]	@ (8006808 <HAL_GPIO_Init+0x30c>)
 8006688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800668a:	4a5f      	ldr	r2, [pc, #380]	@ (8006808 <HAL_GPIO_Init+0x30c>)
 800668c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006690:	6453      	str	r3, [r2, #68]	@ 0x44
 8006692:	4b5d      	ldr	r3, [pc, #372]	@ (8006808 <HAL_GPIO_Init+0x30c>)
 8006694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800669a:	60fb      	str	r3, [r7, #12]
 800669c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800669e:	4a5b      	ldr	r2, [pc, #364]	@ (800680c <HAL_GPIO_Init+0x310>)
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	089b      	lsrs	r3, r3, #2
 80066a4:	3302      	adds	r3, #2
 80066a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	f003 0303 	and.w	r3, r3, #3
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	220f      	movs	r2, #15
 80066b6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ba:	43db      	mvns	r3, r3
 80066bc:	69ba      	ldr	r2, [r7, #24]
 80066be:	4013      	ands	r3, r2
 80066c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a52      	ldr	r2, [pc, #328]	@ (8006810 <HAL_GPIO_Init+0x314>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d02b      	beq.n	8006722 <HAL_GPIO_Init+0x226>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a51      	ldr	r2, [pc, #324]	@ (8006814 <HAL_GPIO_Init+0x318>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d025      	beq.n	800671e <HAL_GPIO_Init+0x222>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a50      	ldr	r2, [pc, #320]	@ (8006818 <HAL_GPIO_Init+0x31c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d01f      	beq.n	800671a <HAL_GPIO_Init+0x21e>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a4f      	ldr	r2, [pc, #316]	@ (800681c <HAL_GPIO_Init+0x320>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d019      	beq.n	8006716 <HAL_GPIO_Init+0x21a>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a4e      	ldr	r2, [pc, #312]	@ (8006820 <HAL_GPIO_Init+0x324>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d013      	beq.n	8006712 <HAL_GPIO_Init+0x216>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a4d      	ldr	r2, [pc, #308]	@ (8006824 <HAL_GPIO_Init+0x328>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d00d      	beq.n	800670e <HAL_GPIO_Init+0x212>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a4c      	ldr	r2, [pc, #304]	@ (8006828 <HAL_GPIO_Init+0x32c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d007      	beq.n	800670a <HAL_GPIO_Init+0x20e>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a4b      	ldr	r2, [pc, #300]	@ (800682c <HAL_GPIO_Init+0x330>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d101      	bne.n	8006706 <HAL_GPIO_Init+0x20a>
 8006702:	2307      	movs	r3, #7
 8006704:	e00e      	b.n	8006724 <HAL_GPIO_Init+0x228>
 8006706:	2308      	movs	r3, #8
 8006708:	e00c      	b.n	8006724 <HAL_GPIO_Init+0x228>
 800670a:	2306      	movs	r3, #6
 800670c:	e00a      	b.n	8006724 <HAL_GPIO_Init+0x228>
 800670e:	2305      	movs	r3, #5
 8006710:	e008      	b.n	8006724 <HAL_GPIO_Init+0x228>
 8006712:	2304      	movs	r3, #4
 8006714:	e006      	b.n	8006724 <HAL_GPIO_Init+0x228>
 8006716:	2303      	movs	r3, #3
 8006718:	e004      	b.n	8006724 <HAL_GPIO_Init+0x228>
 800671a:	2302      	movs	r3, #2
 800671c:	e002      	b.n	8006724 <HAL_GPIO_Init+0x228>
 800671e:	2301      	movs	r3, #1
 8006720:	e000      	b.n	8006724 <HAL_GPIO_Init+0x228>
 8006722:	2300      	movs	r3, #0
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	f002 0203 	and.w	r2, r2, #3
 800672a:	0092      	lsls	r2, r2, #2
 800672c:	4093      	lsls	r3, r2
 800672e:	69ba      	ldr	r2, [r7, #24]
 8006730:	4313      	orrs	r3, r2
 8006732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006734:	4935      	ldr	r1, [pc, #212]	@ (800680c <HAL_GPIO_Init+0x310>)
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	089b      	lsrs	r3, r3, #2
 800673a:	3302      	adds	r3, #2
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006742:	4b3b      	ldr	r3, [pc, #236]	@ (8006830 <HAL_GPIO_Init+0x334>)
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	43db      	mvns	r3, r3
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	4013      	ands	r3, r2
 8006750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d003      	beq.n	8006766 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800675e:	69ba      	ldr	r2, [r7, #24]
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	4313      	orrs	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006766:	4a32      	ldr	r2, [pc, #200]	@ (8006830 <HAL_GPIO_Init+0x334>)
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800676c:	4b30      	ldr	r3, [pc, #192]	@ (8006830 <HAL_GPIO_Init+0x334>)
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	43db      	mvns	r3, r3
 8006776:	69ba      	ldr	r2, [r7, #24]
 8006778:	4013      	ands	r3, r2
 800677a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d003      	beq.n	8006790 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006788:	69ba      	ldr	r2, [r7, #24]
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006790:	4a27      	ldr	r2, [pc, #156]	@ (8006830 <HAL_GPIO_Init+0x334>)
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006796:	4b26      	ldr	r3, [pc, #152]	@ (8006830 <HAL_GPIO_Init+0x334>)
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	43db      	mvns	r3, r3
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	4013      	ands	r3, r2
 80067a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d003      	beq.n	80067ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80067ba:	4a1d      	ldr	r2, [pc, #116]	@ (8006830 <HAL_GPIO_Init+0x334>)
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80067c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006830 <HAL_GPIO_Init+0x334>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	43db      	mvns	r3, r3
 80067ca:	69ba      	ldr	r2, [r7, #24]
 80067cc:	4013      	ands	r3, r2
 80067ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d003      	beq.n	80067e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80067e4:	4a12      	ldr	r2, [pc, #72]	@ (8006830 <HAL_GPIO_Init+0x334>)
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	3301      	adds	r3, #1
 80067ee:	61fb      	str	r3, [r7, #28]
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	2b0f      	cmp	r3, #15
 80067f4:	f67f ae90 	bls.w	8006518 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	3724      	adds	r7, #36	@ 0x24
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	40023800 	.word	0x40023800
 800680c:	40013800 	.word	0x40013800
 8006810:	40020000 	.word	0x40020000
 8006814:	40020400 	.word	0x40020400
 8006818:	40020800 	.word	0x40020800
 800681c:	40020c00 	.word	0x40020c00
 8006820:	40021000 	.word	0x40021000
 8006824:	40021400 	.word	0x40021400
 8006828:	40021800 	.word	0x40021800
 800682c:	40021c00 	.word	0x40021c00
 8006830:	40013c00 	.word	0x40013c00

08006834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	460b      	mov	r3, r1
 800683e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	691a      	ldr	r2, [r3, #16]
 8006844:	887b      	ldrh	r3, [r7, #2]
 8006846:	4013      	ands	r3, r2
 8006848:	2b00      	cmp	r3, #0
 800684a:	d002      	beq.n	8006852 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800684c:	2301      	movs	r3, #1
 800684e:	73fb      	strb	r3, [r7, #15]
 8006850:	e001      	b.n	8006856 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006852:	2300      	movs	r3, #0
 8006854:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006856:	7bfb      	ldrb	r3, [r7, #15]
}
 8006858:	4618      	mov	r0, r3
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	460b      	mov	r3, r1
 800686e:	807b      	strh	r3, [r7, #2]
 8006870:	4613      	mov	r3, r2
 8006872:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006874:	787b      	ldrb	r3, [r7, #1]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800687a:	887a      	ldrh	r2, [r7, #2]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006880:	e003      	b.n	800688a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006882:	887b      	ldrh	r3, [r7, #2]
 8006884:	041a      	lsls	r2, r3, #16
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	619a      	str	r2, [r3, #24]
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr
	...

08006898 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e12b      	b.n	8006b02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d106      	bne.n	80068c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7fb f890 	bl	80019e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2224      	movs	r2, #36	@ 0x24
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f022 0201 	bic.w	r2, r2, #1
 80068da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80068fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80068fc:	f001 fd4e 	bl	800839c <HAL_RCC_GetPCLK1Freq>
 8006900:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	4a81      	ldr	r2, [pc, #516]	@ (8006b0c <HAL_I2C_Init+0x274>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d807      	bhi.n	800691c <HAL_I2C_Init+0x84>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4a80      	ldr	r2, [pc, #512]	@ (8006b10 <HAL_I2C_Init+0x278>)
 8006910:	4293      	cmp	r3, r2
 8006912:	bf94      	ite	ls
 8006914:	2301      	movls	r3, #1
 8006916:	2300      	movhi	r3, #0
 8006918:	b2db      	uxtb	r3, r3
 800691a:	e006      	b.n	800692a <HAL_I2C_Init+0x92>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4a7d      	ldr	r2, [pc, #500]	@ (8006b14 <HAL_I2C_Init+0x27c>)
 8006920:	4293      	cmp	r3, r2
 8006922:	bf94      	ite	ls
 8006924:	2301      	movls	r3, #1
 8006926:	2300      	movhi	r3, #0
 8006928:	b2db      	uxtb	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e0e7      	b.n	8006b02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4a78      	ldr	r2, [pc, #480]	@ (8006b18 <HAL_I2C_Init+0x280>)
 8006936:	fba2 2303 	umull	r2, r3, r2, r3
 800693a:	0c9b      	lsrs	r3, r3, #18
 800693c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	430a      	orrs	r2, r1
 8006950:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	4a6a      	ldr	r2, [pc, #424]	@ (8006b0c <HAL_I2C_Init+0x274>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d802      	bhi.n	800696c <HAL_I2C_Init+0xd4>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	3301      	adds	r3, #1
 800696a:	e009      	b.n	8006980 <HAL_I2C_Init+0xe8>
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006972:	fb02 f303 	mul.w	r3, r2, r3
 8006976:	4a69      	ldr	r2, [pc, #420]	@ (8006b1c <HAL_I2C_Init+0x284>)
 8006978:	fba2 2303 	umull	r2, r3, r2, r3
 800697c:	099b      	lsrs	r3, r3, #6
 800697e:	3301      	adds	r3, #1
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6812      	ldr	r2, [r2, #0]
 8006984:	430b      	orrs	r3, r1
 8006986:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006992:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	495c      	ldr	r1, [pc, #368]	@ (8006b0c <HAL_I2C_Init+0x274>)
 800699c:	428b      	cmp	r3, r1
 800699e:	d819      	bhi.n	80069d4 <HAL_I2C_Init+0x13c>
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	1e59      	subs	r1, r3, #1
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80069ae:	1c59      	adds	r1, r3, #1
 80069b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80069b4:	400b      	ands	r3, r1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00a      	beq.n	80069d0 <HAL_I2C_Init+0x138>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	1e59      	subs	r1, r3, #1
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	005b      	lsls	r3, r3, #1
 80069c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80069c8:	3301      	adds	r3, #1
 80069ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069ce:	e051      	b.n	8006a74 <HAL_I2C_Init+0x1dc>
 80069d0:	2304      	movs	r3, #4
 80069d2:	e04f      	b.n	8006a74 <HAL_I2C_Init+0x1dc>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d111      	bne.n	8006a00 <HAL_I2C_Init+0x168>
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	1e58      	subs	r0, r3, #1
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6859      	ldr	r1, [r3, #4]
 80069e4:	460b      	mov	r3, r1
 80069e6:	005b      	lsls	r3, r3, #1
 80069e8:	440b      	add	r3, r1
 80069ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80069ee:	3301      	adds	r3, #1
 80069f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	bf0c      	ite	eq
 80069f8:	2301      	moveq	r3, #1
 80069fa:	2300      	movne	r3, #0
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	e012      	b.n	8006a26 <HAL_I2C_Init+0x18e>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	1e58      	subs	r0, r3, #1
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6859      	ldr	r1, [r3, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	440b      	add	r3, r1
 8006a0e:	0099      	lsls	r1, r3, #2
 8006a10:	440b      	add	r3, r1
 8006a12:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a16:	3301      	adds	r3, #1
 8006a18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bf0c      	ite	eq
 8006a20:	2301      	moveq	r3, #1
 8006a22:	2300      	movne	r3, #0
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d001      	beq.n	8006a2e <HAL_I2C_Init+0x196>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e022      	b.n	8006a74 <HAL_I2C_Init+0x1dc>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10e      	bne.n	8006a54 <HAL_I2C_Init+0x1bc>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	1e58      	subs	r0, r3, #1
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6859      	ldr	r1, [r3, #4]
 8006a3e:	460b      	mov	r3, r1
 8006a40:	005b      	lsls	r3, r3, #1
 8006a42:	440b      	add	r3, r1
 8006a44:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a48:	3301      	adds	r3, #1
 8006a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a52:	e00f      	b.n	8006a74 <HAL_I2C_Init+0x1dc>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	1e58      	subs	r0, r3, #1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6859      	ldr	r1, [r3, #4]
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	440b      	add	r3, r1
 8006a62:	0099      	lsls	r1, r3, #2
 8006a64:	440b      	add	r3, r1
 8006a66:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a74:	6879      	ldr	r1, [r7, #4]
 8006a76:	6809      	ldr	r1, [r1, #0]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	69da      	ldr	r2, [r3, #28]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	431a      	orrs	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006aa2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	6911      	ldr	r1, [r2, #16]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	68d2      	ldr	r2, [r2, #12]
 8006aae:	4311      	orrs	r1, r2
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	6812      	ldr	r2, [r2, #0]
 8006ab4:	430b      	orrs	r3, r1
 8006ab6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	695a      	ldr	r2, [r3, #20]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	431a      	orrs	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f042 0201 	orr.w	r2, r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2220      	movs	r2, #32
 8006aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	000186a0 	.word	0x000186a0
 8006b10:	001e847f 	.word	0x001e847f
 8006b14:	003d08ff 	.word	0x003d08ff
 8006b18:	431bde83 	.word	0x431bde83
 8006b1c:	10624dd3 	.word	0x10624dd3

08006b20 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b088      	sub	sp, #32
 8006b24:	af02      	add	r7, sp, #8
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	4608      	mov	r0, r1
 8006b2a:	4611      	mov	r1, r2
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	4603      	mov	r3, r0
 8006b30:	817b      	strh	r3, [r7, #10]
 8006b32:	460b      	mov	r3, r1
 8006b34:	813b      	strh	r3, [r7, #8]
 8006b36:	4613      	mov	r3, r2
 8006b38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b3a:	f7ff fb0b 	bl	8006154 <HAL_GetTick>
 8006b3e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b20      	cmp	r3, #32
 8006b4a:	f040 80d9 	bne.w	8006d00 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	2319      	movs	r3, #25
 8006b54:	2201      	movs	r2, #1
 8006b56:	496d      	ldr	r1, [pc, #436]	@ (8006d0c <HAL_I2C_Mem_Write+0x1ec>)
 8006b58:	68f8      	ldr	r0, [r7, #12]
 8006b5a:	f000 fdb9 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d001      	beq.n	8006b68 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006b64:	2302      	movs	r3, #2
 8006b66:	e0cc      	b.n	8006d02 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d101      	bne.n	8006b76 <HAL_I2C_Mem_Write+0x56>
 8006b72:	2302      	movs	r3, #2
 8006b74:	e0c5      	b.n	8006d02 <HAL_I2C_Mem_Write+0x1e2>
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d007      	beq.n	8006b9c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f042 0201 	orr.w	r2, r2, #1
 8006b9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006baa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2221      	movs	r2, #33	@ 0x21
 8006bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2240      	movs	r2, #64	@ 0x40
 8006bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6a3a      	ldr	r2, [r7, #32]
 8006bc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006bcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd2:	b29a      	uxth	r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	4a4d      	ldr	r2, [pc, #308]	@ (8006d10 <HAL_I2C_Mem_Write+0x1f0>)
 8006bdc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006bde:	88f8      	ldrh	r0, [r7, #6]
 8006be0:	893a      	ldrh	r2, [r7, #8]
 8006be2:	8979      	ldrh	r1, [r7, #10]
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	9301      	str	r3, [sp, #4]
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	4603      	mov	r3, r0
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f000 fbf0 	bl	80073d4 <I2C_RequestMemoryWrite>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d052      	beq.n	8006ca0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e081      	b.n	8006d02 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 fe7e 	bl	8007904 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00d      	beq.n	8006c2a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d107      	bne.n	8006c26 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c24:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e06b      	b.n	8006d02 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2e:	781a      	ldrb	r2, [r3, #0]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c44:	3b01      	subs	r3, #1
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	695b      	ldr	r3, [r3, #20]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d11b      	bne.n	8006ca0 <HAL_I2C_Mem_Write+0x180>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d017      	beq.n	8006ca0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c74:	781a      	ldrb	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d1aa      	bne.n	8006bfe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f000 fe71 	bl	8007994 <I2C_WaitOnBTFFlagUntilTimeout>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00d      	beq.n	8006cd4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	d107      	bne.n	8006cd0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e016      	b.n	8006d02 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e000      	b.n	8006d02 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006d00:	2302      	movs	r3, #2
  }
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3718      	adds	r7, #24
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	00100002 	.word	0x00100002
 8006d10:	ffff0000 	.word	0xffff0000

08006d14 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b08c      	sub	sp, #48	@ 0x30
 8006d18:	af02      	add	r7, sp, #8
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	4608      	mov	r0, r1
 8006d1e:	4611      	mov	r1, r2
 8006d20:	461a      	mov	r2, r3
 8006d22:	4603      	mov	r3, r0
 8006d24:	817b      	strh	r3, [r7, #10]
 8006d26:	460b      	mov	r3, r1
 8006d28:	813b      	strh	r3, [r7, #8]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d2e:	f7ff fa11 	bl	8006154 <HAL_GetTick>
 8006d32:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b20      	cmp	r3, #32
 8006d3e:	f040 8214 	bne.w	800716a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	2319      	movs	r3, #25
 8006d48:	2201      	movs	r2, #1
 8006d4a:	497b      	ldr	r1, [pc, #492]	@ (8006f38 <HAL_I2C_Mem_Read+0x224>)
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 fcbf 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006d58:	2302      	movs	r3, #2
 8006d5a:	e207      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_I2C_Mem_Read+0x56>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e200      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 0301 	and.w	r3, r3, #1
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d007      	beq.n	8006d90 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f042 0201 	orr.w	r2, r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2222      	movs	r2, #34	@ 0x22
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2240      	movs	r2, #64	@ 0x40
 8006dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4a5b      	ldr	r2, [pc, #364]	@ (8006f3c <HAL_I2C_Mem_Read+0x228>)
 8006dd0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006dd2:	88f8      	ldrh	r0, [r7, #6]
 8006dd4:	893a      	ldrh	r2, [r7, #8]
 8006dd6:	8979      	ldrh	r1, [r7, #10]
 8006dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dda:	9301      	str	r3, [sp, #4]
 8006ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	4603      	mov	r3, r0
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f000 fb8c 	bl	8007500 <I2C_RequestMemoryRead>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e1bc      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d113      	bne.n	8006e22 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	623b      	str	r3, [r7, #32]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	695b      	ldr	r3, [r3, #20]
 8006e04:	623b      	str	r3, [r7, #32]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	623b      	str	r3, [r7, #32]
 8006e0e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	e190      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d11b      	bne.n	8006e62 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	61fb      	str	r3, [r7, #28]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	61fb      	str	r3, [r7, #28]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	61fb      	str	r3, [r7, #28]
 8006e4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e5e:	601a      	str	r2, [r3, #0]
 8006e60:	e170      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d11b      	bne.n	8006ea2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e78:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	61bb      	str	r3, [r7, #24]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	61bb      	str	r3, [r7, #24]
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	e150      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	617b      	str	r3, [r7, #20]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	617b      	str	r3, [r7, #20]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	617b      	str	r3, [r7, #20]
 8006eb6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006eb8:	e144      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ebe:	2b03      	cmp	r3, #3
 8006ec0:	f200 80f1 	bhi.w	80070a6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d123      	bne.n	8006f14 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ece:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 fda7 	bl	8007a24 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e145      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	691a      	ldr	r2, [r3, #16]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eea:	b2d2      	uxtb	r2, r2
 8006eec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef2:	1c5a      	adds	r2, r3, #1
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006efc:	3b01      	subs	r3, #1
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006f12:	e117      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d14e      	bne.n	8006fba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1e:	9300      	str	r3, [sp, #0]
 8006f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f22:	2200      	movs	r2, #0
 8006f24:	4906      	ldr	r1, [pc, #24]	@ (8006f40 <HAL_I2C_Mem_Read+0x22c>)
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 fbd2 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d008      	beq.n	8006f44 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e11a      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
 8006f36:	bf00      	nop
 8006f38:	00100002 	.word	0x00100002
 8006f3c:	ffff0000 	.word	0xffff0000
 8006f40:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	691a      	ldr	r2, [r3, #16]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5e:	b2d2      	uxtb	r2, r2
 8006f60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f70:	3b01      	subs	r3, #1
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	691a      	ldr	r2, [r3, #16]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f90:	b2d2      	uxtb	r2, r2
 8006f92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f98:	1c5a      	adds	r2, r3, #1
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	b29a      	uxth	r2, r3
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006fb8:	e0c4      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	496c      	ldr	r1, [pc, #432]	@ (8007174 <HAL_I2C_Mem_Read+0x460>)
 8006fc4:	68f8      	ldr	r0, [r7, #12]
 8006fc6:	f000 fb83 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d001      	beq.n	8006fd4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e0cb      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fe2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	691a      	ldr	r2, [r3, #16]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fee:	b2d2      	uxtb	r2, r2
 8006ff0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff6:	1c5a      	adds	r2, r3, #1
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007000:	3b01      	subs	r3, #1
 8007002:	b29a      	uxth	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800700c:	b29b      	uxth	r3, r3
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007018:	9300      	str	r3, [sp, #0]
 800701a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800701c:	2200      	movs	r2, #0
 800701e:	4955      	ldr	r1, [pc, #340]	@ (8007174 <HAL_I2C_Mem_Read+0x460>)
 8007020:	68f8      	ldr	r0, [r7, #12]
 8007022:	f000 fb55 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d001      	beq.n	8007030 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800702c:	2301      	movs	r3, #1
 800702e:	e09d      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800703e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	691a      	ldr	r2, [r3, #16]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704a:	b2d2      	uxtb	r2, r2
 800704c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007052:	1c5a      	adds	r2, r3, #1
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800705c:	3b01      	subs	r3, #1
 800705e:	b29a      	uxth	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007068:	b29b      	uxth	r3, r3
 800706a:	3b01      	subs	r3, #1
 800706c:	b29a      	uxth	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	691a      	ldr	r2, [r3, #16]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707c:	b2d2      	uxtb	r2, r2
 800707e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800708e:	3b01      	subs	r3, #1
 8007090:	b29a      	uxth	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800709a:	b29b      	uxth	r3, r3
 800709c:	3b01      	subs	r3, #1
 800709e:	b29a      	uxth	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80070a4:	e04e      	b.n	8007144 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f000 fcba 	bl	8007a24 <I2C_WaitOnRXNEFlagUntilTimeout>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e058      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	691a      	ldr	r2, [r3, #16]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c4:	b2d2      	uxtb	r2, r2
 80070c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070cc:	1c5a      	adds	r2, r3, #1
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070d6:	3b01      	subs	r3, #1
 80070d8:	b29a      	uxth	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	3b01      	subs	r3, #1
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	f003 0304 	and.w	r3, r3, #4
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	d124      	bne.n	8007144 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070fe:	2b03      	cmp	r3, #3
 8007100:	d107      	bne.n	8007112 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007110:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	691a      	ldr	r2, [r3, #16]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800711c:	b2d2      	uxtb	r2, r2
 800711e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007124:	1c5a      	adds	r2, r3, #1
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800712e:	3b01      	subs	r3, #1
 8007130:	b29a      	uxth	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713a:	b29b      	uxth	r3, r3
 800713c:	3b01      	subs	r3, #1
 800713e:	b29a      	uxth	r2, r3
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007148:	2b00      	cmp	r3, #0
 800714a:	f47f aeb6 	bne.w	8006eba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2220      	movs	r2, #32
 8007152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2200      	movs	r2, #0
 800715a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007166:	2300      	movs	r3, #0
 8007168:	e000      	b.n	800716c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800716a:	2302      	movs	r3, #2
  }
}
 800716c:	4618      	mov	r0, r3
 800716e:	3728      	adds	r7, #40	@ 0x28
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	00010004 	.word	0x00010004

08007178 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b08a      	sub	sp, #40	@ 0x28
 800717c:	af02      	add	r7, sp, #8
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	607a      	str	r2, [r7, #4]
 8007182:	603b      	str	r3, [r7, #0]
 8007184:	460b      	mov	r3, r1
 8007186:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007188:	f7fe ffe4 	bl	8006154 <HAL_GetTick>
 800718c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007198:	b2db      	uxtb	r3, r3
 800719a:	2b20      	cmp	r3, #32
 800719c:	f040 8111 	bne.w	80073c2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	9300      	str	r3, [sp, #0]
 80071a4:	2319      	movs	r3, #25
 80071a6:	2201      	movs	r2, #1
 80071a8:	4988      	ldr	r1, [pc, #544]	@ (80073cc <HAL_I2C_IsDeviceReady+0x254>)
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f000 fa90 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d001      	beq.n	80071ba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80071b6:	2302      	movs	r3, #2
 80071b8:	e104      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d101      	bne.n	80071c8 <HAL_I2C_IsDeviceReady+0x50>
 80071c4:	2302      	movs	r3, #2
 80071c6:	e0fd      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d007      	beq.n	80071ee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0201 	orr.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2224      	movs	r2, #36	@ 0x24
 8007202:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	4a70      	ldr	r2, [pc, #448]	@ (80073d0 <HAL_I2C_IsDeviceReady+0x258>)
 8007210:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007220:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	2200      	movs	r2, #0
 800722a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f000 fa4e 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00d      	beq.n	8007256 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007244:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007248:	d103      	bne.n	8007252 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007250:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e0b6      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007256:	897b      	ldrh	r3, [r7, #10]
 8007258:	b2db      	uxtb	r3, r3
 800725a:	461a      	mov	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007264:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007266:	f7fe ff75 	bl	8006154 <HAL_GetTick>
 800726a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	695b      	ldr	r3, [r3, #20]
 8007272:	f003 0302 	and.w	r3, r3, #2
 8007276:	2b02      	cmp	r3, #2
 8007278:	bf0c      	ite	eq
 800727a:	2301      	moveq	r3, #1
 800727c:	2300      	movne	r3, #0
 800727e:	b2db      	uxtb	r3, r3
 8007280:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800728c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007290:	bf0c      	ite	eq
 8007292:	2301      	moveq	r3, #1
 8007294:	2300      	movne	r3, #0
 8007296:	b2db      	uxtb	r3, r3
 8007298:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800729a:	e025      	b.n	80072e8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800729c:	f7fe ff5a 	bl	8006154 <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	683a      	ldr	r2, [r7, #0]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d302      	bcc.n	80072b2 <HAL_I2C_IsDeviceReady+0x13a>
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d103      	bne.n	80072ba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	22a0      	movs	r2, #160	@ 0xa0
 80072b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	695b      	ldr	r3, [r3, #20]
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	bf0c      	ite	eq
 80072c8:	2301      	moveq	r3, #1
 80072ca:	2300      	movne	r3, #0
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072de:	bf0c      	ite	eq
 80072e0:	2301      	moveq	r3, #1
 80072e2:	2300      	movne	r3, #0
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2ba0      	cmp	r3, #160	@ 0xa0
 80072f2:	d005      	beq.n	8007300 <HAL_I2C_IsDeviceReady+0x188>
 80072f4:	7dfb      	ldrb	r3, [r7, #23]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d102      	bne.n	8007300 <HAL_I2C_IsDeviceReady+0x188>
 80072fa:	7dbb      	ldrb	r3, [r7, #22]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d0cd      	beq.n	800729c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2220      	movs	r2, #32
 8007304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	695b      	ldr	r3, [r3, #20]
 800730e:	f003 0302 	and.w	r3, r3, #2
 8007312:	2b02      	cmp	r3, #2
 8007314:	d129      	bne.n	800736a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007324:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007326:	2300      	movs	r3, #0
 8007328:	613b      	str	r3, [r7, #16]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	613b      	str	r3, [r7, #16]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	699b      	ldr	r3, [r3, #24]
 8007338:	613b      	str	r3, [r7, #16]
 800733a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	2319      	movs	r3, #25
 8007342:	2201      	movs	r2, #1
 8007344:	4921      	ldr	r1, [pc, #132]	@ (80073cc <HAL_I2C_IsDeviceReady+0x254>)
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 f9c2 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e036      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2220      	movs	r2, #32
 800735a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8007366:	2300      	movs	r3, #0
 8007368:	e02c      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007378:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007382:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	2319      	movs	r3, #25
 800738a:	2201      	movs	r2, #1
 800738c:	490f      	ldr	r1, [pc, #60]	@ (80073cc <HAL_I2C_IsDeviceReady+0x254>)
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 f99e 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e012      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	3301      	adds	r3, #1
 80073a2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80073a4:	69ba      	ldr	r2, [r7, #24]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	f4ff af32 	bcc.w	8007212 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2220      	movs	r2, #32
 80073b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80073c2:	2302      	movs	r3, #2
  }
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3720      	adds	r7, #32
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	00100002 	.word	0x00100002
 80073d0:	ffff0000 	.word	0xffff0000

080073d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b088      	sub	sp, #32
 80073d8:	af02      	add	r7, sp, #8
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	4608      	mov	r0, r1
 80073de:	4611      	mov	r1, r2
 80073e0:	461a      	mov	r2, r3
 80073e2:	4603      	mov	r3, r0
 80073e4:	817b      	strh	r3, [r7, #10]
 80073e6:	460b      	mov	r3, r1
 80073e8:	813b      	strh	r3, [r7, #8]
 80073ea:	4613      	mov	r3, r2
 80073ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80073fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	6a3b      	ldr	r3, [r7, #32]
 8007404:	2200      	movs	r2, #0
 8007406:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800740a:	68f8      	ldr	r0, [r7, #12]
 800740c:	f000 f960 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00d      	beq.n	8007432 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007424:	d103      	bne.n	800742e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800742c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800742e:	2303      	movs	r3, #3
 8007430:	e05f      	b.n	80074f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007432:	897b      	ldrh	r3, [r7, #10]
 8007434:	b2db      	uxtb	r3, r3
 8007436:	461a      	mov	r2, r3
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007440:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	6a3a      	ldr	r2, [r7, #32]
 8007446:	492d      	ldr	r1, [pc, #180]	@ (80074fc <I2C_RequestMemoryWrite+0x128>)
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 f9bb 	bl	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e04c      	b.n	80074f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007458:	2300      	movs	r3, #0
 800745a:	617b      	str	r3, [r7, #20]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	617b      	str	r3, [r7, #20]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800746e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007470:	6a39      	ldr	r1, [r7, #32]
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f000 fa46 	bl	8007904 <I2C_WaitOnTXEFlagUntilTimeout>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d00d      	beq.n	800749a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007482:	2b04      	cmp	r3, #4
 8007484:	d107      	bne.n	8007496 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007494:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	e02b      	b.n	80074f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800749a:	88fb      	ldrh	r3, [r7, #6]
 800749c:	2b01      	cmp	r3, #1
 800749e:	d105      	bne.n	80074ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074a0:	893b      	ldrh	r3, [r7, #8]
 80074a2:	b2da      	uxtb	r2, r3
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	611a      	str	r2, [r3, #16]
 80074aa:	e021      	b.n	80074f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80074ac:	893b      	ldrh	r3, [r7, #8]
 80074ae:	0a1b      	lsrs	r3, r3, #8
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	b2da      	uxtb	r2, r3
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074bc:	6a39      	ldr	r1, [r7, #32]
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f000 fa20 	bl	8007904 <I2C_WaitOnTXEFlagUntilTimeout>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00d      	beq.n	80074e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ce:	2b04      	cmp	r3, #4
 80074d0:	d107      	bne.n	80074e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e005      	b.n	80074f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074e6:	893b      	ldrh	r3, [r7, #8]
 80074e8:	b2da      	uxtb	r2, r3
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3718      	adds	r7, #24
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	00010002 	.word	0x00010002

08007500 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b088      	sub	sp, #32
 8007504:	af02      	add	r7, sp, #8
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	4608      	mov	r0, r1
 800750a:	4611      	mov	r1, r2
 800750c:	461a      	mov	r2, r3
 800750e:	4603      	mov	r3, r0
 8007510:	817b      	strh	r3, [r7, #10]
 8007512:	460b      	mov	r3, r1
 8007514:	813b      	strh	r3, [r7, #8]
 8007516:	4613      	mov	r3, r2
 8007518:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007528:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007538:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800753a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	2200      	movs	r2, #0
 8007542:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f000 f8c2 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00d      	beq.n	800756e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800755c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007560:	d103      	bne.n	800756a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007568:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e0aa      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800756e:	897b      	ldrh	r3, [r7, #10]
 8007570:	b2db      	uxtb	r3, r3
 8007572:	461a      	mov	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800757c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800757e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007580:	6a3a      	ldr	r2, [r7, #32]
 8007582:	4952      	ldr	r1, [pc, #328]	@ (80076cc <I2C_RequestMemoryRead+0x1cc>)
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 f91d 	bl	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e097      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007594:	2300      	movs	r3, #0
 8007596:	617b      	str	r3, [r7, #20]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	617b      	str	r3, [r7, #20]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	617b      	str	r3, [r7, #20]
 80075a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075ac:	6a39      	ldr	r1, [r7, #32]
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f000 f9a8 	bl	8007904 <I2C_WaitOnTXEFlagUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00d      	beq.n	80075d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d107      	bne.n	80075d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e076      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075d6:	88fb      	ldrh	r3, [r7, #6]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d105      	bne.n	80075e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075dc:	893b      	ldrh	r3, [r7, #8]
 80075de:	b2da      	uxtb	r2, r3
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	611a      	str	r2, [r3, #16]
 80075e6:	e021      	b.n	800762c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075e8:	893b      	ldrh	r3, [r7, #8]
 80075ea:	0a1b      	lsrs	r3, r3, #8
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	b2da      	uxtb	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f8:	6a39      	ldr	r1, [r7, #32]
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 f982 	bl	8007904 <I2C_WaitOnTXEFlagUntilTimeout>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00d      	beq.n	8007622 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760a:	2b04      	cmp	r3, #4
 800760c:	d107      	bne.n	800761e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800761c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e050      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007622:	893b      	ldrh	r3, [r7, #8]
 8007624:	b2da      	uxtb	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800762c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800762e:	6a39      	ldr	r1, [r7, #32]
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 f967 	bl	8007904 <I2C_WaitOnTXEFlagUntilTimeout>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00d      	beq.n	8007658 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007640:	2b04      	cmp	r3, #4
 8007642:	d107      	bne.n	8007654 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007652:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	e035      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007666:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	6a3b      	ldr	r3, [r7, #32]
 800766e:	2200      	movs	r2, #0
 8007670:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007674:	68f8      	ldr	r0, [r7, #12]
 8007676:	f000 f82b 	bl	80076d0 <I2C_WaitOnFlagUntilTimeout>
 800767a:	4603      	mov	r3, r0
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00d      	beq.n	800769c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800768a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800768e:	d103      	bne.n	8007698 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007696:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007698:	2303      	movs	r3, #3
 800769a:	e013      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800769c:	897b      	ldrh	r3, [r7, #10]
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	f043 0301 	orr.w	r3, r3, #1
 80076a4:	b2da      	uxtb	r2, r3
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ae:	6a3a      	ldr	r2, [r7, #32]
 80076b0:	4906      	ldr	r1, [pc, #24]	@ (80076cc <I2C_RequestMemoryRead+0x1cc>)
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 f886 	bl	80077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e000      	b.n	80076c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3718      	adds	r7, #24
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	00010002 	.word	0x00010002

080076d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	603b      	str	r3, [r7, #0]
 80076dc:	4613      	mov	r3, r2
 80076de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076e0:	e048      	b.n	8007774 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076e8:	d044      	beq.n	8007774 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ea:	f7fe fd33 	bl	8006154 <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d302      	bcc.n	8007700 <I2C_WaitOnFlagUntilTimeout+0x30>
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d139      	bne.n	8007774 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	0c1b      	lsrs	r3, r3, #16
 8007704:	b2db      	uxtb	r3, r3
 8007706:	2b01      	cmp	r3, #1
 8007708:	d10d      	bne.n	8007726 <I2C_WaitOnFlagUntilTimeout+0x56>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	43da      	mvns	r2, r3
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	4013      	ands	r3, r2
 8007716:	b29b      	uxth	r3, r3
 8007718:	2b00      	cmp	r3, #0
 800771a:	bf0c      	ite	eq
 800771c:	2301      	moveq	r3, #1
 800771e:	2300      	movne	r3, #0
 8007720:	b2db      	uxtb	r3, r3
 8007722:	461a      	mov	r2, r3
 8007724:	e00c      	b.n	8007740 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	43da      	mvns	r2, r3
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	4013      	ands	r3, r2
 8007732:	b29b      	uxth	r3, r3
 8007734:	2b00      	cmp	r3, #0
 8007736:	bf0c      	ite	eq
 8007738:	2301      	moveq	r3, #1
 800773a:	2300      	movne	r3, #0
 800773c:	b2db      	uxtb	r3, r3
 800773e:	461a      	mov	r2, r3
 8007740:	79fb      	ldrb	r3, [r7, #7]
 8007742:	429a      	cmp	r2, r3
 8007744:	d116      	bne.n	8007774 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2220      	movs	r2, #32
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007760:	f043 0220 	orr.w	r2, r3, #32
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e023      	b.n	80077bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	0c1b      	lsrs	r3, r3, #16
 8007778:	b2db      	uxtb	r3, r3
 800777a:	2b01      	cmp	r3, #1
 800777c:	d10d      	bne.n	800779a <I2C_WaitOnFlagUntilTimeout+0xca>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	695b      	ldr	r3, [r3, #20]
 8007784:	43da      	mvns	r2, r3
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4013      	ands	r3, r2
 800778a:	b29b      	uxth	r3, r3
 800778c:	2b00      	cmp	r3, #0
 800778e:	bf0c      	ite	eq
 8007790:	2301      	moveq	r3, #1
 8007792:	2300      	movne	r3, #0
 8007794:	b2db      	uxtb	r3, r3
 8007796:	461a      	mov	r2, r3
 8007798:	e00c      	b.n	80077b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	43da      	mvns	r2, r3
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	4013      	ands	r3, r2
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bf0c      	ite	eq
 80077ac:	2301      	moveq	r3, #1
 80077ae:	2300      	movne	r3, #0
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	461a      	mov	r2, r3
 80077b4:	79fb      	ldrb	r3, [r7, #7]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d093      	beq.n	80076e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077ba:	2300      	movs	r3, #0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077d2:	e071      	b.n	80078b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077e2:	d123      	bne.n	800782c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80077fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2220      	movs	r2, #32
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007818:	f043 0204 	orr.w	r2, r3, #4
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e067      	b.n	80078fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007832:	d041      	beq.n	80078b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007834:	f7fe fc8e 	bl	8006154 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	429a      	cmp	r2, r3
 8007842:	d302      	bcc.n	800784a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d136      	bne.n	80078b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	0c1b      	lsrs	r3, r3, #16
 800784e:	b2db      	uxtb	r3, r3
 8007850:	2b01      	cmp	r3, #1
 8007852:	d10c      	bne.n	800786e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	43da      	mvns	r2, r3
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	4013      	ands	r3, r2
 8007860:	b29b      	uxth	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	bf14      	ite	ne
 8007866:	2301      	movne	r3, #1
 8007868:	2300      	moveq	r3, #0
 800786a:	b2db      	uxtb	r3, r3
 800786c:	e00b      	b.n	8007886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	43da      	mvns	r2, r3
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	4013      	ands	r3, r2
 800787a:	b29b      	uxth	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	bf14      	ite	ne
 8007880:	2301      	movne	r3, #1
 8007882:	2300      	moveq	r3, #0
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b00      	cmp	r3, #0
 8007888:	d016      	beq.n	80078b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2220      	movs	r2, #32
 8007894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a4:	f043 0220 	orr.w	r2, r3, #32
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e021      	b.n	80078fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	0c1b      	lsrs	r3, r3, #16
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d10c      	bne.n	80078dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	43da      	mvns	r2, r3
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	4013      	ands	r3, r2
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	bf14      	ite	ne
 80078d4:	2301      	movne	r3, #1
 80078d6:	2300      	moveq	r3, #0
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	e00b      	b.n	80078f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	43da      	mvns	r2, r3
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	4013      	ands	r3, r2
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	bf14      	ite	ne
 80078ee:	2301      	movne	r3, #1
 80078f0:	2300      	moveq	r3, #0
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f47f af6d 	bne.w	80077d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007910:	e034      	b.n	800797c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	f000 f8e3 	bl	8007ade <I2C_IsAcknowledgeFailed>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d001      	beq.n	8007922 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e034      	b.n	800798c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007928:	d028      	beq.n	800797c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800792a:	f7fe fc13 	bl	8006154 <HAL_GetTick>
 800792e:	4602      	mov	r2, r0
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	68ba      	ldr	r2, [r7, #8]
 8007936:	429a      	cmp	r2, r3
 8007938:	d302      	bcc.n	8007940 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d11d      	bne.n	800797c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800794a:	2b80      	cmp	r3, #128	@ 0x80
 800794c:	d016      	beq.n	800797c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2200      	movs	r2, #0
 8007952:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2220      	movs	r2, #32
 8007958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007968:	f043 0220 	orr.w	r2, r3, #32
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e007      	b.n	800798c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007986:	2b80      	cmp	r3, #128	@ 0x80
 8007988:	d1c3      	bne.n	8007912 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80079a0:	e034      	b.n	8007a0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f000 f89b 	bl	8007ade <I2C_IsAcknowledgeFailed>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d001      	beq.n	80079b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e034      	b.n	8007a1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079b8:	d028      	beq.n	8007a0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079ba:	f7fe fbcb 	bl	8006154 <HAL_GetTick>
 80079be:	4602      	mov	r2, r0
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d302      	bcc.n	80079d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d11d      	bne.n	8007a0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	f003 0304 	and.w	r3, r3, #4
 80079da:	2b04      	cmp	r3, #4
 80079dc:	d016      	beq.n	8007a0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2220      	movs	r2, #32
 80079e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079f8:	f043 0220 	orr.w	r2, r3, #32
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e007      	b.n	8007a1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	695b      	ldr	r3, [r3, #20]
 8007a12:	f003 0304 	and.w	r3, r3, #4
 8007a16:	2b04      	cmp	r3, #4
 8007a18:	d1c3      	bne.n	80079a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a30:	e049      	b.n	8007ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	695b      	ldr	r3, [r3, #20]
 8007a38:	f003 0310 	and.w	r3, r3, #16
 8007a3c:	2b10      	cmp	r3, #16
 8007a3e:	d119      	bne.n	8007a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f06f 0210 	mvn.w	r2, #16
 8007a48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2220      	movs	r2, #32
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e030      	b.n	8007ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a74:	f7fe fb6e 	bl	8006154 <HAL_GetTick>
 8007a78:	4602      	mov	r2, r0
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	68ba      	ldr	r2, [r7, #8]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d302      	bcc.n	8007a8a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d11d      	bne.n	8007ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a94:	2b40      	cmp	r3, #64	@ 0x40
 8007a96:	d016      	beq.n	8007ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab2:	f043 0220 	orr.w	r2, r3, #32
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e007      	b.n	8007ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad0:	2b40      	cmp	r3, #64	@ 0x40
 8007ad2:	d1ae      	bne.n	8007a32 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ade:	b480      	push	{r7}
 8007ae0:	b083      	sub	sp, #12
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	695b      	ldr	r3, [r3, #20]
 8007aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007af0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007af4:	d11b      	bne.n	8007b2e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007afe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1a:	f043 0204 	orr.w	r2, r3, #4
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e000      	b.n	8007b30 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b086      	sub	sp, #24
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d101      	bne.n	8007b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e267      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0301 	and.w	r3, r3, #1
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d075      	beq.n	8007c46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007b5a:	4b88      	ldr	r3, [pc, #544]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f003 030c 	and.w	r3, r3, #12
 8007b62:	2b04      	cmp	r3, #4
 8007b64:	d00c      	beq.n	8007b80 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b66:	4b85      	ldr	r3, [pc, #532]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007b6e:	2b08      	cmp	r3, #8
 8007b70:	d112      	bne.n	8007b98 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b72:	4b82      	ldr	r3, [pc, #520]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b7e:	d10b      	bne.n	8007b98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b80:	4b7e      	ldr	r3, [pc, #504]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d05b      	beq.n	8007c44 <HAL_RCC_OscConfig+0x108>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d157      	bne.n	8007c44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e242      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ba0:	d106      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x74>
 8007ba2:	4b76      	ldr	r3, [pc, #472]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a75      	ldr	r2, [pc, #468]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	e01d      	b.n	8007bec <HAL_RCC_OscConfig+0xb0>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007bb8:	d10c      	bne.n	8007bd4 <HAL_RCC_OscConfig+0x98>
 8007bba:	4b70      	ldr	r3, [pc, #448]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a6f      	ldr	r2, [pc, #444]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007bc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007bc4:	6013      	str	r3, [r2, #0]
 8007bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a6c      	ldr	r2, [pc, #432]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007bcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bd0:	6013      	str	r3, [r2, #0]
 8007bd2:	e00b      	b.n	8007bec <HAL_RCC_OscConfig+0xb0>
 8007bd4:	4b69      	ldr	r3, [pc, #420]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a68      	ldr	r2, [pc, #416]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007bda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bde:	6013      	str	r3, [r2, #0]
 8007be0:	4b66      	ldr	r3, [pc, #408]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a65      	ldr	r2, [pc, #404]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007be6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007bea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d013      	beq.n	8007c1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bf4:	f7fe faae 	bl	8006154 <HAL_GetTick>
 8007bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bfa:	e008      	b.n	8007c0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007bfc:	f7fe faaa 	bl	8006154 <HAL_GetTick>
 8007c00:	4602      	mov	r2, r0
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	2b64      	cmp	r3, #100	@ 0x64
 8007c08:	d901      	bls.n	8007c0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e207      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c0e:	4b5b      	ldr	r3, [pc, #364]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d0f0      	beq.n	8007bfc <HAL_RCC_OscConfig+0xc0>
 8007c1a:	e014      	b.n	8007c46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c1c:	f7fe fa9a 	bl	8006154 <HAL_GetTick>
 8007c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c22:	e008      	b.n	8007c36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c24:	f7fe fa96 	bl	8006154 <HAL_GetTick>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	1ad3      	subs	r3, r2, r3
 8007c2e:	2b64      	cmp	r3, #100	@ 0x64
 8007c30:	d901      	bls.n	8007c36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e1f3      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c36:	4b51      	ldr	r3, [pc, #324]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1f0      	bne.n	8007c24 <HAL_RCC_OscConfig+0xe8>
 8007c42:	e000      	b.n	8007c46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0302 	and.w	r3, r3, #2
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d063      	beq.n	8007d1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007c52:	4b4a      	ldr	r3, [pc, #296]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 030c 	and.w	r3, r3, #12
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00b      	beq.n	8007c76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c5e:	4b47      	ldr	r3, [pc, #284]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007c66:	2b08      	cmp	r3, #8
 8007c68:	d11c      	bne.n	8007ca4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c6a:	4b44      	ldr	r3, [pc, #272]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d116      	bne.n	8007ca4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c76:	4b41      	ldr	r3, [pc, #260]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 0302 	and.w	r3, r3, #2
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d005      	beq.n	8007c8e <HAL_RCC_OscConfig+0x152>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d001      	beq.n	8007c8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e1c7      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c8e:	4b3b      	ldr	r3, [pc, #236]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	00db      	lsls	r3, r3, #3
 8007c9c:	4937      	ldr	r1, [pc, #220]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007ca2:	e03a      	b.n	8007d1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d020      	beq.n	8007cee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007cac:	4b34      	ldr	r3, [pc, #208]	@ (8007d80 <HAL_RCC_OscConfig+0x244>)
 8007cae:	2201      	movs	r2, #1
 8007cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb2:	f7fe fa4f 	bl	8006154 <HAL_GetTick>
 8007cb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cb8:	e008      	b.n	8007ccc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007cba:	f7fe fa4b 	bl	8006154 <HAL_GetTick>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	2b02      	cmp	r3, #2
 8007cc6:	d901      	bls.n	8007ccc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007cc8:	2303      	movs	r3, #3
 8007cca:	e1a8      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0302 	and.w	r3, r3, #2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d0f0      	beq.n	8007cba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cd8:	4b28      	ldr	r3, [pc, #160]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	691b      	ldr	r3, [r3, #16]
 8007ce4:	00db      	lsls	r3, r3, #3
 8007ce6:	4925      	ldr	r1, [pc, #148]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	600b      	str	r3, [r1, #0]
 8007cec:	e015      	b.n	8007d1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007cee:	4b24      	ldr	r3, [pc, #144]	@ (8007d80 <HAL_RCC_OscConfig+0x244>)
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cf4:	f7fe fa2e 	bl	8006154 <HAL_GetTick>
 8007cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cfa:	e008      	b.n	8007d0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007cfc:	f7fe fa2a 	bl	8006154 <HAL_GetTick>
 8007d00:	4602      	mov	r2, r0
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d901      	bls.n	8007d0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e187      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 0302 	and.w	r3, r3, #2
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1f0      	bne.n	8007cfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 0308 	and.w	r3, r3, #8
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d036      	beq.n	8007d94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	695b      	ldr	r3, [r3, #20]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d016      	beq.n	8007d5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d2e:	4b15      	ldr	r3, [pc, #84]	@ (8007d84 <HAL_RCC_OscConfig+0x248>)
 8007d30:	2201      	movs	r2, #1
 8007d32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d34:	f7fe fa0e 	bl	8006154 <HAL_GetTick>
 8007d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d3a:	e008      	b.n	8007d4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d3c:	f7fe fa0a 	bl	8006154 <HAL_GetTick>
 8007d40:	4602      	mov	r2, r0
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d901      	bls.n	8007d4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e167      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007d7c <HAL_RCC_OscConfig+0x240>)
 8007d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d0f0      	beq.n	8007d3c <HAL_RCC_OscConfig+0x200>
 8007d5a:	e01b      	b.n	8007d94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d5c:	4b09      	ldr	r3, [pc, #36]	@ (8007d84 <HAL_RCC_OscConfig+0x248>)
 8007d5e:	2200      	movs	r2, #0
 8007d60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d62:	f7fe f9f7 	bl	8006154 <HAL_GetTick>
 8007d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d68:	e00e      	b.n	8007d88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d6a:	f7fe f9f3 	bl	8006154 <HAL_GetTick>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	1ad3      	subs	r3, r2, r3
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d907      	bls.n	8007d88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	e150      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
 8007d7c:	40023800 	.word	0x40023800
 8007d80:	42470000 	.word	0x42470000
 8007d84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d88:	4b88      	ldr	r3, [pc, #544]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007d8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d8c:	f003 0302 	and.w	r3, r3, #2
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1ea      	bne.n	8007d6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 0304 	and.w	r3, r3, #4
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	f000 8097 	beq.w	8007ed0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007da2:	2300      	movs	r3, #0
 8007da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007da6:	4b81      	ldr	r3, [pc, #516]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d10f      	bne.n	8007dd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007db2:	2300      	movs	r3, #0
 8007db4:	60bb      	str	r3, [r7, #8]
 8007db6:	4b7d      	ldr	r3, [pc, #500]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dba:	4a7c      	ldr	r2, [pc, #496]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007dbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8007dc2:	4b7a      	ldr	r3, [pc, #488]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dca:	60bb      	str	r3, [r7, #8]
 8007dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dd2:	4b77      	ldr	r3, [pc, #476]	@ (8007fb0 <HAL_RCC_OscConfig+0x474>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d118      	bne.n	8007e10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007dde:	4b74      	ldr	r3, [pc, #464]	@ (8007fb0 <HAL_RCC_OscConfig+0x474>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a73      	ldr	r2, [pc, #460]	@ (8007fb0 <HAL_RCC_OscConfig+0x474>)
 8007de4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007de8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007dea:	f7fe f9b3 	bl	8006154 <HAL_GetTick>
 8007dee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007df0:	e008      	b.n	8007e04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007df2:	f7fe f9af 	bl	8006154 <HAL_GetTick>
 8007df6:	4602      	mov	r2, r0
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	1ad3      	subs	r3, r2, r3
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	d901      	bls.n	8007e04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007e00:	2303      	movs	r3, #3
 8007e02:	e10c      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e04:	4b6a      	ldr	r3, [pc, #424]	@ (8007fb0 <HAL_RCC_OscConfig+0x474>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d0f0      	beq.n	8007df2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d106      	bne.n	8007e26 <HAL_RCC_OscConfig+0x2ea>
 8007e18:	4b64      	ldr	r3, [pc, #400]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e1c:	4a63      	ldr	r2, [pc, #396]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e1e:	f043 0301 	orr.w	r3, r3, #1
 8007e22:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e24:	e01c      	b.n	8007e60 <HAL_RCC_OscConfig+0x324>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	2b05      	cmp	r3, #5
 8007e2c:	d10c      	bne.n	8007e48 <HAL_RCC_OscConfig+0x30c>
 8007e2e:	4b5f      	ldr	r3, [pc, #380]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e32:	4a5e      	ldr	r2, [pc, #376]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e34:	f043 0304 	orr.w	r3, r3, #4
 8007e38:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e3a:	4b5c      	ldr	r3, [pc, #368]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e3e:	4a5b      	ldr	r2, [pc, #364]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e40:	f043 0301 	orr.w	r3, r3, #1
 8007e44:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e46:	e00b      	b.n	8007e60 <HAL_RCC_OscConfig+0x324>
 8007e48:	4b58      	ldr	r3, [pc, #352]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e4c:	4a57      	ldr	r2, [pc, #348]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e4e:	f023 0301 	bic.w	r3, r3, #1
 8007e52:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e54:	4b55      	ldr	r3, [pc, #340]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e58:	4a54      	ldr	r2, [pc, #336]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e5a:	f023 0304 	bic.w	r3, r3, #4
 8007e5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d015      	beq.n	8007e94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e68:	f7fe f974 	bl	8006154 <HAL_GetTick>
 8007e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e6e:	e00a      	b.n	8007e86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e70:	f7fe f970 	bl	8006154 <HAL_GetTick>
 8007e74:	4602      	mov	r2, r0
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	1ad3      	subs	r3, r2, r3
 8007e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d901      	bls.n	8007e86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e0cb      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e86:	4b49      	ldr	r3, [pc, #292]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d0ee      	beq.n	8007e70 <HAL_RCC_OscConfig+0x334>
 8007e92:	e014      	b.n	8007ebe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e94:	f7fe f95e 	bl	8006154 <HAL_GetTick>
 8007e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e9a:	e00a      	b.n	8007eb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e9c:	f7fe f95a 	bl	8006154 <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d901      	bls.n	8007eb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	e0b5      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007eb2:	4b3e      	ldr	r3, [pc, #248]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eb6:	f003 0302 	and.w	r3, r3, #2
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d1ee      	bne.n	8007e9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d105      	bne.n	8007ed0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ec4:	4b39      	ldr	r3, [pc, #228]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec8:	4a38      	ldr	r2, [pc, #224]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ece:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	699b      	ldr	r3, [r3, #24]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f000 80a1 	beq.w	800801c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007eda:	4b34      	ldr	r3, [pc, #208]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	f003 030c 	and.w	r3, r3, #12
 8007ee2:	2b08      	cmp	r3, #8
 8007ee4:	d05c      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d141      	bne.n	8007f72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eee:	4b31      	ldr	r3, [pc, #196]	@ (8007fb4 <HAL_RCC_OscConfig+0x478>)
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ef4:	f7fe f92e 	bl	8006154 <HAL_GetTick>
 8007ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007efa:	e008      	b.n	8007f0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007efc:	f7fe f92a 	bl	8006154 <HAL_GetTick>
 8007f00:	4602      	mov	r2, r0
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d901      	bls.n	8007f0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e087      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f0e:	4b27      	ldr	r3, [pc, #156]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d1f0      	bne.n	8007efc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	69da      	ldr	r2, [r3, #28]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a1b      	ldr	r3, [r3, #32]
 8007f22:	431a      	orrs	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f28:	019b      	lsls	r3, r3, #6
 8007f2a:	431a      	orrs	r2, r3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f30:	085b      	lsrs	r3, r3, #1
 8007f32:	3b01      	subs	r3, #1
 8007f34:	041b      	lsls	r3, r3, #16
 8007f36:	431a      	orrs	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3c:	061b      	lsls	r3, r3, #24
 8007f3e:	491b      	ldr	r1, [pc, #108]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f44:	4b1b      	ldr	r3, [pc, #108]	@ (8007fb4 <HAL_RCC_OscConfig+0x478>)
 8007f46:	2201      	movs	r2, #1
 8007f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f4a:	f7fe f903 	bl	8006154 <HAL_GetTick>
 8007f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f50:	e008      	b.n	8007f64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f52:	f7fe f8ff 	bl	8006154 <HAL_GetTick>
 8007f56:	4602      	mov	r2, r0
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d901      	bls.n	8007f64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007f60:	2303      	movs	r3, #3
 8007f62:	e05c      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f64:	4b11      	ldr	r3, [pc, #68]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d0f0      	beq.n	8007f52 <HAL_RCC_OscConfig+0x416>
 8007f70:	e054      	b.n	800801c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f72:	4b10      	ldr	r3, [pc, #64]	@ (8007fb4 <HAL_RCC_OscConfig+0x478>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f78:	f7fe f8ec 	bl	8006154 <HAL_GetTick>
 8007f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f7e:	e008      	b.n	8007f92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f80:	f7fe f8e8 	bl	8006154 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	2b02      	cmp	r3, #2
 8007f8c:	d901      	bls.n	8007f92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007f8e:	2303      	movs	r3, #3
 8007f90:	e045      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f92:	4b06      	ldr	r3, [pc, #24]	@ (8007fac <HAL_RCC_OscConfig+0x470>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d1f0      	bne.n	8007f80 <HAL_RCC_OscConfig+0x444>
 8007f9e:	e03d      	b.n	800801c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	699b      	ldr	r3, [r3, #24]
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d107      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e038      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	40007000 	.word	0x40007000
 8007fb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8008028 <HAL_RCC_OscConfig+0x4ec>)
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d028      	beq.n	8008018 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d121      	bne.n	8008018 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d11a      	bne.n	8008018 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007fe8:	4013      	ands	r3, r2
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007fee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d111      	bne.n	8008018 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffe:	085b      	lsrs	r3, r3, #1
 8008000:	3b01      	subs	r3, #1
 8008002:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008004:	429a      	cmp	r2, r3
 8008006:	d107      	bne.n	8008018 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008012:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008014:	429a      	cmp	r2, r3
 8008016:	d001      	beq.n	800801c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e000      	b.n	800801e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	40023800 	.word	0x40023800

0800802c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d101      	bne.n	8008040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	e0cc      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008040:	4b68      	ldr	r3, [pc, #416]	@ (80081e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 0307 	and.w	r3, r3, #7
 8008048:	683a      	ldr	r2, [r7, #0]
 800804a:	429a      	cmp	r2, r3
 800804c:	d90c      	bls.n	8008068 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800804e:	4b65      	ldr	r3, [pc, #404]	@ (80081e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008050:	683a      	ldr	r2, [r7, #0]
 8008052:	b2d2      	uxtb	r2, r2
 8008054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008056:	4b63      	ldr	r3, [pc, #396]	@ (80081e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0307 	and.w	r3, r3, #7
 800805e:	683a      	ldr	r2, [r7, #0]
 8008060:	429a      	cmp	r2, r3
 8008062:	d001      	beq.n	8008068 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008064:	2301      	movs	r3, #1
 8008066:	e0b8      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b00      	cmp	r3, #0
 8008072:	d020      	beq.n	80080b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 0304 	and.w	r3, r3, #4
 800807c:	2b00      	cmp	r3, #0
 800807e:	d005      	beq.n	800808c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008080:	4b59      	ldr	r3, [pc, #356]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	4a58      	ldr	r2, [pc, #352]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008086:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800808a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f003 0308 	and.w	r3, r3, #8
 8008094:	2b00      	cmp	r3, #0
 8008096:	d005      	beq.n	80080a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008098:	4b53      	ldr	r3, [pc, #332]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	4a52      	ldr	r2, [pc, #328]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 800809e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80080a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80080a4:	4b50      	ldr	r3, [pc, #320]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	494d      	ldr	r1, [pc, #308]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80080b2:	4313      	orrs	r3, r2
 80080b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d044      	beq.n	800814c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d107      	bne.n	80080da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080ca:	4b47      	ldr	r3, [pc, #284]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d119      	bne.n	800810a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e07f      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	2b02      	cmp	r3, #2
 80080e0:	d003      	beq.n	80080ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080e6:	2b03      	cmp	r3, #3
 80080e8:	d107      	bne.n	80080fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080ea:	4b3f      	ldr	r3, [pc, #252]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d109      	bne.n	800810a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e06f      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080fa:	4b3b      	ldr	r3, [pc, #236]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 0302 	and.w	r3, r3, #2
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e067      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800810a:	4b37      	ldr	r3, [pc, #220]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f023 0203 	bic.w	r2, r3, #3
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	4934      	ldr	r1, [pc, #208]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008118:	4313      	orrs	r3, r2
 800811a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800811c:	f7fe f81a 	bl	8006154 <HAL_GetTick>
 8008120:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008122:	e00a      	b.n	800813a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008124:	f7fe f816 	bl	8006154 <HAL_GetTick>
 8008128:	4602      	mov	r2, r0
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008132:	4293      	cmp	r3, r2
 8008134:	d901      	bls.n	800813a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e04f      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800813a:	4b2b      	ldr	r3, [pc, #172]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f003 020c 	and.w	r2, r3, #12
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	429a      	cmp	r2, r3
 800814a:	d1eb      	bne.n	8008124 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800814c:	4b25      	ldr	r3, [pc, #148]	@ (80081e4 <HAL_RCC_ClockConfig+0x1b8>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0307 	and.w	r3, r3, #7
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	429a      	cmp	r2, r3
 8008158:	d20c      	bcs.n	8008174 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800815a:	4b22      	ldr	r3, [pc, #136]	@ (80081e4 <HAL_RCC_ClockConfig+0x1b8>)
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	b2d2      	uxtb	r2, r2
 8008160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008162:	4b20      	ldr	r3, [pc, #128]	@ (80081e4 <HAL_RCC_ClockConfig+0x1b8>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f003 0307 	and.w	r3, r3, #7
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	429a      	cmp	r2, r3
 800816e:	d001      	beq.n	8008174 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008170:	2301      	movs	r3, #1
 8008172:	e032      	b.n	80081da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f003 0304 	and.w	r3, r3, #4
 800817c:	2b00      	cmp	r3, #0
 800817e:	d008      	beq.n	8008192 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008180:	4b19      	ldr	r3, [pc, #100]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	4916      	ldr	r1, [pc, #88]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 800818e:	4313      	orrs	r3, r2
 8008190:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 0308 	and.w	r3, r3, #8
 800819a:	2b00      	cmp	r3, #0
 800819c:	d009      	beq.n	80081b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800819e:	4b12      	ldr	r3, [pc, #72]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	00db      	lsls	r3, r3, #3
 80081ac:	490e      	ldr	r1, [pc, #56]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80081ae:	4313      	orrs	r3, r2
 80081b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80081b2:	f000 f821 	bl	80081f8 <HAL_RCC_GetSysClockFreq>
 80081b6:	4602      	mov	r2, r0
 80081b8:	4b0b      	ldr	r3, [pc, #44]	@ (80081e8 <HAL_RCC_ClockConfig+0x1bc>)
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	091b      	lsrs	r3, r3, #4
 80081be:	f003 030f 	and.w	r3, r3, #15
 80081c2:	490a      	ldr	r1, [pc, #40]	@ (80081ec <HAL_RCC_ClockConfig+0x1c0>)
 80081c4:	5ccb      	ldrb	r3, [r1, r3]
 80081c6:	fa22 f303 	lsr.w	r3, r2, r3
 80081ca:	4a09      	ldr	r2, [pc, #36]	@ (80081f0 <HAL_RCC_ClockConfig+0x1c4>)
 80081cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80081ce:	4b09      	ldr	r3, [pc, #36]	@ (80081f4 <HAL_RCC_ClockConfig+0x1c8>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fd ff7a 	bl	80060cc <HAL_InitTick>

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	40023c00 	.word	0x40023c00
 80081e8:	40023800 	.word	0x40023800
 80081ec:	08011118 	.word	0x08011118
 80081f0:	20000098 	.word	0x20000098
 80081f4:	2000009c 	.word	0x2000009c

080081f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081fc:	b090      	sub	sp, #64	@ 0x40
 80081fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008200:	2300      	movs	r3, #0
 8008202:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008204:	2300      	movs	r3, #0
 8008206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008208:	2300      	movs	r3, #0
 800820a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800820c:	2300      	movs	r3, #0
 800820e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008210:	4b59      	ldr	r3, [pc, #356]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f003 030c 	and.w	r3, r3, #12
 8008218:	2b08      	cmp	r3, #8
 800821a:	d00d      	beq.n	8008238 <HAL_RCC_GetSysClockFreq+0x40>
 800821c:	2b08      	cmp	r3, #8
 800821e:	f200 80a1 	bhi.w	8008364 <HAL_RCC_GetSysClockFreq+0x16c>
 8008222:	2b00      	cmp	r3, #0
 8008224:	d002      	beq.n	800822c <HAL_RCC_GetSysClockFreq+0x34>
 8008226:	2b04      	cmp	r3, #4
 8008228:	d003      	beq.n	8008232 <HAL_RCC_GetSysClockFreq+0x3a>
 800822a:	e09b      	b.n	8008364 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800822c:	4b53      	ldr	r3, [pc, #332]	@ (800837c <HAL_RCC_GetSysClockFreq+0x184>)
 800822e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008230:	e09b      	b.n	800836a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008232:	4b53      	ldr	r3, [pc, #332]	@ (8008380 <HAL_RCC_GetSysClockFreq+0x188>)
 8008234:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008236:	e098      	b.n	800836a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008238:	4b4f      	ldr	r3, [pc, #316]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008240:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008242:	4b4d      	ldr	r3, [pc, #308]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d028      	beq.n	80082a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800824e:	4b4a      	ldr	r3, [pc, #296]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	099b      	lsrs	r3, r3, #6
 8008254:	2200      	movs	r2, #0
 8008256:	623b      	str	r3, [r7, #32]
 8008258:	627a      	str	r2, [r7, #36]	@ 0x24
 800825a:	6a3b      	ldr	r3, [r7, #32]
 800825c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008260:	2100      	movs	r1, #0
 8008262:	4b47      	ldr	r3, [pc, #284]	@ (8008380 <HAL_RCC_GetSysClockFreq+0x188>)
 8008264:	fb03 f201 	mul.w	r2, r3, r1
 8008268:	2300      	movs	r3, #0
 800826a:	fb00 f303 	mul.w	r3, r0, r3
 800826e:	4413      	add	r3, r2
 8008270:	4a43      	ldr	r2, [pc, #268]	@ (8008380 <HAL_RCC_GetSysClockFreq+0x188>)
 8008272:	fba0 1202 	umull	r1, r2, r0, r2
 8008276:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008278:	460a      	mov	r2, r1
 800827a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800827c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800827e:	4413      	add	r3, r2
 8008280:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008284:	2200      	movs	r2, #0
 8008286:	61bb      	str	r3, [r7, #24]
 8008288:	61fa      	str	r2, [r7, #28]
 800828a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800828e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008292:	f7f8 fcf9 	bl	8000c88 <__aeabi_uldivmod>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	4613      	mov	r3, r2
 800829c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800829e:	e053      	b.n	8008348 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082a0:	4b35      	ldr	r3, [pc, #212]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	099b      	lsrs	r3, r3, #6
 80082a6:	2200      	movs	r2, #0
 80082a8:	613b      	str	r3, [r7, #16]
 80082aa:	617a      	str	r2, [r7, #20]
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80082b2:	f04f 0b00 	mov.w	fp, #0
 80082b6:	4652      	mov	r2, sl
 80082b8:	465b      	mov	r3, fp
 80082ba:	f04f 0000 	mov.w	r0, #0
 80082be:	f04f 0100 	mov.w	r1, #0
 80082c2:	0159      	lsls	r1, r3, #5
 80082c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082c8:	0150      	lsls	r0, r2, #5
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	ebb2 080a 	subs.w	r8, r2, sl
 80082d2:	eb63 090b 	sbc.w	r9, r3, fp
 80082d6:	f04f 0200 	mov.w	r2, #0
 80082da:	f04f 0300 	mov.w	r3, #0
 80082de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80082e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80082e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80082ea:	ebb2 0408 	subs.w	r4, r2, r8
 80082ee:	eb63 0509 	sbc.w	r5, r3, r9
 80082f2:	f04f 0200 	mov.w	r2, #0
 80082f6:	f04f 0300 	mov.w	r3, #0
 80082fa:	00eb      	lsls	r3, r5, #3
 80082fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008300:	00e2      	lsls	r2, r4, #3
 8008302:	4614      	mov	r4, r2
 8008304:	461d      	mov	r5, r3
 8008306:	eb14 030a 	adds.w	r3, r4, sl
 800830a:	603b      	str	r3, [r7, #0]
 800830c:	eb45 030b 	adc.w	r3, r5, fp
 8008310:	607b      	str	r3, [r7, #4]
 8008312:	f04f 0200 	mov.w	r2, #0
 8008316:	f04f 0300 	mov.w	r3, #0
 800831a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800831e:	4629      	mov	r1, r5
 8008320:	028b      	lsls	r3, r1, #10
 8008322:	4621      	mov	r1, r4
 8008324:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008328:	4621      	mov	r1, r4
 800832a:	028a      	lsls	r2, r1, #10
 800832c:	4610      	mov	r0, r2
 800832e:	4619      	mov	r1, r3
 8008330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008332:	2200      	movs	r2, #0
 8008334:	60bb      	str	r3, [r7, #8]
 8008336:	60fa      	str	r2, [r7, #12]
 8008338:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800833c:	f7f8 fca4 	bl	8000c88 <__aeabi_uldivmod>
 8008340:	4602      	mov	r2, r0
 8008342:	460b      	mov	r3, r1
 8008344:	4613      	mov	r3, r2
 8008346:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008348:	4b0b      	ldr	r3, [pc, #44]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	0c1b      	lsrs	r3, r3, #16
 800834e:	f003 0303 	and.w	r3, r3, #3
 8008352:	3301      	adds	r3, #1
 8008354:	005b      	lsls	r3, r3, #1
 8008356:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008358:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800835a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008360:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008362:	e002      	b.n	800836a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008364:	4b05      	ldr	r3, [pc, #20]	@ (800837c <HAL_RCC_GetSysClockFreq+0x184>)
 8008366:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800836a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800836c:	4618      	mov	r0, r3
 800836e:	3740      	adds	r7, #64	@ 0x40
 8008370:	46bd      	mov	sp, r7
 8008372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008376:	bf00      	nop
 8008378:	40023800 	.word	0x40023800
 800837c:	00f42400 	.word	0x00f42400
 8008380:	017d7840 	.word	0x017d7840

08008384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008384:	b480      	push	{r7}
 8008386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008388:	4b03      	ldr	r3, [pc, #12]	@ (8008398 <HAL_RCC_GetHCLKFreq+0x14>)
 800838a:	681b      	ldr	r3, [r3, #0]
}
 800838c:	4618      	mov	r0, r3
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	20000098 	.word	0x20000098

0800839c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80083a0:	f7ff fff0 	bl	8008384 <HAL_RCC_GetHCLKFreq>
 80083a4:	4602      	mov	r2, r0
 80083a6:	4b05      	ldr	r3, [pc, #20]	@ (80083bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	0a9b      	lsrs	r3, r3, #10
 80083ac:	f003 0307 	and.w	r3, r3, #7
 80083b0:	4903      	ldr	r1, [pc, #12]	@ (80083c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083b2:	5ccb      	ldrb	r3, [r1, r3]
 80083b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	40023800 	.word	0x40023800
 80083c0:	08011128 	.word	0x08011128

080083c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80083c8:	f7ff ffdc 	bl	8008384 <HAL_RCC_GetHCLKFreq>
 80083cc:	4602      	mov	r2, r0
 80083ce:	4b05      	ldr	r3, [pc, #20]	@ (80083e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	0b5b      	lsrs	r3, r3, #13
 80083d4:	f003 0307 	and.w	r3, r3, #7
 80083d8:	4903      	ldr	r1, [pc, #12]	@ (80083e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80083da:	5ccb      	ldrb	r3, [r1, r3]
 80083dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	40023800 	.word	0x40023800
 80083e8:	08011128 	.word	0x08011128

080083ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e041      	b.n	8008482 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008404:	b2db      	uxtb	r3, r3
 8008406:	2b00      	cmp	r3, #0
 8008408:	d106      	bne.n	8008418 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f7fd f8b2 	bl	800557c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2202      	movs	r2, #2
 800841c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681a      	ldr	r2, [r3, #0]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	3304      	adds	r3, #4
 8008428:	4619      	mov	r1, r3
 800842a:	4610      	mov	r0, r2
 800842c:	f000 feb2 	bl	8009194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
	...

0800848c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b01      	cmp	r3, #1
 800849e:	d001      	beq.n	80084a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e046      	b.n	8008532 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a23      	ldr	r2, [pc, #140]	@ (8008540 <HAL_TIM_Base_Start+0xb4>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d022      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084be:	d01d      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a1f      	ldr	r2, [pc, #124]	@ (8008544 <HAL_TIM_Base_Start+0xb8>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d018      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a1e      	ldr	r2, [pc, #120]	@ (8008548 <HAL_TIM_Base_Start+0xbc>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d013      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a1c      	ldr	r2, [pc, #112]	@ (800854c <HAL_TIM_Base_Start+0xc0>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d00e      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a1b      	ldr	r2, [pc, #108]	@ (8008550 <HAL_TIM_Base_Start+0xc4>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d009      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a19      	ldr	r2, [pc, #100]	@ (8008554 <HAL_TIM_Base_Start+0xc8>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d004      	beq.n	80084fc <HAL_TIM_Base_Start+0x70>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a18      	ldr	r2, [pc, #96]	@ (8008558 <HAL_TIM_Base_Start+0xcc>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d111      	bne.n	8008520 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f003 0307 	and.w	r3, r3, #7
 8008506:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2b06      	cmp	r3, #6
 800850c:	d010      	beq.n	8008530 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f042 0201 	orr.w	r2, r2, #1
 800851c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800851e:	e007      	b.n	8008530 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f042 0201 	orr.w	r2, r2, #1
 800852e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	40010000 	.word	0x40010000
 8008544:	40000400 	.word	0x40000400
 8008548:	40000800 	.word	0x40000800
 800854c:	40000c00 	.word	0x40000c00
 8008550:	40010400 	.word	0x40010400
 8008554:	40014000 	.word	0x40014000
 8008558:	40001800 	.word	0x40001800

0800855c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d101      	bne.n	800856e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e041      	b.n	80085f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b00      	cmp	r3, #0
 8008578:	d106      	bne.n	8008588 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f7fd f904 	bl	8005790 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2202      	movs	r2, #2
 800858c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	3304      	adds	r3, #4
 8008598:	4619      	mov	r1, r3
 800859a:	4610      	mov	r0, r2
 800859c:	f000 fdfa 	bl	8009194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3708      	adds	r7, #8
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
	...

080085fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d109      	bne.n	8008620 <HAL_TIM_PWM_Start+0x24>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008612:	b2db      	uxtb	r3, r3
 8008614:	2b01      	cmp	r3, #1
 8008616:	bf14      	ite	ne
 8008618:	2301      	movne	r3, #1
 800861a:	2300      	moveq	r3, #0
 800861c:	b2db      	uxtb	r3, r3
 800861e:	e022      	b.n	8008666 <HAL_TIM_PWM_Start+0x6a>
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	2b04      	cmp	r3, #4
 8008624:	d109      	bne.n	800863a <HAL_TIM_PWM_Start+0x3e>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b01      	cmp	r3, #1
 8008630:	bf14      	ite	ne
 8008632:	2301      	movne	r3, #1
 8008634:	2300      	moveq	r3, #0
 8008636:	b2db      	uxtb	r3, r3
 8008638:	e015      	b.n	8008666 <HAL_TIM_PWM_Start+0x6a>
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b08      	cmp	r3, #8
 800863e:	d109      	bne.n	8008654 <HAL_TIM_PWM_Start+0x58>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b01      	cmp	r3, #1
 800864a:	bf14      	ite	ne
 800864c:	2301      	movne	r3, #1
 800864e:	2300      	moveq	r3, #0
 8008650:	b2db      	uxtb	r3, r3
 8008652:	e008      	b.n	8008666 <HAL_TIM_PWM_Start+0x6a>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800865a:	b2db      	uxtb	r3, r3
 800865c:	2b01      	cmp	r3, #1
 800865e:	bf14      	ite	ne
 8008660:	2301      	movne	r3, #1
 8008662:	2300      	moveq	r3, #0
 8008664:	b2db      	uxtb	r3, r3
 8008666:	2b00      	cmp	r3, #0
 8008668:	d001      	beq.n	800866e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e07c      	b.n	8008768 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d104      	bne.n	800867e <HAL_TIM_PWM_Start+0x82>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2202      	movs	r2, #2
 8008678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800867c:	e013      	b.n	80086a6 <HAL_TIM_PWM_Start+0xaa>
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	2b04      	cmp	r3, #4
 8008682:	d104      	bne.n	800868e <HAL_TIM_PWM_Start+0x92>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2202      	movs	r2, #2
 8008688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800868c:	e00b      	b.n	80086a6 <HAL_TIM_PWM_Start+0xaa>
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	2b08      	cmp	r3, #8
 8008692:	d104      	bne.n	800869e <HAL_TIM_PWM_Start+0xa2>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2202      	movs	r2, #2
 8008698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800869c:	e003      	b.n	80086a6 <HAL_TIM_PWM_Start+0xaa>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2202      	movs	r2, #2
 80086a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2201      	movs	r2, #1
 80086ac:	6839      	ldr	r1, [r7, #0]
 80086ae:	4618      	mov	r0, r3
 80086b0:	f001 f98a 	bl	80099c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a2d      	ldr	r2, [pc, #180]	@ (8008770 <HAL_TIM_PWM_Start+0x174>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d004      	beq.n	80086c8 <HAL_TIM_PWM_Start+0xcc>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a2c      	ldr	r2, [pc, #176]	@ (8008774 <HAL_TIM_PWM_Start+0x178>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d101      	bne.n	80086cc <HAL_TIM_PWM_Start+0xd0>
 80086c8:	2301      	movs	r3, #1
 80086ca:	e000      	b.n	80086ce <HAL_TIM_PWM_Start+0xd2>
 80086cc:	2300      	movs	r3, #0
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d007      	beq.n	80086e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80086e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a22      	ldr	r2, [pc, #136]	@ (8008770 <HAL_TIM_PWM_Start+0x174>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d022      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086f4:	d01d      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a1f      	ldr	r2, [pc, #124]	@ (8008778 <HAL_TIM_PWM_Start+0x17c>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d018      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a1d      	ldr	r2, [pc, #116]	@ (800877c <HAL_TIM_PWM_Start+0x180>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d013      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a1c      	ldr	r2, [pc, #112]	@ (8008780 <HAL_TIM_PWM_Start+0x184>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d00e      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a16      	ldr	r2, [pc, #88]	@ (8008774 <HAL_TIM_PWM_Start+0x178>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d009      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a18      	ldr	r2, [pc, #96]	@ (8008784 <HAL_TIM_PWM_Start+0x188>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d004      	beq.n	8008732 <HAL_TIM_PWM_Start+0x136>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a16      	ldr	r2, [pc, #88]	@ (8008788 <HAL_TIM_PWM_Start+0x18c>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d111      	bne.n	8008756 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f003 0307 	and.w	r3, r3, #7
 800873c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2b06      	cmp	r3, #6
 8008742:	d010      	beq.n	8008766 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0201 	orr.w	r2, r2, #1
 8008752:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008754:	e007      	b.n	8008766 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f042 0201 	orr.w	r2, r2, #1
 8008764:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}
 8008770:	40010000 	.word	0x40010000
 8008774:	40010400 	.word	0x40010400
 8008778:	40000400 	.word	0x40000400
 800877c:	40000800 	.word	0x40000800
 8008780:	40000c00 	.word	0x40000c00
 8008784:	40014000 	.word	0x40014000
 8008788:	40001800 	.word	0x40001800

0800878c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d101      	bne.n	800879e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e041      	b.n	8008822 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d106      	bne.n	80087b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 f839 	bl	800882a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	3304      	adds	r3, #4
 80087c8:	4619      	mov	r1, r3
 80087ca:	4610      	mov	r0, r2
 80087cc:	f000 fce2 	bl	8009194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2201      	movs	r2, #1
 8008804:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2201      	movs	r2, #1
 800880c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2201      	movs	r2, #1
 8008814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3708      	adds	r7, #8
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008832:	bf00      	nop
 8008834:	370c      	adds	r7, #12
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr
	...

08008840 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800884a:	2300      	movs	r3, #0
 800884c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d104      	bne.n	800885e <HAL_TIM_IC_Start_IT+0x1e>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800885a:	b2db      	uxtb	r3, r3
 800885c:	e013      	b.n	8008886 <HAL_TIM_IC_Start_IT+0x46>
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	2b04      	cmp	r3, #4
 8008862:	d104      	bne.n	800886e <HAL_TIM_IC_Start_IT+0x2e>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800886a:	b2db      	uxtb	r3, r3
 800886c:	e00b      	b.n	8008886 <HAL_TIM_IC_Start_IT+0x46>
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	2b08      	cmp	r3, #8
 8008872:	d104      	bne.n	800887e <HAL_TIM_IC_Start_IT+0x3e>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800887a:	b2db      	uxtb	r3, r3
 800887c:	e003      	b.n	8008886 <HAL_TIM_IC_Start_IT+0x46>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008884:	b2db      	uxtb	r3, r3
 8008886:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d104      	bne.n	8008898 <HAL_TIM_IC_Start_IT+0x58>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008894:	b2db      	uxtb	r3, r3
 8008896:	e013      	b.n	80088c0 <HAL_TIM_IC_Start_IT+0x80>
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	2b04      	cmp	r3, #4
 800889c:	d104      	bne.n	80088a8 <HAL_TIM_IC_Start_IT+0x68>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	e00b      	b.n	80088c0 <HAL_TIM_IC_Start_IT+0x80>
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	2b08      	cmp	r3, #8
 80088ac:	d104      	bne.n	80088b8 <HAL_TIM_IC_Start_IT+0x78>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	e003      	b.n	80088c0 <HAL_TIM_IC_Start_IT+0x80>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80088c2:	7bbb      	ldrb	r3, [r7, #14]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d102      	bne.n	80088ce <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80088c8:	7b7b      	ldrb	r3, [r7, #13]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d001      	beq.n	80088d2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e0cc      	b.n	8008a6c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d104      	bne.n	80088e2 <HAL_TIM_IC_Start_IT+0xa2>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2202      	movs	r2, #2
 80088dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088e0:	e013      	b.n	800890a <HAL_TIM_IC_Start_IT+0xca>
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	d104      	bne.n	80088f2 <HAL_TIM_IC_Start_IT+0xb2>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088f0:	e00b      	b.n	800890a <HAL_TIM_IC_Start_IT+0xca>
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	2b08      	cmp	r3, #8
 80088f6:	d104      	bne.n	8008902 <HAL_TIM_IC_Start_IT+0xc2>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2202      	movs	r2, #2
 80088fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008900:	e003      	b.n	800890a <HAL_TIM_IC_Start_IT+0xca>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2202      	movs	r2, #2
 8008906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d104      	bne.n	800891a <HAL_TIM_IC_Start_IT+0xda>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2202      	movs	r2, #2
 8008914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008918:	e013      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x102>
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	2b04      	cmp	r3, #4
 800891e:	d104      	bne.n	800892a <HAL_TIM_IC_Start_IT+0xea>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2202      	movs	r2, #2
 8008924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008928:	e00b      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x102>
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	2b08      	cmp	r3, #8
 800892e:	d104      	bne.n	800893a <HAL_TIM_IC_Start_IT+0xfa>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2202      	movs	r2, #2
 8008934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008938:	e003      	b.n	8008942 <HAL_TIM_IC_Start_IT+0x102>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2202      	movs	r2, #2
 800893e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	2b0c      	cmp	r3, #12
 8008946:	d841      	bhi.n	80089cc <HAL_TIM_IC_Start_IT+0x18c>
 8008948:	a201      	add	r2, pc, #4	@ (adr r2, 8008950 <HAL_TIM_IC_Start_IT+0x110>)
 800894a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800894e:	bf00      	nop
 8008950:	08008985 	.word	0x08008985
 8008954:	080089cd 	.word	0x080089cd
 8008958:	080089cd 	.word	0x080089cd
 800895c:	080089cd 	.word	0x080089cd
 8008960:	08008997 	.word	0x08008997
 8008964:	080089cd 	.word	0x080089cd
 8008968:	080089cd 	.word	0x080089cd
 800896c:	080089cd 	.word	0x080089cd
 8008970:	080089a9 	.word	0x080089a9
 8008974:	080089cd 	.word	0x080089cd
 8008978:	080089cd 	.word	0x080089cd
 800897c:	080089cd 	.word	0x080089cd
 8008980:	080089bb 	.word	0x080089bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68da      	ldr	r2, [r3, #12]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f042 0202 	orr.w	r2, r2, #2
 8008992:	60da      	str	r2, [r3, #12]
      break;
 8008994:	e01d      	b.n	80089d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68da      	ldr	r2, [r3, #12]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f042 0204 	orr.w	r2, r2, #4
 80089a4:	60da      	str	r2, [r3, #12]
      break;
 80089a6:	e014      	b.n	80089d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68da      	ldr	r2, [r3, #12]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f042 0208 	orr.w	r2, r2, #8
 80089b6:	60da      	str	r2, [r3, #12]
      break;
 80089b8:	e00b      	b.n	80089d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68da      	ldr	r2, [r3, #12]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f042 0210 	orr.w	r2, r2, #16
 80089c8:	60da      	str	r2, [r3, #12]
      break;
 80089ca:	e002      	b.n	80089d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	73fb      	strb	r3, [r7, #15]
      break;
 80089d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80089d2:	7bfb      	ldrb	r3, [r7, #15]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d148      	bne.n	8008a6a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	2201      	movs	r2, #1
 80089de:	6839      	ldr	r1, [r7, #0]
 80089e0:	4618      	mov	r0, r3
 80089e2:	f000 fff1 	bl	80099c8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a22      	ldr	r2, [pc, #136]	@ (8008a74 <HAL_TIM_IC_Start_IT+0x234>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d022      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089f8:	d01d      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008a78 <HAL_TIM_IC_Start_IT+0x238>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d018      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a1c      	ldr	r2, [pc, #112]	@ (8008a7c <HAL_TIM_IC_Start_IT+0x23c>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d013      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a1b      	ldr	r2, [pc, #108]	@ (8008a80 <HAL_TIM_IC_Start_IT+0x240>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d00e      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a19      	ldr	r2, [pc, #100]	@ (8008a84 <HAL_TIM_IC_Start_IT+0x244>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d009      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a18      	ldr	r2, [pc, #96]	@ (8008a88 <HAL_TIM_IC_Start_IT+0x248>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d004      	beq.n	8008a36 <HAL_TIM_IC_Start_IT+0x1f6>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a16      	ldr	r2, [pc, #88]	@ (8008a8c <HAL_TIM_IC_Start_IT+0x24c>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d111      	bne.n	8008a5a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	f003 0307 	and.w	r3, r3, #7
 8008a40:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	2b06      	cmp	r3, #6
 8008a46:	d010      	beq.n	8008a6a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f042 0201 	orr.w	r2, r2, #1
 8008a56:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a58:	e007      	b.n	8008a6a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f042 0201 	orr.w	r2, r2, #1
 8008a68:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	40010000 	.word	0x40010000
 8008a78:	40000400 	.word	0x40000400
 8008a7c:	40000800 	.word	0x40000800
 8008a80:	40000c00 	.word	0x40000c00
 8008a84:	40010400 	.word	0x40010400
 8008a88:	40014000 	.word	0x40014000
 8008a8c:	40001800 	.word	0x40001800

08008a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	f003 0302 	and.w	r3, r3, #2
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d020      	beq.n	8008af4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f003 0302 	and.w	r3, r3, #2
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d01b      	beq.n	8008af4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f06f 0202 	mvn.w	r2, #2
 8008ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	699b      	ldr	r3, [r3, #24]
 8008ad2:	f003 0303 	and.w	r3, r3, #3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d003      	beq.n	8008ae2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7fb fa80 	bl	8003fe0 <HAL_TIM_IC_CaptureCallback>
 8008ae0:	e005      	b.n	8008aee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 fb38 	bl	8009158 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 fb3f 	bl	800916c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	f003 0304 	and.w	r3, r3, #4
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d020      	beq.n	8008b40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f003 0304 	and.w	r3, r3, #4
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d01b      	beq.n	8008b40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f06f 0204 	mvn.w	r2, #4
 8008b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2202      	movs	r2, #2
 8008b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	699b      	ldr	r3, [r3, #24]
 8008b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d003      	beq.n	8008b2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f7fb fa5a 	bl	8003fe0 <HAL_TIM_IC_CaptureCallback>
 8008b2c:	e005      	b.n	8008b3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fb12 	bl	8009158 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 fb19 	bl	800916c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	f003 0308 	and.w	r3, r3, #8
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d020      	beq.n	8008b8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f003 0308 	and.w	r3, r3, #8
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d01b      	beq.n	8008b8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f06f 0208 	mvn.w	r2, #8
 8008b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2204      	movs	r2, #4
 8008b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	69db      	ldr	r3, [r3, #28]
 8008b6a:	f003 0303 	and.w	r3, r3, #3
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d003      	beq.n	8008b7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f7fb fa34 	bl	8003fe0 <HAL_TIM_IC_CaptureCallback>
 8008b78:	e005      	b.n	8008b86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 faec 	bl	8009158 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 faf3 	bl	800916c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	f003 0310 	and.w	r3, r3, #16
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d020      	beq.n	8008bd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f003 0310 	and.w	r3, r3, #16
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01b      	beq.n	8008bd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f06f 0210 	mvn.w	r2, #16
 8008ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2208      	movs	r2, #8
 8008bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f7fb fa0e 	bl	8003fe0 <HAL_TIM_IC_CaptureCallback>
 8008bc4:	e005      	b.n	8008bd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 fac6 	bl	8009158 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 facd 	bl	800916c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	f003 0301 	and.w	r3, r3, #1
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00c      	beq.n	8008bfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d007      	beq.n	8008bfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f06f 0201 	mvn.w	r2, #1
 8008bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 faa4 	bl	8009144 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00c      	beq.n	8008c20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d007      	beq.n	8008c20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 ff80 	bl	8009b20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00c      	beq.n	8008c44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d007      	beq.n	8008c44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fa9e 	bl	8009180 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	f003 0320 	and.w	r3, r3, #32
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00c      	beq.n	8008c68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f003 0320 	and.w	r3, r3, #32
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d007      	beq.n	8008c68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f06f 0220 	mvn.w	r2, #32
 8008c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 ff52 	bl	8009b0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c68:	bf00      	nop
 8008c6a:	3710      	adds	r7, #16
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b086      	sub	sp, #24
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d101      	bne.n	8008c8e <HAL_TIM_IC_ConfigChannel+0x1e>
 8008c8a:	2302      	movs	r3, #2
 8008c8c:	e088      	b.n	8008da0 <HAL_TIM_IC_ConfigChannel+0x130>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2201      	movs	r2, #1
 8008c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d11b      	bne.n	8008cd4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008cac:	f000 fcc8 	bl	8009640 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	699a      	ldr	r2, [r3, #24]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f022 020c 	bic.w	r2, r2, #12
 8008cbe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	6999      	ldr	r1, [r3, #24]
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	689a      	ldr	r2, [r3, #8]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	430a      	orrs	r2, r1
 8008cd0:	619a      	str	r2, [r3, #24]
 8008cd2:	e060      	b.n	8008d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b04      	cmp	r3, #4
 8008cd8:	d11c      	bne.n	8008d14 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008cea:	f000 fd4c 	bl	8009786 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	699a      	ldr	r2, [r3, #24]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008cfc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6999      	ldr	r1, [r3, #24]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	021a      	lsls	r2, r3, #8
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	619a      	str	r2, [r3, #24]
 8008d12:	e040      	b.n	8008d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b08      	cmp	r3, #8
 8008d18:	d11b      	bne.n	8008d52 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008d2a:	f000 fd99 	bl	8009860 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	69da      	ldr	r2, [r3, #28]
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f022 020c 	bic.w	r2, r2, #12
 8008d3c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	69d9      	ldr	r1, [r3, #28]
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	689a      	ldr	r2, [r3, #8]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	430a      	orrs	r2, r1
 8008d4e:	61da      	str	r2, [r3, #28]
 8008d50:	e021      	b.n	8008d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2b0c      	cmp	r3, #12
 8008d56:	d11c      	bne.n	8008d92 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008d68:	f000 fdb6 	bl	80098d8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	69da      	ldr	r2, [r3, #28]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008d7a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	69d9      	ldr	r1, [r3, #28]
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	021a      	lsls	r2, r3, #8
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	430a      	orrs	r2, r1
 8008d8e:	61da      	str	r2, [r3, #28]
 8008d90:	e001      	b.n	8008d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3718      	adds	r7, #24
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008db4:	2300      	movs	r3, #0
 8008db6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d101      	bne.n	8008dc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	e0ae      	b.n	8008f24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2b0c      	cmp	r3, #12
 8008dd2:	f200 809f 	bhi.w	8008f14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ddc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ddc:	08008e11 	.word	0x08008e11
 8008de0:	08008f15 	.word	0x08008f15
 8008de4:	08008f15 	.word	0x08008f15
 8008de8:	08008f15 	.word	0x08008f15
 8008dec:	08008e51 	.word	0x08008e51
 8008df0:	08008f15 	.word	0x08008f15
 8008df4:	08008f15 	.word	0x08008f15
 8008df8:	08008f15 	.word	0x08008f15
 8008dfc:	08008e93 	.word	0x08008e93
 8008e00:	08008f15 	.word	0x08008f15
 8008e04:	08008f15 	.word	0x08008f15
 8008e08:	08008f15 	.word	0x08008f15
 8008e0c:	08008ed3 	.word	0x08008ed3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	68b9      	ldr	r1, [r7, #8]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fa62 	bl	80092e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	699a      	ldr	r2, [r3, #24]
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f042 0208 	orr.w	r2, r2, #8
 8008e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	699a      	ldr	r2, [r3, #24]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f022 0204 	bic.w	r2, r2, #4
 8008e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	6999      	ldr	r1, [r3, #24]
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	691a      	ldr	r2, [r3, #16]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	430a      	orrs	r2, r1
 8008e4c:	619a      	str	r2, [r3, #24]
      break;
 8008e4e:	e064      	b.n	8008f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68b9      	ldr	r1, [r7, #8]
 8008e56:	4618      	mov	r0, r3
 8008e58:	f000 fab2 	bl	80093c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	699a      	ldr	r2, [r3, #24]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	699a      	ldr	r2, [r3, #24]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	6999      	ldr	r1, [r3, #24]
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	021a      	lsls	r2, r3, #8
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	430a      	orrs	r2, r1
 8008e8e:	619a      	str	r2, [r3, #24]
      break;
 8008e90:	e043      	b.n	8008f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	68b9      	ldr	r1, [r7, #8]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f000 fb07 	bl	80094ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	69da      	ldr	r2, [r3, #28]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f042 0208 	orr.w	r2, r2, #8
 8008eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	69da      	ldr	r2, [r3, #28]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f022 0204 	bic.w	r2, r2, #4
 8008ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	69d9      	ldr	r1, [r3, #28]
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	691a      	ldr	r2, [r3, #16]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	61da      	str	r2, [r3, #28]
      break;
 8008ed0:	e023      	b.n	8008f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68b9      	ldr	r1, [r7, #8]
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f000 fb5b 	bl	8009594 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	69da      	ldr	r2, [r3, #28]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	69da      	ldr	r2, [r3, #28]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	69d9      	ldr	r1, [r3, #28]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	021a      	lsls	r2, r3, #8
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	430a      	orrs	r2, r1
 8008f10:	61da      	str	r2, [r3, #28]
      break;
 8008f12:	e002      	b.n	8008f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008f14:	2301      	movs	r3, #1
 8008f16:	75fb      	strb	r3, [r7, #23]
      break;
 8008f18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3718      	adds	r7, #24
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d101      	bne.n	8008f48 <HAL_TIM_ConfigClockSource+0x1c>
 8008f44:	2302      	movs	r3, #2
 8008f46:	e0b4      	b.n	80090b2 <HAL_TIM_ConfigClockSource+0x186>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2202      	movs	r2, #2
 8008f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f80:	d03e      	beq.n	8009000 <HAL_TIM_ConfigClockSource+0xd4>
 8008f82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f86:	f200 8087 	bhi.w	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008f8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f8e:	f000 8086 	beq.w	800909e <HAL_TIM_ConfigClockSource+0x172>
 8008f92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f96:	d87f      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008f98:	2b70      	cmp	r3, #112	@ 0x70
 8008f9a:	d01a      	beq.n	8008fd2 <HAL_TIM_ConfigClockSource+0xa6>
 8008f9c:	2b70      	cmp	r3, #112	@ 0x70
 8008f9e:	d87b      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008fa0:	2b60      	cmp	r3, #96	@ 0x60
 8008fa2:	d050      	beq.n	8009046 <HAL_TIM_ConfigClockSource+0x11a>
 8008fa4:	2b60      	cmp	r3, #96	@ 0x60
 8008fa6:	d877      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008fa8:	2b50      	cmp	r3, #80	@ 0x50
 8008faa:	d03c      	beq.n	8009026 <HAL_TIM_ConfigClockSource+0xfa>
 8008fac:	2b50      	cmp	r3, #80	@ 0x50
 8008fae:	d873      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008fb0:	2b40      	cmp	r3, #64	@ 0x40
 8008fb2:	d058      	beq.n	8009066 <HAL_TIM_ConfigClockSource+0x13a>
 8008fb4:	2b40      	cmp	r3, #64	@ 0x40
 8008fb6:	d86f      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008fb8:	2b30      	cmp	r3, #48	@ 0x30
 8008fba:	d064      	beq.n	8009086 <HAL_TIM_ConfigClockSource+0x15a>
 8008fbc:	2b30      	cmp	r3, #48	@ 0x30
 8008fbe:	d86b      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008fc0:	2b20      	cmp	r3, #32
 8008fc2:	d060      	beq.n	8009086 <HAL_TIM_ConfigClockSource+0x15a>
 8008fc4:	2b20      	cmp	r3, #32
 8008fc6:	d867      	bhi.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d05c      	beq.n	8009086 <HAL_TIM_ConfigClockSource+0x15a>
 8008fcc:	2b10      	cmp	r3, #16
 8008fce:	d05a      	beq.n	8009086 <HAL_TIM_ConfigClockSource+0x15a>
 8008fd0:	e062      	b.n	8009098 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fe2:	f000 fcd1 	bl	8009988 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008ff4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68ba      	ldr	r2, [r7, #8]
 8008ffc:	609a      	str	r2, [r3, #8]
      break;
 8008ffe:	e04f      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009010:	f000 fcba 	bl	8009988 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	689a      	ldr	r2, [r3, #8]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009022:	609a      	str	r2, [r3, #8]
      break;
 8009024:	e03c      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009032:	461a      	mov	r2, r3
 8009034:	f000 fb78 	bl	8009728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2150      	movs	r1, #80	@ 0x50
 800903e:	4618      	mov	r0, r3
 8009040:	f000 fc87 	bl	8009952 <TIM_ITRx_SetConfig>
      break;
 8009044:	e02c      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009052:	461a      	mov	r2, r3
 8009054:	f000 fbd4 	bl	8009800 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2160      	movs	r1, #96	@ 0x60
 800905e:	4618      	mov	r0, r3
 8009060:	f000 fc77 	bl	8009952 <TIM_ITRx_SetConfig>
      break;
 8009064:	e01c      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009072:	461a      	mov	r2, r3
 8009074:	f000 fb58 	bl	8009728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2140      	movs	r1, #64	@ 0x40
 800907e:	4618      	mov	r0, r3
 8009080:	f000 fc67 	bl	8009952 <TIM_ITRx_SetConfig>
      break;
 8009084:	e00c      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4619      	mov	r1, r3
 8009090:	4610      	mov	r0, r2
 8009092:	f000 fc5e 	bl	8009952 <TIM_ITRx_SetConfig>
      break;
 8009096:	e003      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	73fb      	strb	r3, [r7, #15]
      break;
 800909c:	e000      	b.n	80090a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800909e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3710      	adds	r7, #16
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
	...

080090bc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80090bc:	b480      	push	{r7}
 80090be:	b085      	sub	sp, #20
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80090c6:	2300      	movs	r3, #0
 80090c8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b0c      	cmp	r3, #12
 80090ce:	d831      	bhi.n	8009134 <HAL_TIM_ReadCapturedValue+0x78>
 80090d0:	a201      	add	r2, pc, #4	@ (adr r2, 80090d8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80090d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090d6:	bf00      	nop
 80090d8:	0800910d 	.word	0x0800910d
 80090dc:	08009135 	.word	0x08009135
 80090e0:	08009135 	.word	0x08009135
 80090e4:	08009135 	.word	0x08009135
 80090e8:	08009117 	.word	0x08009117
 80090ec:	08009135 	.word	0x08009135
 80090f0:	08009135 	.word	0x08009135
 80090f4:	08009135 	.word	0x08009135
 80090f8:	08009121 	.word	0x08009121
 80090fc:	08009135 	.word	0x08009135
 8009100:	08009135 	.word	0x08009135
 8009104:	08009135 	.word	0x08009135
 8009108:	0800912b 	.word	0x0800912b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009112:	60fb      	str	r3, [r7, #12]

      break;
 8009114:	e00f      	b.n	8009136 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800911c:	60fb      	str	r3, [r7, #12]

      break;
 800911e:	e00a      	b.n	8009136 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009126:	60fb      	str	r3, [r7, #12]

      break;
 8009128:	e005      	b.n	8009136 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009130:	60fb      	str	r3, [r7, #12]

      break;
 8009132:	e000      	b.n	8009136 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009134:	bf00      	nop
  }

  return tmpreg;
 8009136:	68fb      	ldr	r3, [r7, #12]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3714      	adds	r7, #20
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800914c:	bf00      	nop
 800914e:	370c      	adds	r7, #12
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009194:	b480      	push	{r7}
 8009196:	b085      	sub	sp, #20
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a43      	ldr	r2, [pc, #268]	@ (80092b4 <TIM_Base_SetConfig+0x120>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d013      	beq.n	80091d4 <TIM_Base_SetConfig+0x40>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091b2:	d00f      	beq.n	80091d4 <TIM_Base_SetConfig+0x40>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a40      	ldr	r2, [pc, #256]	@ (80092b8 <TIM_Base_SetConfig+0x124>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d00b      	beq.n	80091d4 <TIM_Base_SetConfig+0x40>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a3f      	ldr	r2, [pc, #252]	@ (80092bc <TIM_Base_SetConfig+0x128>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d007      	beq.n	80091d4 <TIM_Base_SetConfig+0x40>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	4a3e      	ldr	r2, [pc, #248]	@ (80092c0 <TIM_Base_SetConfig+0x12c>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d003      	beq.n	80091d4 <TIM_Base_SetConfig+0x40>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	4a3d      	ldr	r2, [pc, #244]	@ (80092c4 <TIM_Base_SetConfig+0x130>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d108      	bne.n	80091e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	68fa      	ldr	r2, [r7, #12]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a32      	ldr	r2, [pc, #200]	@ (80092b4 <TIM_Base_SetConfig+0x120>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d02b      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091f4:	d027      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a2f      	ldr	r2, [pc, #188]	@ (80092b8 <TIM_Base_SetConfig+0x124>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d023      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a2e      	ldr	r2, [pc, #184]	@ (80092bc <TIM_Base_SetConfig+0x128>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d01f      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4a2d      	ldr	r2, [pc, #180]	@ (80092c0 <TIM_Base_SetConfig+0x12c>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d01b      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4a2c      	ldr	r2, [pc, #176]	@ (80092c4 <TIM_Base_SetConfig+0x130>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d017      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a2b      	ldr	r2, [pc, #172]	@ (80092c8 <TIM_Base_SetConfig+0x134>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d013      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a2a      	ldr	r2, [pc, #168]	@ (80092cc <TIM_Base_SetConfig+0x138>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d00f      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a29      	ldr	r2, [pc, #164]	@ (80092d0 <TIM_Base_SetConfig+0x13c>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d00b      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a28      	ldr	r2, [pc, #160]	@ (80092d4 <TIM_Base_SetConfig+0x140>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d007      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a27      	ldr	r2, [pc, #156]	@ (80092d8 <TIM_Base_SetConfig+0x144>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d003      	beq.n	8009246 <TIM_Base_SetConfig+0xb2>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a26      	ldr	r2, [pc, #152]	@ (80092dc <TIM_Base_SetConfig+0x148>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d108      	bne.n	8009258 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800924c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4313      	orrs	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	4313      	orrs	r3, r2
 8009264:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	689a      	ldr	r2, [r3, #8]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	4a0e      	ldr	r2, [pc, #56]	@ (80092b4 <TIM_Base_SetConfig+0x120>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d003      	beq.n	8009286 <TIM_Base_SetConfig+0xf2>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	4a10      	ldr	r2, [pc, #64]	@ (80092c4 <TIM_Base_SetConfig+0x130>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d103      	bne.n	800928e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	691a      	ldr	r2, [r3, #16]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f043 0204 	orr.w	r2, r3, #4
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2201      	movs	r2, #1
 800929e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	601a      	str	r2, [r3, #0]
}
 80092a6:	bf00      	nop
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr
 80092b2:	bf00      	nop
 80092b4:	40010000 	.word	0x40010000
 80092b8:	40000400 	.word	0x40000400
 80092bc:	40000800 	.word	0x40000800
 80092c0:	40000c00 	.word	0x40000c00
 80092c4:	40010400 	.word	0x40010400
 80092c8:	40014000 	.word	0x40014000
 80092cc:	40014400 	.word	0x40014400
 80092d0:	40014800 	.word	0x40014800
 80092d4:	40001800 	.word	0x40001800
 80092d8:	40001c00 	.word	0x40001c00
 80092dc:	40002000 	.word	0x40002000

080092e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a1b      	ldr	r3, [r3, #32]
 80092ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	f023 0201 	bic.w	r2, r3, #1
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	699b      	ldr	r3, [r3, #24]
 8009306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800930e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f023 0303 	bic.w	r3, r3, #3
 8009316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	4313      	orrs	r3, r2
 8009320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	f023 0302 	bic.w	r3, r3, #2
 8009328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	697a      	ldr	r2, [r7, #20]
 8009330:	4313      	orrs	r3, r2
 8009332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	4a20      	ldr	r2, [pc, #128]	@ (80093b8 <TIM_OC1_SetConfig+0xd8>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d003      	beq.n	8009344 <TIM_OC1_SetConfig+0x64>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	4a1f      	ldr	r2, [pc, #124]	@ (80093bc <TIM_OC1_SetConfig+0xdc>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d10c      	bne.n	800935e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	f023 0308 	bic.w	r3, r3, #8
 800934a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	697a      	ldr	r2, [r7, #20]
 8009352:	4313      	orrs	r3, r2
 8009354:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	f023 0304 	bic.w	r3, r3, #4
 800935c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a15      	ldr	r2, [pc, #84]	@ (80093b8 <TIM_OC1_SetConfig+0xd8>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d003      	beq.n	800936e <TIM_OC1_SetConfig+0x8e>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a14      	ldr	r2, [pc, #80]	@ (80093bc <TIM_OC1_SetConfig+0xdc>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d111      	bne.n	8009392 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009374:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800937c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	695b      	ldr	r3, [r3, #20]
 8009382:	693a      	ldr	r2, [r7, #16]
 8009384:	4313      	orrs	r3, r2
 8009386:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	699b      	ldr	r3, [r3, #24]
 800938c:	693a      	ldr	r2, [r7, #16]
 800938e:	4313      	orrs	r3, r2
 8009390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	685a      	ldr	r2, [r3, #4]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	621a      	str	r2, [r3, #32]
}
 80093ac:	bf00      	nop
 80093ae:	371c      	adds	r7, #28
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr
 80093b8:	40010000 	.word	0x40010000
 80093bc:	40010400 	.word	0x40010400

080093c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b087      	sub	sp, #28
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6a1b      	ldr	r3, [r3, #32]
 80093ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
 80093d4:	f023 0210 	bic.w	r2, r3, #16
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	699b      	ldr	r3, [r3, #24]
 80093e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	021b      	lsls	r3, r3, #8
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	4313      	orrs	r3, r2
 8009402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	f023 0320 	bic.w	r3, r3, #32
 800940a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	011b      	lsls	r3, r3, #4
 8009412:	697a      	ldr	r2, [r7, #20]
 8009414:	4313      	orrs	r3, r2
 8009416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	4a22      	ldr	r2, [pc, #136]	@ (80094a4 <TIM_OC2_SetConfig+0xe4>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d003      	beq.n	8009428 <TIM_OC2_SetConfig+0x68>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	4a21      	ldr	r2, [pc, #132]	@ (80094a8 <TIM_OC2_SetConfig+0xe8>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d10d      	bne.n	8009444 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800942e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	011b      	lsls	r3, r3, #4
 8009436:	697a      	ldr	r2, [r7, #20]
 8009438:	4313      	orrs	r3, r2
 800943a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009442:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a17      	ldr	r2, [pc, #92]	@ (80094a4 <TIM_OC2_SetConfig+0xe4>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d003      	beq.n	8009454 <TIM_OC2_SetConfig+0x94>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a16      	ldr	r2, [pc, #88]	@ (80094a8 <TIM_OC2_SetConfig+0xe8>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d113      	bne.n	800947c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800945a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009462:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	695b      	ldr	r3, [r3, #20]
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	4313      	orrs	r3, r2
 800946e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	699b      	ldr	r3, [r3, #24]
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	693a      	ldr	r2, [r7, #16]
 8009478:	4313      	orrs	r3, r2
 800947a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	693a      	ldr	r2, [r7, #16]
 8009480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	685a      	ldr	r2, [r3, #4]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	697a      	ldr	r2, [r7, #20]
 8009494:	621a      	str	r2, [r3, #32]
}
 8009496:	bf00      	nop
 8009498:	371c      	adds	r7, #28
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	40010000 	.word	0x40010000
 80094a8:	40010400 	.word	0x40010400

080094ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b087      	sub	sp, #28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6a1b      	ldr	r3, [r3, #32]
 80094ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a1b      	ldr	r3, [r3, #32]
 80094c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	69db      	ldr	r3, [r3, #28]
 80094d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f023 0303 	bic.w	r3, r3, #3
 80094e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80094f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	021b      	lsls	r3, r3, #8
 80094fc:	697a      	ldr	r2, [r7, #20]
 80094fe:	4313      	orrs	r3, r2
 8009500:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a21      	ldr	r2, [pc, #132]	@ (800958c <TIM_OC3_SetConfig+0xe0>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d003      	beq.n	8009512 <TIM_OC3_SetConfig+0x66>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a20      	ldr	r2, [pc, #128]	@ (8009590 <TIM_OC3_SetConfig+0xe4>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d10d      	bne.n	800952e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009518:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	021b      	lsls	r3, r3, #8
 8009520:	697a      	ldr	r2, [r7, #20]
 8009522:	4313      	orrs	r3, r2
 8009524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800952c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a16      	ldr	r2, [pc, #88]	@ (800958c <TIM_OC3_SetConfig+0xe0>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d003      	beq.n	800953e <TIM_OC3_SetConfig+0x92>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	4a15      	ldr	r2, [pc, #84]	@ (8009590 <TIM_OC3_SetConfig+0xe4>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d113      	bne.n	8009566 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009544:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800954c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	695b      	ldr	r3, [r3, #20]
 8009552:	011b      	lsls	r3, r3, #4
 8009554:	693a      	ldr	r2, [r7, #16]
 8009556:	4313      	orrs	r3, r2
 8009558:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	699b      	ldr	r3, [r3, #24]
 800955e:	011b      	lsls	r3, r3, #4
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	4313      	orrs	r3, r2
 8009564:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68fa      	ldr	r2, [r7, #12]
 8009570:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	685a      	ldr	r2, [r3, #4]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	697a      	ldr	r2, [r7, #20]
 800957e:	621a      	str	r2, [r3, #32]
}
 8009580:	bf00      	nop
 8009582:	371c      	adds	r7, #28
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr
 800958c:	40010000 	.word	0x40010000
 8009590:	40010400 	.word	0x40010400

08009594 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009594:	b480      	push	{r7}
 8009596:	b087      	sub	sp, #28
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6a1b      	ldr	r3, [r3, #32]
 80095a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6a1b      	ldr	r3, [r3, #32]
 80095a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	69db      	ldr	r3, [r3, #28]
 80095ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	021b      	lsls	r3, r3, #8
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80095de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	031b      	lsls	r3, r3, #12
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	4a12      	ldr	r2, [pc, #72]	@ (8009638 <TIM_OC4_SetConfig+0xa4>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d003      	beq.n	80095fc <TIM_OC4_SetConfig+0x68>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	4a11      	ldr	r2, [pc, #68]	@ (800963c <TIM_OC4_SetConfig+0xa8>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d109      	bne.n	8009610 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009602:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	695b      	ldr	r3, [r3, #20]
 8009608:	019b      	lsls	r3, r3, #6
 800960a:	697a      	ldr	r2, [r7, #20]
 800960c:	4313      	orrs	r3, r2
 800960e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	697a      	ldr	r2, [r7, #20]
 8009614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	693a      	ldr	r2, [r7, #16]
 8009628:	621a      	str	r2, [r3, #32]
}
 800962a:	bf00      	nop
 800962c:	371c      	adds	r7, #28
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	40010000 	.word	0x40010000
 800963c:	40010400 	.word	0x40010400

08009640 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009640:	b480      	push	{r7}
 8009642:	b087      	sub	sp, #28
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
 800964c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6a1b      	ldr	r3, [r3, #32]
 8009652:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6a1b      	ldr	r3, [r3, #32]
 8009658:	f023 0201 	bic.w	r2, r3, #1
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	4a28      	ldr	r2, [pc, #160]	@ (800970c <TIM_TI1_SetConfig+0xcc>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d01b      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009674:	d017      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	4a25      	ldr	r2, [pc, #148]	@ (8009710 <TIM_TI1_SetConfig+0xd0>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d013      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	4a24      	ldr	r2, [pc, #144]	@ (8009714 <TIM_TI1_SetConfig+0xd4>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d00f      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	4a23      	ldr	r2, [pc, #140]	@ (8009718 <TIM_TI1_SetConfig+0xd8>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d00b      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	4a22      	ldr	r2, [pc, #136]	@ (800971c <TIM_TI1_SetConfig+0xdc>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d007      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	4a21      	ldr	r2, [pc, #132]	@ (8009720 <TIM_TI1_SetConfig+0xe0>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d003      	beq.n	80096a6 <TIM_TI1_SetConfig+0x66>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	4a20      	ldr	r2, [pc, #128]	@ (8009724 <TIM_TI1_SetConfig+0xe4>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d101      	bne.n	80096aa <TIM_TI1_SetConfig+0x6a>
 80096a6:	2301      	movs	r3, #1
 80096a8:	e000      	b.n	80096ac <TIM_TI1_SetConfig+0x6c>
 80096aa:	2300      	movs	r3, #0
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d008      	beq.n	80096c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	f023 0303 	bic.w	r3, r3, #3
 80096b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	4313      	orrs	r3, r2
 80096be:	617b      	str	r3, [r7, #20]
 80096c0:	e003      	b.n	80096ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f043 0301 	orr.w	r3, r3, #1
 80096c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	011b      	lsls	r3, r3, #4
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	4313      	orrs	r3, r2
 80096dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f023 030a 	bic.w	r3, r3, #10
 80096e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	f003 030a 	and.w	r3, r3, #10
 80096ec:	693a      	ldr	r2, [r7, #16]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	697a      	ldr	r2, [r7, #20]
 80096f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	693a      	ldr	r2, [r7, #16]
 80096fc:	621a      	str	r2, [r3, #32]
}
 80096fe:	bf00      	nop
 8009700:	371c      	adds	r7, #28
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	40010000 	.word	0x40010000
 8009710:	40000400 	.word	0x40000400
 8009714:	40000800 	.word	0x40000800
 8009718:	40000c00 	.word	0x40000c00
 800971c:	40010400 	.word	0x40010400
 8009720:	40014000 	.word	0x40014000
 8009724:	40001800 	.word	0x40001800

08009728 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009728:	b480      	push	{r7}
 800972a:	b087      	sub	sp, #28
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6a1b      	ldr	r3, [r3, #32]
 8009738:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	6a1b      	ldr	r3, [r3, #32]
 800973e:	f023 0201 	bic.w	r2, r3, #1
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	011b      	lsls	r3, r3, #4
 8009758:	693a      	ldr	r2, [r7, #16]
 800975a:	4313      	orrs	r3, r2
 800975c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	f023 030a 	bic.w	r3, r3, #10
 8009764:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009766:	697a      	ldr	r2, [r7, #20]
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	4313      	orrs	r3, r2
 800976c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	697a      	ldr	r2, [r7, #20]
 8009778:	621a      	str	r2, [r3, #32]
}
 800977a:	bf00      	nop
 800977c:	371c      	adds	r7, #28
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009786:	b480      	push	{r7}
 8009788:	b087      	sub	sp, #28
 800978a:	af00      	add	r7, sp, #0
 800978c:	60f8      	str	r0, [r7, #12]
 800978e:	60b9      	str	r1, [r7, #8]
 8009790:	607a      	str	r2, [r7, #4]
 8009792:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a1b      	ldr	r3, [r3, #32]
 8009798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6a1b      	ldr	r3, [r3, #32]
 800979e:	f023 0210 	bic.w	r2, r3, #16
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	699b      	ldr	r3, [r3, #24]
 80097aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	021b      	lsls	r3, r3, #8
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80097c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	031b      	lsls	r3, r3, #12
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80097d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	011b      	lsls	r3, r3, #4
 80097de:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80097e2:	697a      	ldr	r2, [r7, #20]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	693a      	ldr	r2, [r7, #16]
 80097ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	697a      	ldr	r2, [r7, #20]
 80097f2:	621a      	str	r2, [r3, #32]
}
 80097f4:	bf00      	nop
 80097f6:	371c      	adds	r7, #28
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009800:	b480      	push	{r7}
 8009802:	b087      	sub	sp, #28
 8009804:	af00      	add	r7, sp, #0
 8009806:	60f8      	str	r0, [r7, #12]
 8009808:	60b9      	str	r1, [r7, #8]
 800980a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	6a1b      	ldr	r3, [r3, #32]
 8009810:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	f023 0210 	bic.w	r2, r3, #16
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	699b      	ldr	r3, [r3, #24]
 8009822:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800982a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	031b      	lsls	r3, r3, #12
 8009830:	693a      	ldr	r2, [r7, #16]
 8009832:	4313      	orrs	r3, r2
 8009834:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800983c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	011b      	lsls	r3, r3, #4
 8009842:	697a      	ldr	r2, [r7, #20]
 8009844:	4313      	orrs	r3, r2
 8009846:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	693a      	ldr	r2, [r7, #16]
 800984c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	697a      	ldr	r2, [r7, #20]
 8009852:	621a      	str	r2, [r3, #32]
}
 8009854:	bf00      	nop
 8009856:	371c      	adds	r7, #28
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr

08009860 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009860:	b480      	push	{r7}
 8009862:	b087      	sub	sp, #28
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
 800986c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	6a1b      	ldr	r3, [r3, #32]
 8009872:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6a1b      	ldr	r3, [r3, #32]
 8009878:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	69db      	ldr	r3, [r3, #28]
 8009884:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	f023 0303 	bic.w	r3, r3, #3
 800988c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800988e:	693a      	ldr	r2, [r7, #16]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4313      	orrs	r3, r2
 8009894:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800989c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	011b      	lsls	r3, r3, #4
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	693a      	ldr	r2, [r7, #16]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80098b0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	021b      	lsls	r3, r3, #8
 80098b6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80098ba:	697a      	ldr	r2, [r7, #20]
 80098bc:	4313      	orrs	r3, r2
 80098be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	697a      	ldr	r2, [r7, #20]
 80098ca:	621a      	str	r2, [r3, #32]
}
 80098cc:	bf00      	nop
 80098ce:	371c      	adds	r7, #28
 80098d0:	46bd      	mov	sp, r7
 80098d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d6:	4770      	bx	lr

080098d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80098d8:	b480      	push	{r7}
 80098da:	b087      	sub	sp, #28
 80098dc:	af00      	add	r7, sp, #0
 80098de:	60f8      	str	r0, [r7, #12]
 80098e0:	60b9      	str	r1, [r7, #8]
 80098e2:	607a      	str	r2, [r7, #4]
 80098e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	6a1b      	ldr	r3, [r3, #32]
 80098ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6a1b      	ldr	r3, [r3, #32]
 80098f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009904:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	021b      	lsls	r3, r3, #8
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	4313      	orrs	r3, r2
 800990e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009916:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	031b      	lsls	r3, r3, #12
 800991c:	b29b      	uxth	r3, r3
 800991e:	693a      	ldr	r2, [r7, #16]
 8009920:	4313      	orrs	r3, r2
 8009922:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800992a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	031b      	lsls	r3, r3, #12
 8009930:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009934:	697a      	ldr	r2, [r7, #20]
 8009936:	4313      	orrs	r3, r2
 8009938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	621a      	str	r2, [r3, #32]
}
 8009946:	bf00      	nop
 8009948:	371c      	adds	r7, #28
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr

08009952 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009952:	b480      	push	{r7}
 8009954:	b085      	sub	sp, #20
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
 800995a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009968:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800996a:	683a      	ldr	r2, [r7, #0]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	4313      	orrs	r3, r2
 8009970:	f043 0307 	orr.w	r3, r3, #7
 8009974:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	609a      	str	r2, [r3, #8]
}
 800997c:	bf00      	nop
 800997e:	3714      	adds	r7, #20
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009988:	b480      	push	{r7}
 800998a:	b087      	sub	sp, #28
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	607a      	str	r2, [r7, #4]
 8009994:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	021a      	lsls	r2, r3, #8
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	431a      	orrs	r2, r3
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	697a      	ldr	r2, [r7, #20]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	697a      	ldr	r2, [r7, #20]
 80099ba:	609a      	str	r2, [r3, #8]
}
 80099bc:	bf00      	nop
 80099be:	371c      	adds	r7, #28
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b087      	sub	sp, #28
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	60b9      	str	r1, [r7, #8]
 80099d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	f003 031f 	and.w	r3, r3, #31
 80099da:	2201      	movs	r2, #1
 80099dc:	fa02 f303 	lsl.w	r3, r2, r3
 80099e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6a1a      	ldr	r2, [r3, #32]
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	43db      	mvns	r3, r3
 80099ea:	401a      	ands	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6a1a      	ldr	r2, [r3, #32]
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	f003 031f 	and.w	r3, r3, #31
 80099fa:	6879      	ldr	r1, [r7, #4]
 80099fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009a00:	431a      	orrs	r2, r3
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	621a      	str	r2, [r3, #32]
}
 8009a06:	bf00      	nop
 8009a08:	371c      	adds	r7, #28
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr
	...

08009a14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b085      	sub	sp, #20
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d101      	bne.n	8009a2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a28:	2302      	movs	r3, #2
 8009a2a:	e05a      	b.n	8009ae2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2202      	movs	r2, #2
 8009a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68fa      	ldr	r2, [r7, #12]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68fa      	ldr	r2, [r7, #12]
 8009a64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a21      	ldr	r2, [pc, #132]	@ (8009af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d022      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a78:	d01d      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a1d      	ldr	r2, [pc, #116]	@ (8009af4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d018      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	4a1b      	ldr	r2, [pc, #108]	@ (8009af8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d013      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4a1a      	ldr	r2, [pc, #104]	@ (8009afc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d00e      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a18      	ldr	r2, [pc, #96]	@ (8009b00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d009      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4a17      	ldr	r2, [pc, #92]	@ (8009b04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d004      	beq.n	8009ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a15      	ldr	r2, [pc, #84]	@ (8009b08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d10c      	bne.n	8009ad0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009abc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	68ba      	ldr	r2, [r7, #8]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	68ba      	ldr	r2, [r7, #8]
 8009ace:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3714      	adds	r7, #20
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	40010000 	.word	0x40010000
 8009af4:	40000400 	.word	0x40000400
 8009af8:	40000800 	.word	0x40000800
 8009afc:	40000c00 	.word	0x40000c00
 8009b00:	40010400 	.word	0x40010400
 8009b04:	40014000 	.word	0x40014000
 8009b08:	40001800 	.word	0x40001800

08009b0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009b14:	bf00      	nop
 8009b16:	370c      	adds	r7, #12
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009b28:	bf00      	nop
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d101      	bne.n	8009b46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	e042      	b.n	8009bcc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d106      	bne.n	8009b60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2200      	movs	r2, #0
 8009b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f7fb ff22 	bl	80059a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2224      	movs	r2, #36	@ 0x24
 8009b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	68da      	ldr	r2, [r3, #12]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009b76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fe15 	bl	800a7a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	691a      	ldr	r2, [r3, #16]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009b8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	695a      	ldr	r2, [r3, #20]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009b9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68da      	ldr	r2, [r3, #12]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009bac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2220      	movs	r2, #32
 8009bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2220      	movs	r2, #32
 8009bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3708      	adds	r7, #8
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08a      	sub	sp, #40	@ 0x28
 8009bd8:	af02      	add	r7, sp, #8
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	603b      	str	r3, [r7, #0]
 8009be0:	4613      	mov	r3, r2
 8009be2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009be4:	2300      	movs	r3, #0
 8009be6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	2b20      	cmp	r3, #32
 8009bf2:	d175      	bne.n	8009ce0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d002      	beq.n	8009c00 <HAL_UART_Transmit+0x2c>
 8009bfa:	88fb      	ldrh	r3, [r7, #6]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d101      	bne.n	8009c04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	e06e      	b.n	8009ce2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2221      	movs	r2, #33	@ 0x21
 8009c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009c12:	f7fc fa9f 	bl	8006154 <HAL_GetTick>
 8009c16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	88fa      	ldrh	r2, [r7, #6]
 8009c1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	88fa      	ldrh	r2, [r7, #6]
 8009c22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c2c:	d108      	bne.n	8009c40 <HAL_UART_Transmit+0x6c>
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	691b      	ldr	r3, [r3, #16]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d104      	bne.n	8009c40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009c36:	2300      	movs	r3, #0
 8009c38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	61bb      	str	r3, [r7, #24]
 8009c3e:	e003      	b.n	8009c48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009c44:	2300      	movs	r3, #0
 8009c46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009c48:	e02e      	b.n	8009ca8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2200      	movs	r2, #0
 8009c52:	2180      	movs	r1, #128	@ 0x80
 8009c54:	68f8      	ldr	r0, [r7, #12]
 8009c56:	f000 fbb3 	bl	800a3c0 <UART_WaitOnFlagUntilTimeout>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d005      	beq.n	8009c6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2220      	movs	r2, #32
 8009c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009c68:	2303      	movs	r3, #3
 8009c6a:	e03a      	b.n	8009ce2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009c6c:	69fb      	ldr	r3, [r7, #28]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10b      	bne.n	8009c8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	881b      	ldrh	r3, [r3, #0]
 8009c76:	461a      	mov	r2, r3
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009c82:	69bb      	ldr	r3, [r7, #24]
 8009c84:	3302      	adds	r3, #2
 8009c86:	61bb      	str	r3, [r7, #24]
 8009c88:	e007      	b.n	8009c9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009c8a:	69fb      	ldr	r3, [r7, #28]
 8009c8c:	781a      	ldrb	r2, [r3, #0]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	3301      	adds	r3, #1
 8009c98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	3b01      	subs	r3, #1
 8009ca2:	b29a      	uxth	r2, r3
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009cac:	b29b      	uxth	r3, r3
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d1cb      	bne.n	8009c4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	9300      	str	r3, [sp, #0]
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	2140      	movs	r1, #64	@ 0x40
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f000 fb7f 	bl	800a3c0 <UART_WaitOnFlagUntilTimeout>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d005      	beq.n	8009cd4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2220      	movs	r2, #32
 8009ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	e006      	b.n	8009ce2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2220      	movs	r2, #32
 8009cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	e000      	b.n	8009ce2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009ce0:	2302      	movs	r3, #2
  }
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3720      	adds	r7, #32
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b08a      	sub	sp, #40	@ 0x28
 8009cee:	af02      	add	r7, sp, #8
 8009cf0:	60f8      	str	r0, [r7, #12]
 8009cf2:	60b9      	str	r1, [r7, #8]
 8009cf4:	603b      	str	r3, [r7, #0]
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	2b20      	cmp	r3, #32
 8009d08:	f040 8081 	bne.w	8009e0e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d002      	beq.n	8009d18 <HAL_UART_Receive+0x2e>
 8009d12:	88fb      	ldrh	r3, [r7, #6]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d101      	bne.n	8009d1c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e079      	b.n	8009e10 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2222      	movs	r2, #34	@ 0x22
 8009d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d30:	f7fc fa10 	bl	8006154 <HAL_GetTick>
 8009d34:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	88fa      	ldrh	r2, [r7, #6]
 8009d3a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	88fa      	ldrh	r2, [r7, #6]
 8009d40:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d4a:	d108      	bne.n	8009d5e <HAL_UART_Receive+0x74>
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d104      	bne.n	8009d5e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8009d54:	2300      	movs	r3, #0
 8009d56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	61bb      	str	r3, [r7, #24]
 8009d5c:	e003      	b.n	8009d66 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009d62:	2300      	movs	r3, #0
 8009d64:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8009d66:	e047      	b.n	8009df8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	9300      	str	r3, [sp, #0]
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	2120      	movs	r1, #32
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	f000 fb24 	bl	800a3c0 <UART_WaitOnFlagUntilTimeout>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d005      	beq.n	8009d8a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2220      	movs	r2, #32
 8009d82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8009d86:	2303      	movs	r3, #3
 8009d88:	e042      	b.n	8009e10 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8009d8a:	69fb      	ldr	r3, [r7, #28]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d10c      	bne.n	8009daa <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	b29b      	uxth	r3, r3
 8009d98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d9c:	b29a      	uxth	r2, r3
 8009d9e:	69bb      	ldr	r3, [r7, #24]
 8009da0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	3302      	adds	r3, #2
 8009da6:	61bb      	str	r3, [r7, #24]
 8009da8:	e01f      	b.n	8009dea <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009db2:	d007      	beq.n	8009dc4 <HAL_UART_Receive+0xda>
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10a      	bne.n	8009dd2 <HAL_UART_Receive+0xe8>
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	691b      	ldr	r3, [r3, #16]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d106      	bne.n	8009dd2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	b2da      	uxtb	r2, r3
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	701a      	strb	r2, [r3, #0]
 8009dd0:	e008      	b.n	8009de4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	b2db      	uxtb	r3, r3
 8009dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009dde:	b2da      	uxtb	r2, r3
 8009de0:	69fb      	ldr	r3, [r7, #28]
 8009de2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	3301      	adds	r3, #1
 8009de8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009dee:	b29b      	uxth	r3, r3
 8009df0:	3b01      	subs	r3, #1
 8009df2:	b29a      	uxth	r2, r3
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1b2      	bne.n	8009d68 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2220      	movs	r2, #32
 8009e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	e000      	b.n	8009e10 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8009e0e:	2302      	movs	r3, #2
  }
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3720      	adds	r7, #32
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b0ba      	sub	sp, #232	@ 0xe8
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	68db      	ldr	r3, [r3, #12]
 8009e30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	695b      	ldr	r3, [r3, #20]
 8009e3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009e44:	2300      	movs	r3, #0
 8009e46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e4e:	f003 030f 	and.w	r3, r3, #15
 8009e52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009e56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d10f      	bne.n	8009e7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e62:	f003 0320 	and.w	r3, r3, #32
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d009      	beq.n	8009e7e <HAL_UART_IRQHandler+0x66>
 8009e6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e6e:	f003 0320 	and.w	r3, r3, #32
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d003      	beq.n	8009e7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 fbd7 	bl	800a62a <UART_Receive_IT>
      return;
 8009e7c:	e273      	b.n	800a366 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009e7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 80de 	beq.w	800a044 <HAL_UART_IRQHandler+0x22c>
 8009e88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e8c:	f003 0301 	and.w	r3, r3, #1
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d106      	bne.n	8009ea2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e98:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f000 80d1 	beq.w	800a044 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ea6:	f003 0301 	and.w	r3, r3, #1
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00b      	beq.n	8009ec6 <HAL_UART_IRQHandler+0xae>
 8009eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d005      	beq.n	8009ec6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ebe:	f043 0201 	orr.w	r2, r3, #1
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009eca:	f003 0304 	and.w	r3, r3, #4
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00b      	beq.n	8009eea <HAL_UART_IRQHandler+0xd2>
 8009ed2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d005      	beq.n	8009eea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ee2:	f043 0202 	orr.w	r2, r3, #2
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009eee:	f003 0302 	and.w	r3, r3, #2
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00b      	beq.n	8009f0e <HAL_UART_IRQHandler+0xf6>
 8009ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009efa:	f003 0301 	and.w	r3, r3, #1
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d005      	beq.n	8009f0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f06:	f043 0204 	orr.w	r2, r3, #4
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f12:	f003 0308 	and.w	r3, r3, #8
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d011      	beq.n	8009f3e <HAL_UART_IRQHandler+0x126>
 8009f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f1e:	f003 0320 	and.w	r3, r3, #32
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d105      	bne.n	8009f32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009f26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d005      	beq.n	8009f3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f36:	f043 0208 	orr.w	r2, r3, #8
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f000 820a 	beq.w	800a35c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f4c:	f003 0320 	and.w	r3, r3, #32
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d008      	beq.n	8009f66 <HAL_UART_IRQHandler+0x14e>
 8009f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f58:	f003 0320 	and.w	r3, r3, #32
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d002      	beq.n	8009f66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 fb62 	bl	800a62a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	695b      	ldr	r3, [r3, #20]
 8009f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f70:	2b40      	cmp	r3, #64	@ 0x40
 8009f72:	bf0c      	ite	eq
 8009f74:	2301      	moveq	r3, #1
 8009f76:	2300      	movne	r3, #0
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f82:	f003 0308 	and.w	r3, r3, #8
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d103      	bne.n	8009f92 <HAL_UART_IRQHandler+0x17a>
 8009f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d04f      	beq.n	800a032 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 fa6d 	bl	800a472 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	695b      	ldr	r3, [r3, #20]
 8009f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fa2:	2b40      	cmp	r3, #64	@ 0x40
 8009fa4:	d141      	bne.n	800a02a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	3314      	adds	r3, #20
 8009fac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009fb4:	e853 3f00 	ldrex	r3, [r3]
 8009fb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	3314      	adds	r3, #20
 8009fce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009fd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009fd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009fde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009fe2:	e841 2300 	strex	r3, r2, [r1]
 8009fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009fea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1d9      	bne.n	8009fa6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d013      	beq.n	800a022 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ffe:	4a8a      	ldr	r2, [pc, #552]	@ (800a228 <HAL_UART_IRQHandler+0x410>)
 800a000:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a006:	4618      	mov	r0, r3
 800a008:	f7fc fa55 	bl	80064b6 <HAL_DMA_Abort_IT>
 800a00c:	4603      	mov	r3, r0
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d016      	beq.n	800a040 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a01c:	4610      	mov	r0, r2
 800a01e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a020:	e00e      	b.n	800a040 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 f9b6 	bl	800a394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a028:	e00a      	b.n	800a040 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f9b2 	bl	800a394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a030:	e006      	b.n	800a040 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f9ae 	bl	800a394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a03e:	e18d      	b.n	800a35c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a040:	bf00      	nop
    return;
 800a042:	e18b      	b.n	800a35c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a048:	2b01      	cmp	r3, #1
 800a04a:	f040 8167 	bne.w	800a31c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a04e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a052:	f003 0310 	and.w	r3, r3, #16
 800a056:	2b00      	cmp	r3, #0
 800a058:	f000 8160 	beq.w	800a31c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800a05c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a060:	f003 0310 	and.w	r3, r3, #16
 800a064:	2b00      	cmp	r3, #0
 800a066:	f000 8159 	beq.w	800a31c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a06a:	2300      	movs	r3, #0
 800a06c:	60bb      	str	r3, [r7, #8]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	60bb      	str	r3, [r7, #8]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	60bb      	str	r3, [r7, #8]
 800a07e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	695b      	ldr	r3, [r3, #20]
 800a086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a08a:	2b40      	cmp	r3, #64	@ 0x40
 800a08c:	f040 80ce 	bne.w	800a22c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a09c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	f000 80a9 	beq.w	800a1f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a0aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	f080 80a2 	bcs.w	800a1f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a0ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0c0:	69db      	ldr	r3, [r3, #28]
 800a0c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0c6:	f000 8088 	beq.w	800a1da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	330c      	adds	r3, #12
 800a0d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a0d8:	e853 3f00 	ldrex	r3, [r3]
 800a0dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a0e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a0e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	330c      	adds	r3, #12
 800a0f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a0f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a0fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a102:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a10e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a112:	2b00      	cmp	r3, #0
 800a114:	d1d9      	bne.n	800a0ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	3314      	adds	r3, #20
 800a11c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a120:	e853 3f00 	ldrex	r3, [r3]
 800a124:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a126:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a128:	f023 0301 	bic.w	r3, r3, #1
 800a12c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	3314      	adds	r3, #20
 800a136:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a13a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a13e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a140:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a142:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a146:	e841 2300 	strex	r3, r2, [r1]
 800a14a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a14c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d1e1      	bne.n	800a116 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	3314      	adds	r3, #20
 800a158:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a15c:	e853 3f00 	ldrex	r3, [r3]
 800a160:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a162:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a168:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	3314      	adds	r3, #20
 800a172:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a176:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a178:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a17a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a17c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a17e:	e841 2300 	strex	r3, r2, [r1]
 800a182:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a184:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1e3      	bne.n	800a152 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2220      	movs	r2, #32
 800a18e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	330c      	adds	r3, #12
 800a19e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1a2:	e853 3f00 	ldrex	r3, [r3]
 800a1a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a1a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1aa:	f023 0310 	bic.w	r3, r3, #16
 800a1ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	330c      	adds	r3, #12
 800a1b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a1bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a1be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a1c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a1c4:	e841 2300 	strex	r3, r2, [r1]
 800a1c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a1ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d1e3      	bne.n	800a198 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f7fc f8fe 	bl	80063d6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2202      	movs	r2, #2
 800a1de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a1e8:	b29b      	uxth	r3, r3
 800a1ea:	1ad3      	subs	r3, r2, r3
 800a1ec:	b29b      	uxth	r3, r3
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 f8d9 	bl	800a3a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a1f6:	e0b3      	b.n	800a360 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a1fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a200:	429a      	cmp	r2, r3
 800a202:	f040 80ad 	bne.w	800a360 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a20a:	69db      	ldr	r3, [r3, #28]
 800a20c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a210:	f040 80a6 	bne.w	800a360 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2202      	movs	r2, #2
 800a218:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a21e:	4619      	mov	r1, r3
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 f8c1 	bl	800a3a8 <HAL_UARTEx_RxEventCallback>
      return;
 800a226:	e09b      	b.n	800a360 <HAL_UART_IRQHandler+0x548>
 800a228:	0800a539 	.word	0x0800a539
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a234:	b29b      	uxth	r3, r3
 800a236:	1ad3      	subs	r3, r2, r3
 800a238:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a240:	b29b      	uxth	r3, r3
 800a242:	2b00      	cmp	r3, #0
 800a244:	f000 808e 	beq.w	800a364 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a248:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	f000 8089 	beq.w	800a364 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	330c      	adds	r3, #12
 800a258:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a25c:	e853 3f00 	ldrex	r3, [r3]
 800a260:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a264:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a268:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	330c      	adds	r3, #12
 800a272:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a276:	647a      	str	r2, [r7, #68]	@ 0x44
 800a278:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a27c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a27e:	e841 2300 	strex	r3, r2, [r1]
 800a282:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1e3      	bne.n	800a252 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	3314      	adds	r3, #20
 800a290:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a294:	e853 3f00 	ldrex	r3, [r3]
 800a298:	623b      	str	r3, [r7, #32]
   return(result);
 800a29a:	6a3b      	ldr	r3, [r7, #32]
 800a29c:	f023 0301 	bic.w	r3, r3, #1
 800a2a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	3314      	adds	r3, #20
 800a2aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a2ae:	633a      	str	r2, [r7, #48]	@ 0x30
 800a2b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2b6:	e841 2300 	strex	r3, r2, [r1]
 800a2ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d1e3      	bne.n	800a28a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2220      	movs	r2, #32
 800a2c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	330c      	adds	r3, #12
 800a2d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	e853 3f00 	ldrex	r3, [r3]
 800a2de:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f023 0310 	bic.w	r3, r3, #16
 800a2e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	330c      	adds	r3, #12
 800a2f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a2f4:	61fa      	str	r2, [r7, #28]
 800a2f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f8:	69b9      	ldr	r1, [r7, #24]
 800a2fa:	69fa      	ldr	r2, [r7, #28]
 800a2fc:	e841 2300 	strex	r3, r2, [r1]
 800a300:	617b      	str	r3, [r7, #20]
   return(result);
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d1e3      	bne.n	800a2d0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2202      	movs	r2, #2
 800a30c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a30e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a312:	4619      	mov	r1, r3
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 f847 	bl	800a3a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a31a:	e023      	b.n	800a364 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a31c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a324:	2b00      	cmp	r3, #0
 800a326:	d009      	beq.n	800a33c <HAL_UART_IRQHandler+0x524>
 800a328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a32c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a330:	2b00      	cmp	r3, #0
 800a332:	d003      	beq.n	800a33c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f910 	bl	800a55a <UART_Transmit_IT>
    return;
 800a33a:	e014      	b.n	800a366 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a33c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a344:	2b00      	cmp	r3, #0
 800a346:	d00e      	beq.n	800a366 <HAL_UART_IRQHandler+0x54e>
 800a348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a34c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a350:	2b00      	cmp	r3, #0
 800a352:	d008      	beq.n	800a366 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 f950 	bl	800a5fa <UART_EndTransmit_IT>
    return;
 800a35a:	e004      	b.n	800a366 <HAL_UART_IRQHandler+0x54e>
    return;
 800a35c:	bf00      	nop
 800a35e:	e002      	b.n	800a366 <HAL_UART_IRQHandler+0x54e>
      return;
 800a360:	bf00      	nop
 800a362:	e000      	b.n	800a366 <HAL_UART_IRQHandler+0x54e>
      return;
 800a364:	bf00      	nop
  }
}
 800a366:	37e8      	adds	r7, #232	@ 0xe8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b083      	sub	sp, #12
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a374:	bf00      	nop
 800a376:	370c      	adds	r7, #12
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a388:	bf00      	nop
 800a38a:	370c      	adds	r7, #12
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr

0800a394 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a394:	b480      	push	{r7}
 800a396:	b083      	sub	sp, #12
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a39c:	bf00      	nop
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a3b4:	bf00      	nop
 800a3b6:	370c      	adds	r7, #12
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b086      	sub	sp, #24
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	603b      	str	r3, [r7, #0]
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3d0:	e03b      	b.n	800a44a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3d2:	6a3b      	ldr	r3, [r7, #32]
 800a3d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3d8:	d037      	beq.n	800a44a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3da:	f7fb febb 	bl	8006154 <HAL_GetTick>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	1ad3      	subs	r3, r2, r3
 800a3e4:	6a3a      	ldr	r2, [r7, #32]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d302      	bcc.n	800a3f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a3ea:	6a3b      	ldr	r3, [r7, #32]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d101      	bne.n	800a3f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	e03a      	b.n	800a46a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d023      	beq.n	800a44a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	2b80      	cmp	r3, #128	@ 0x80
 800a406:	d020      	beq.n	800a44a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	2b40      	cmp	r3, #64	@ 0x40
 800a40c:	d01d      	beq.n	800a44a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f003 0308 	and.w	r3, r3, #8
 800a418:	2b08      	cmp	r3, #8
 800a41a:	d116      	bne.n	800a44a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a41c:	2300      	movs	r3, #0
 800a41e:	617b      	str	r3, [r7, #20]
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	617b      	str	r3, [r7, #20]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	617b      	str	r3, [r7, #20]
 800a430:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a432:	68f8      	ldr	r0, [r7, #12]
 800a434:	f000 f81d 	bl	800a472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2208      	movs	r2, #8
 800a43c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e00f      	b.n	800a46a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	4013      	ands	r3, r2
 800a454:	68ba      	ldr	r2, [r7, #8]
 800a456:	429a      	cmp	r2, r3
 800a458:	bf0c      	ite	eq
 800a45a:	2301      	moveq	r3, #1
 800a45c:	2300      	movne	r3, #0
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	461a      	mov	r2, r3
 800a462:	79fb      	ldrb	r3, [r7, #7]
 800a464:	429a      	cmp	r2, r3
 800a466:	d0b4      	beq.n	800a3d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3718      	adds	r7, #24
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a472:	b480      	push	{r7}
 800a474:	b095      	sub	sp, #84	@ 0x54
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	330c      	adds	r3, #12
 800a480:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a484:	e853 3f00 	ldrex	r3, [r3]
 800a488:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a48a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a490:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	330c      	adds	r3, #12
 800a498:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a49a:	643a      	str	r2, [r7, #64]	@ 0x40
 800a49c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a49e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a4a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a4a2:	e841 2300 	strex	r3, r2, [r1]
 800a4a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d1e5      	bne.n	800a47a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3314      	adds	r3, #20
 800a4b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b6:	6a3b      	ldr	r3, [r7, #32]
 800a4b8:	e853 3f00 	ldrex	r3, [r3]
 800a4bc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4be:	69fb      	ldr	r3, [r7, #28]
 800a4c0:	f023 0301 	bic.w	r3, r3, #1
 800a4c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3314      	adds	r3, #20
 800a4cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a4d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a4d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4d6:	e841 2300 	strex	r3, r2, [r1]
 800a4da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1e5      	bne.n	800a4ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d119      	bne.n	800a51e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	330c      	adds	r3, #12
 800a4f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	e853 3f00 	ldrex	r3, [r3]
 800a4f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	f023 0310 	bic.w	r3, r3, #16
 800a500:	647b      	str	r3, [r7, #68]	@ 0x44
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	330c      	adds	r3, #12
 800a508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a50a:	61ba      	str	r2, [r7, #24]
 800a50c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50e:	6979      	ldr	r1, [r7, #20]
 800a510:	69ba      	ldr	r2, [r7, #24]
 800a512:	e841 2300 	strex	r3, r2, [r1]
 800a516:	613b      	str	r3, [r7, #16]
   return(result);
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1e5      	bne.n	800a4ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2220      	movs	r2, #32
 800a522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a52c:	bf00      	nop
 800a52e:	3754      	adds	r7, #84	@ 0x54
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a544:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2200      	movs	r2, #0
 800a54a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a54c:	68f8      	ldr	r0, [r7, #12]
 800a54e:	f7ff ff21 	bl	800a394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a552:	bf00      	nop
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}

0800a55a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a55a:	b480      	push	{r7}
 800a55c:	b085      	sub	sp, #20
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b21      	cmp	r3, #33	@ 0x21
 800a56c:	d13e      	bne.n	800a5ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a576:	d114      	bne.n	800a5a2 <UART_Transmit_IT+0x48>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	691b      	ldr	r3, [r3, #16]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d110      	bne.n	800a5a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6a1b      	ldr	r3, [r3, #32]
 800a584:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	881b      	ldrh	r3, [r3, #0]
 800a58a:	461a      	mov	r2, r3
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a594:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6a1b      	ldr	r3, [r3, #32]
 800a59a:	1c9a      	adds	r2, r3, #2
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	621a      	str	r2, [r3, #32]
 800a5a0:	e008      	b.n	800a5b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6a1b      	ldr	r3, [r3, #32]
 800a5a6:	1c59      	adds	r1, r3, #1
 800a5a8:	687a      	ldr	r2, [r7, #4]
 800a5aa:	6211      	str	r1, [r2, #32]
 800a5ac:	781a      	ldrb	r2, [r3, #0]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	b29b      	uxth	r3, r3
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d10f      	bne.n	800a5e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68da      	ldr	r2, [r3, #12]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68da      	ldr	r2, [r3, #12]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	e000      	b.n	800a5ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a5ec:	2302      	movs	r3, #2
  }
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3714      	adds	r7, #20
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr

0800a5fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b082      	sub	sp, #8
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	68da      	ldr	r2, [r3, #12]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a610:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2220      	movs	r2, #32
 800a616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f7ff fea6 	bl	800a36c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3708      	adds	r7, #8
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}

0800a62a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a62a:	b580      	push	{r7, lr}
 800a62c:	b08c      	sub	sp, #48	@ 0x30
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a632:	2300      	movs	r3, #0
 800a634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a636:	2300      	movs	r3, #0
 800a638:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a640:	b2db      	uxtb	r3, r3
 800a642:	2b22      	cmp	r3, #34	@ 0x22
 800a644:	f040 80aa 	bne.w	800a79c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a650:	d115      	bne.n	800a67e <UART_Receive_IT+0x54>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	691b      	ldr	r3, [r3, #16]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d111      	bne.n	800a67e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a65e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	b29b      	uxth	r3, r3
 800a668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a66c:	b29a      	uxth	r2, r3
 800a66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a670:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a676:	1c9a      	adds	r2, r3, #2
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a67c:	e024      	b.n	800a6c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a682:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	689b      	ldr	r3, [r3, #8]
 800a688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a68c:	d007      	beq.n	800a69e <UART_Receive_IT+0x74>
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	689b      	ldr	r3, [r3, #8]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d10a      	bne.n	800a6ac <UART_Receive_IT+0x82>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	691b      	ldr	r3, [r3, #16]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d106      	bne.n	800a6ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	b2da      	uxtb	r2, r3
 800a6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6a8:	701a      	strb	r2, [r3, #0]
 800a6aa:	e008      	b.n	800a6be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6b8:	b2da      	uxtb	r2, r3
 800a6ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c2:	1c5a      	adds	r2, r3, #1
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	3b01      	subs	r3, #1
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d15d      	bne.n	800a798 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	68da      	ldr	r2, [r3, #12]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f022 0220 	bic.w	r2, r2, #32
 800a6ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68da      	ldr	r2, [r3, #12]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a6fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	695a      	ldr	r2, [r3, #20]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f022 0201 	bic.w	r2, r2, #1
 800a70a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2220      	movs	r2, #32
 800a710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2200      	movs	r2, #0
 800a718:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a71e:	2b01      	cmp	r3, #1
 800a720:	d135      	bne.n	800a78e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	330c      	adds	r3, #12
 800a72e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	e853 3f00 	ldrex	r3, [r3]
 800a736:	613b      	str	r3, [r7, #16]
   return(result);
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	f023 0310 	bic.w	r3, r3, #16
 800a73e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	330c      	adds	r3, #12
 800a746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a748:	623a      	str	r2, [r7, #32]
 800a74a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74c:	69f9      	ldr	r1, [r7, #28]
 800a74e:	6a3a      	ldr	r2, [r7, #32]
 800a750:	e841 2300 	strex	r3, r2, [r1]
 800a754:	61bb      	str	r3, [r7, #24]
   return(result);
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d1e5      	bne.n	800a728 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f003 0310 	and.w	r3, r3, #16
 800a766:	2b10      	cmp	r3, #16
 800a768:	d10a      	bne.n	800a780 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a76a:	2300      	movs	r3, #0
 800a76c:	60fb      	str	r3, [r7, #12]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	60fb      	str	r3, [r7, #12]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	60fb      	str	r3, [r7, #12]
 800a77e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a784:	4619      	mov	r1, r3
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f7ff fe0e 	bl	800a3a8 <HAL_UARTEx_RxEventCallback>
 800a78c:	e002      	b.n	800a794 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	f7ff fdf6 	bl	800a380 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a794:	2300      	movs	r3, #0
 800a796:	e002      	b.n	800a79e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a798:	2300      	movs	r3, #0
 800a79a:	e000      	b.n	800a79e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a79c:	2302      	movs	r3, #2
  }
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3730      	adds	r7, #48	@ 0x30
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
	...

0800a7a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a7a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7ac:	b0c0      	sub	sp, #256	@ 0x100
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	691b      	ldr	r3, [r3, #16]
 800a7bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a7c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7c4:	68d9      	ldr	r1, [r3, #12]
 800a7c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	ea40 0301 	orr.w	r3, r0, r1
 800a7d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a7d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7d6:	689a      	ldr	r2, [r3, #8]
 800a7d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	431a      	orrs	r2, r3
 800a7e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7e4:	695b      	ldr	r3, [r3, #20]
 800a7e6:	431a      	orrs	r2, r3
 800a7e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7ec:	69db      	ldr	r3, [r3, #28]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a7f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a800:	f021 010c 	bic.w	r1, r1, #12
 800a804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a80e:	430b      	orrs	r3, r1
 800a810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	695b      	ldr	r3, [r3, #20]
 800a81a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a81e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a822:	6999      	ldr	r1, [r3, #24]
 800a824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	ea40 0301 	orr.w	r3, r0, r1
 800a82e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	4b8f      	ldr	r3, [pc, #572]	@ (800aa74 <UART_SetConfig+0x2cc>)
 800a838:	429a      	cmp	r2, r3
 800a83a:	d005      	beq.n	800a848 <UART_SetConfig+0xa0>
 800a83c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	4b8d      	ldr	r3, [pc, #564]	@ (800aa78 <UART_SetConfig+0x2d0>)
 800a844:	429a      	cmp	r2, r3
 800a846:	d104      	bne.n	800a852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a848:	f7fd fdbc 	bl	80083c4 <HAL_RCC_GetPCLK2Freq>
 800a84c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a850:	e003      	b.n	800a85a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a852:	f7fd fda3 	bl	800839c <HAL_RCC_GetPCLK1Freq>
 800a856:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a85a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a85e:	69db      	ldr	r3, [r3, #28]
 800a860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a864:	f040 810c 	bne.w	800aa80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a86c:	2200      	movs	r2, #0
 800a86e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a872:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a87a:	4622      	mov	r2, r4
 800a87c:	462b      	mov	r3, r5
 800a87e:	1891      	adds	r1, r2, r2
 800a880:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a882:	415b      	adcs	r3, r3
 800a884:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a88a:	4621      	mov	r1, r4
 800a88c:	eb12 0801 	adds.w	r8, r2, r1
 800a890:	4629      	mov	r1, r5
 800a892:	eb43 0901 	adc.w	r9, r3, r1
 800a896:	f04f 0200 	mov.w	r2, #0
 800a89a:	f04f 0300 	mov.w	r3, #0
 800a89e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a8a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a8a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a8aa:	4690      	mov	r8, r2
 800a8ac:	4699      	mov	r9, r3
 800a8ae:	4623      	mov	r3, r4
 800a8b0:	eb18 0303 	adds.w	r3, r8, r3
 800a8b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a8b8:	462b      	mov	r3, r5
 800a8ba:	eb49 0303 	adc.w	r3, r9, r3
 800a8be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a8c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a8ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a8d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	18db      	adds	r3, r3, r3
 800a8da:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8dc:	4613      	mov	r3, r2
 800a8de:	eb42 0303 	adc.w	r3, r2, r3
 800a8e2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a8e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a8e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a8ec:	f7f6 f9cc 	bl	8000c88 <__aeabi_uldivmod>
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	460b      	mov	r3, r1
 800a8f4:	4b61      	ldr	r3, [pc, #388]	@ (800aa7c <UART_SetConfig+0x2d4>)
 800a8f6:	fba3 2302 	umull	r2, r3, r3, r2
 800a8fa:	095b      	lsrs	r3, r3, #5
 800a8fc:	011c      	lsls	r4, r3, #4
 800a8fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a902:	2200      	movs	r2, #0
 800a904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a908:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a90c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a910:	4642      	mov	r2, r8
 800a912:	464b      	mov	r3, r9
 800a914:	1891      	adds	r1, r2, r2
 800a916:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a918:	415b      	adcs	r3, r3
 800a91a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a91c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a920:	4641      	mov	r1, r8
 800a922:	eb12 0a01 	adds.w	sl, r2, r1
 800a926:	4649      	mov	r1, r9
 800a928:	eb43 0b01 	adc.w	fp, r3, r1
 800a92c:	f04f 0200 	mov.w	r2, #0
 800a930:	f04f 0300 	mov.w	r3, #0
 800a934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a93c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a940:	4692      	mov	sl, r2
 800a942:	469b      	mov	fp, r3
 800a944:	4643      	mov	r3, r8
 800a946:	eb1a 0303 	adds.w	r3, sl, r3
 800a94a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a94e:	464b      	mov	r3, r9
 800a950:	eb4b 0303 	adc.w	r3, fp, r3
 800a954:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a964:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a96c:	460b      	mov	r3, r1
 800a96e:	18db      	adds	r3, r3, r3
 800a970:	643b      	str	r3, [r7, #64]	@ 0x40
 800a972:	4613      	mov	r3, r2
 800a974:	eb42 0303 	adc.w	r3, r2, r3
 800a978:	647b      	str	r3, [r7, #68]	@ 0x44
 800a97a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a97e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a982:	f7f6 f981 	bl	8000c88 <__aeabi_uldivmod>
 800a986:	4602      	mov	r2, r0
 800a988:	460b      	mov	r3, r1
 800a98a:	4611      	mov	r1, r2
 800a98c:	4b3b      	ldr	r3, [pc, #236]	@ (800aa7c <UART_SetConfig+0x2d4>)
 800a98e:	fba3 2301 	umull	r2, r3, r3, r1
 800a992:	095b      	lsrs	r3, r3, #5
 800a994:	2264      	movs	r2, #100	@ 0x64
 800a996:	fb02 f303 	mul.w	r3, r2, r3
 800a99a:	1acb      	subs	r3, r1, r3
 800a99c:	00db      	lsls	r3, r3, #3
 800a99e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a9a2:	4b36      	ldr	r3, [pc, #216]	@ (800aa7c <UART_SetConfig+0x2d4>)
 800a9a4:	fba3 2302 	umull	r2, r3, r3, r2
 800a9a8:	095b      	lsrs	r3, r3, #5
 800a9aa:	005b      	lsls	r3, r3, #1
 800a9ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a9b0:	441c      	add	r4, r3
 800a9b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a9bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a9c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a9c4:	4642      	mov	r2, r8
 800a9c6:	464b      	mov	r3, r9
 800a9c8:	1891      	adds	r1, r2, r2
 800a9ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a9cc:	415b      	adcs	r3, r3
 800a9ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a9d4:	4641      	mov	r1, r8
 800a9d6:	1851      	adds	r1, r2, r1
 800a9d8:	6339      	str	r1, [r7, #48]	@ 0x30
 800a9da:	4649      	mov	r1, r9
 800a9dc:	414b      	adcs	r3, r1
 800a9de:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9e0:	f04f 0200 	mov.w	r2, #0
 800a9e4:	f04f 0300 	mov.w	r3, #0
 800a9e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a9ec:	4659      	mov	r1, fp
 800a9ee:	00cb      	lsls	r3, r1, #3
 800a9f0:	4651      	mov	r1, sl
 800a9f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a9f6:	4651      	mov	r1, sl
 800a9f8:	00ca      	lsls	r2, r1, #3
 800a9fa:	4610      	mov	r0, r2
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	4603      	mov	r3, r0
 800aa00:	4642      	mov	r2, r8
 800aa02:	189b      	adds	r3, r3, r2
 800aa04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aa08:	464b      	mov	r3, r9
 800aa0a:	460a      	mov	r2, r1
 800aa0c:	eb42 0303 	adc.w	r3, r2, r3
 800aa10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aa14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa18:	685b      	ldr	r3, [r3, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aa20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800aa24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800aa28:	460b      	mov	r3, r1
 800aa2a:	18db      	adds	r3, r3, r3
 800aa2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa2e:	4613      	mov	r3, r2
 800aa30:	eb42 0303 	adc.w	r3, r2, r3
 800aa34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800aa3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800aa3e:	f7f6 f923 	bl	8000c88 <__aeabi_uldivmod>
 800aa42:	4602      	mov	r2, r0
 800aa44:	460b      	mov	r3, r1
 800aa46:	4b0d      	ldr	r3, [pc, #52]	@ (800aa7c <UART_SetConfig+0x2d4>)
 800aa48:	fba3 1302 	umull	r1, r3, r3, r2
 800aa4c:	095b      	lsrs	r3, r3, #5
 800aa4e:	2164      	movs	r1, #100	@ 0x64
 800aa50:	fb01 f303 	mul.w	r3, r1, r3
 800aa54:	1ad3      	subs	r3, r2, r3
 800aa56:	00db      	lsls	r3, r3, #3
 800aa58:	3332      	adds	r3, #50	@ 0x32
 800aa5a:	4a08      	ldr	r2, [pc, #32]	@ (800aa7c <UART_SetConfig+0x2d4>)
 800aa5c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa60:	095b      	lsrs	r3, r3, #5
 800aa62:	f003 0207 	and.w	r2, r3, #7
 800aa66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4422      	add	r2, r4
 800aa6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800aa70:	e106      	b.n	800ac80 <UART_SetConfig+0x4d8>
 800aa72:	bf00      	nop
 800aa74:	40011000 	.word	0x40011000
 800aa78:	40011400 	.word	0x40011400
 800aa7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa84:	2200      	movs	r2, #0
 800aa86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aa8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800aa8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800aa92:	4642      	mov	r2, r8
 800aa94:	464b      	mov	r3, r9
 800aa96:	1891      	adds	r1, r2, r2
 800aa98:	6239      	str	r1, [r7, #32]
 800aa9a:	415b      	adcs	r3, r3
 800aa9c:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aaa2:	4641      	mov	r1, r8
 800aaa4:	1854      	adds	r4, r2, r1
 800aaa6:	4649      	mov	r1, r9
 800aaa8:	eb43 0501 	adc.w	r5, r3, r1
 800aaac:	f04f 0200 	mov.w	r2, #0
 800aab0:	f04f 0300 	mov.w	r3, #0
 800aab4:	00eb      	lsls	r3, r5, #3
 800aab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aaba:	00e2      	lsls	r2, r4, #3
 800aabc:	4614      	mov	r4, r2
 800aabe:	461d      	mov	r5, r3
 800aac0:	4643      	mov	r3, r8
 800aac2:	18e3      	adds	r3, r4, r3
 800aac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aac8:	464b      	mov	r3, r9
 800aaca:	eb45 0303 	adc.w	r3, r5, r3
 800aace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aade:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800aae2:	f04f 0200 	mov.w	r2, #0
 800aae6:	f04f 0300 	mov.w	r3, #0
 800aaea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800aaee:	4629      	mov	r1, r5
 800aaf0:	008b      	lsls	r3, r1, #2
 800aaf2:	4621      	mov	r1, r4
 800aaf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aaf8:	4621      	mov	r1, r4
 800aafa:	008a      	lsls	r2, r1, #2
 800aafc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800ab00:	f7f6 f8c2 	bl	8000c88 <__aeabi_uldivmod>
 800ab04:	4602      	mov	r2, r0
 800ab06:	460b      	mov	r3, r1
 800ab08:	4b60      	ldr	r3, [pc, #384]	@ (800ac8c <UART_SetConfig+0x4e4>)
 800ab0a:	fba3 2302 	umull	r2, r3, r3, r2
 800ab0e:	095b      	lsrs	r3, r3, #5
 800ab10:	011c      	lsls	r4, r3, #4
 800ab12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab16:	2200      	movs	r2, #0
 800ab18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ab1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ab20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ab24:	4642      	mov	r2, r8
 800ab26:	464b      	mov	r3, r9
 800ab28:	1891      	adds	r1, r2, r2
 800ab2a:	61b9      	str	r1, [r7, #24]
 800ab2c:	415b      	adcs	r3, r3
 800ab2e:	61fb      	str	r3, [r7, #28]
 800ab30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab34:	4641      	mov	r1, r8
 800ab36:	1851      	adds	r1, r2, r1
 800ab38:	6139      	str	r1, [r7, #16]
 800ab3a:	4649      	mov	r1, r9
 800ab3c:	414b      	adcs	r3, r1
 800ab3e:	617b      	str	r3, [r7, #20]
 800ab40:	f04f 0200 	mov.w	r2, #0
 800ab44:	f04f 0300 	mov.w	r3, #0
 800ab48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ab4c:	4659      	mov	r1, fp
 800ab4e:	00cb      	lsls	r3, r1, #3
 800ab50:	4651      	mov	r1, sl
 800ab52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab56:	4651      	mov	r1, sl
 800ab58:	00ca      	lsls	r2, r1, #3
 800ab5a:	4610      	mov	r0, r2
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4603      	mov	r3, r0
 800ab60:	4642      	mov	r2, r8
 800ab62:	189b      	adds	r3, r3, r2
 800ab64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab68:	464b      	mov	r3, r9
 800ab6a:	460a      	mov	r2, r1
 800ab6c:	eb42 0303 	adc.w	r3, r2, r3
 800ab70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ab74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab78:	685b      	ldr	r3, [r3, #4]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ab80:	f04f 0200 	mov.w	r2, #0
 800ab84:	f04f 0300 	mov.w	r3, #0
 800ab88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	008b      	lsls	r3, r1, #2
 800ab90:	4641      	mov	r1, r8
 800ab92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab96:	4641      	mov	r1, r8
 800ab98:	008a      	lsls	r2, r1, #2
 800ab9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ab9e:	f7f6 f873 	bl	8000c88 <__aeabi_uldivmod>
 800aba2:	4602      	mov	r2, r0
 800aba4:	460b      	mov	r3, r1
 800aba6:	4611      	mov	r1, r2
 800aba8:	4b38      	ldr	r3, [pc, #224]	@ (800ac8c <UART_SetConfig+0x4e4>)
 800abaa:	fba3 2301 	umull	r2, r3, r3, r1
 800abae:	095b      	lsrs	r3, r3, #5
 800abb0:	2264      	movs	r2, #100	@ 0x64
 800abb2:	fb02 f303 	mul.w	r3, r2, r3
 800abb6:	1acb      	subs	r3, r1, r3
 800abb8:	011b      	lsls	r3, r3, #4
 800abba:	3332      	adds	r3, #50	@ 0x32
 800abbc:	4a33      	ldr	r2, [pc, #204]	@ (800ac8c <UART_SetConfig+0x4e4>)
 800abbe:	fba2 2303 	umull	r2, r3, r2, r3
 800abc2:	095b      	lsrs	r3, r3, #5
 800abc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800abc8:	441c      	add	r4, r3
 800abca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800abce:	2200      	movs	r2, #0
 800abd0:	673b      	str	r3, [r7, #112]	@ 0x70
 800abd2:	677a      	str	r2, [r7, #116]	@ 0x74
 800abd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800abd8:	4642      	mov	r2, r8
 800abda:	464b      	mov	r3, r9
 800abdc:	1891      	adds	r1, r2, r2
 800abde:	60b9      	str	r1, [r7, #8]
 800abe0:	415b      	adcs	r3, r3
 800abe2:	60fb      	str	r3, [r7, #12]
 800abe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abe8:	4641      	mov	r1, r8
 800abea:	1851      	adds	r1, r2, r1
 800abec:	6039      	str	r1, [r7, #0]
 800abee:	4649      	mov	r1, r9
 800abf0:	414b      	adcs	r3, r1
 800abf2:	607b      	str	r3, [r7, #4]
 800abf4:	f04f 0200 	mov.w	r2, #0
 800abf8:	f04f 0300 	mov.w	r3, #0
 800abfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ac00:	4659      	mov	r1, fp
 800ac02:	00cb      	lsls	r3, r1, #3
 800ac04:	4651      	mov	r1, sl
 800ac06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac0a:	4651      	mov	r1, sl
 800ac0c:	00ca      	lsls	r2, r1, #3
 800ac0e:	4610      	mov	r0, r2
 800ac10:	4619      	mov	r1, r3
 800ac12:	4603      	mov	r3, r0
 800ac14:	4642      	mov	r2, r8
 800ac16:	189b      	adds	r3, r3, r2
 800ac18:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ac1a:	464b      	mov	r3, r9
 800ac1c:	460a      	mov	r2, r1
 800ac1e:	eb42 0303 	adc.w	r3, r2, r3
 800ac22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ac24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ac2e:	667a      	str	r2, [r7, #100]	@ 0x64
 800ac30:	f04f 0200 	mov.w	r2, #0
 800ac34:	f04f 0300 	mov.w	r3, #0
 800ac38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ac3c:	4649      	mov	r1, r9
 800ac3e:	008b      	lsls	r3, r1, #2
 800ac40:	4641      	mov	r1, r8
 800ac42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac46:	4641      	mov	r1, r8
 800ac48:	008a      	lsls	r2, r1, #2
 800ac4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ac4e:	f7f6 f81b 	bl	8000c88 <__aeabi_uldivmod>
 800ac52:	4602      	mov	r2, r0
 800ac54:	460b      	mov	r3, r1
 800ac56:	4b0d      	ldr	r3, [pc, #52]	@ (800ac8c <UART_SetConfig+0x4e4>)
 800ac58:	fba3 1302 	umull	r1, r3, r3, r2
 800ac5c:	095b      	lsrs	r3, r3, #5
 800ac5e:	2164      	movs	r1, #100	@ 0x64
 800ac60:	fb01 f303 	mul.w	r3, r1, r3
 800ac64:	1ad3      	subs	r3, r2, r3
 800ac66:	011b      	lsls	r3, r3, #4
 800ac68:	3332      	adds	r3, #50	@ 0x32
 800ac6a:	4a08      	ldr	r2, [pc, #32]	@ (800ac8c <UART_SetConfig+0x4e4>)
 800ac6c:	fba2 2303 	umull	r2, r3, r2, r3
 800ac70:	095b      	lsrs	r3, r3, #5
 800ac72:	f003 020f 	and.w	r2, r3, #15
 800ac76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4422      	add	r2, r4
 800ac7e:	609a      	str	r2, [r3, #8]
}
 800ac80:	bf00      	nop
 800ac82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ac86:	46bd      	mov	sp, r7
 800ac88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac8c:	51eb851f 	.word	0x51eb851f

0800ac90 <__cvt>:
 800ac90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac94:	ec57 6b10 	vmov	r6, r7, d0
 800ac98:	2f00      	cmp	r7, #0
 800ac9a:	460c      	mov	r4, r1
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	463b      	mov	r3, r7
 800aca0:	bfbb      	ittet	lt
 800aca2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aca6:	461f      	movlt	r7, r3
 800aca8:	2300      	movge	r3, #0
 800acaa:	232d      	movlt	r3, #45	@ 0x2d
 800acac:	700b      	strb	r3, [r1, #0]
 800acae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800acb0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800acb4:	4691      	mov	r9, r2
 800acb6:	f023 0820 	bic.w	r8, r3, #32
 800acba:	bfbc      	itt	lt
 800acbc:	4632      	movlt	r2, r6
 800acbe:	4616      	movlt	r6, r2
 800acc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800acc4:	d005      	beq.n	800acd2 <__cvt+0x42>
 800acc6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800acca:	d100      	bne.n	800acce <__cvt+0x3e>
 800accc:	3401      	adds	r4, #1
 800acce:	2102      	movs	r1, #2
 800acd0:	e000      	b.n	800acd4 <__cvt+0x44>
 800acd2:	2103      	movs	r1, #3
 800acd4:	ab03      	add	r3, sp, #12
 800acd6:	9301      	str	r3, [sp, #4]
 800acd8:	ab02      	add	r3, sp, #8
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	ec47 6b10 	vmov	d0, r6, r7
 800ace0:	4653      	mov	r3, sl
 800ace2:	4622      	mov	r2, r4
 800ace4:	f001 f980 	bl	800bfe8 <_dtoa_r>
 800ace8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800acec:	4605      	mov	r5, r0
 800acee:	d119      	bne.n	800ad24 <__cvt+0x94>
 800acf0:	f019 0f01 	tst.w	r9, #1
 800acf4:	d00e      	beq.n	800ad14 <__cvt+0x84>
 800acf6:	eb00 0904 	add.w	r9, r0, r4
 800acfa:	2200      	movs	r2, #0
 800acfc:	2300      	movs	r3, #0
 800acfe:	4630      	mov	r0, r6
 800ad00:	4639      	mov	r1, r7
 800ad02:	f7f5 fee1 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad06:	b108      	cbz	r0, 800ad0c <__cvt+0x7c>
 800ad08:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad0c:	2230      	movs	r2, #48	@ 0x30
 800ad0e:	9b03      	ldr	r3, [sp, #12]
 800ad10:	454b      	cmp	r3, r9
 800ad12:	d31e      	bcc.n	800ad52 <__cvt+0xc2>
 800ad14:	9b03      	ldr	r3, [sp, #12]
 800ad16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad18:	1b5b      	subs	r3, r3, r5
 800ad1a:	4628      	mov	r0, r5
 800ad1c:	6013      	str	r3, [r2, #0]
 800ad1e:	b004      	add	sp, #16
 800ad20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ad28:	eb00 0904 	add.w	r9, r0, r4
 800ad2c:	d1e5      	bne.n	800acfa <__cvt+0x6a>
 800ad2e:	7803      	ldrb	r3, [r0, #0]
 800ad30:	2b30      	cmp	r3, #48	@ 0x30
 800ad32:	d10a      	bne.n	800ad4a <__cvt+0xba>
 800ad34:	2200      	movs	r2, #0
 800ad36:	2300      	movs	r3, #0
 800ad38:	4630      	mov	r0, r6
 800ad3a:	4639      	mov	r1, r7
 800ad3c:	f7f5 fec4 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad40:	b918      	cbnz	r0, 800ad4a <__cvt+0xba>
 800ad42:	f1c4 0401 	rsb	r4, r4, #1
 800ad46:	f8ca 4000 	str.w	r4, [sl]
 800ad4a:	f8da 3000 	ldr.w	r3, [sl]
 800ad4e:	4499      	add	r9, r3
 800ad50:	e7d3      	b.n	800acfa <__cvt+0x6a>
 800ad52:	1c59      	adds	r1, r3, #1
 800ad54:	9103      	str	r1, [sp, #12]
 800ad56:	701a      	strb	r2, [r3, #0]
 800ad58:	e7d9      	b.n	800ad0e <__cvt+0x7e>

0800ad5a <__exponent>:
 800ad5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad5c:	2900      	cmp	r1, #0
 800ad5e:	bfba      	itte	lt
 800ad60:	4249      	neglt	r1, r1
 800ad62:	232d      	movlt	r3, #45	@ 0x2d
 800ad64:	232b      	movge	r3, #43	@ 0x2b
 800ad66:	2909      	cmp	r1, #9
 800ad68:	7002      	strb	r2, [r0, #0]
 800ad6a:	7043      	strb	r3, [r0, #1]
 800ad6c:	dd29      	ble.n	800adc2 <__exponent+0x68>
 800ad6e:	f10d 0307 	add.w	r3, sp, #7
 800ad72:	461d      	mov	r5, r3
 800ad74:	270a      	movs	r7, #10
 800ad76:	461a      	mov	r2, r3
 800ad78:	fbb1 f6f7 	udiv	r6, r1, r7
 800ad7c:	fb07 1416 	mls	r4, r7, r6, r1
 800ad80:	3430      	adds	r4, #48	@ 0x30
 800ad82:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ad86:	460c      	mov	r4, r1
 800ad88:	2c63      	cmp	r4, #99	@ 0x63
 800ad8a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ad8e:	4631      	mov	r1, r6
 800ad90:	dcf1      	bgt.n	800ad76 <__exponent+0x1c>
 800ad92:	3130      	adds	r1, #48	@ 0x30
 800ad94:	1e94      	subs	r4, r2, #2
 800ad96:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ad9a:	1c41      	adds	r1, r0, #1
 800ad9c:	4623      	mov	r3, r4
 800ad9e:	42ab      	cmp	r3, r5
 800ada0:	d30a      	bcc.n	800adb8 <__exponent+0x5e>
 800ada2:	f10d 0309 	add.w	r3, sp, #9
 800ada6:	1a9b      	subs	r3, r3, r2
 800ada8:	42ac      	cmp	r4, r5
 800adaa:	bf88      	it	hi
 800adac:	2300      	movhi	r3, #0
 800adae:	3302      	adds	r3, #2
 800adb0:	4403      	add	r3, r0
 800adb2:	1a18      	subs	r0, r3, r0
 800adb4:	b003      	add	sp, #12
 800adb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adb8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800adbc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800adc0:	e7ed      	b.n	800ad9e <__exponent+0x44>
 800adc2:	2330      	movs	r3, #48	@ 0x30
 800adc4:	3130      	adds	r1, #48	@ 0x30
 800adc6:	7083      	strb	r3, [r0, #2]
 800adc8:	70c1      	strb	r1, [r0, #3]
 800adca:	1d03      	adds	r3, r0, #4
 800adcc:	e7f1      	b.n	800adb2 <__exponent+0x58>
	...

0800add0 <_printf_float>:
 800add0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add4:	b08d      	sub	sp, #52	@ 0x34
 800add6:	460c      	mov	r4, r1
 800add8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800addc:	4616      	mov	r6, r2
 800adde:	461f      	mov	r7, r3
 800ade0:	4605      	mov	r5, r0
 800ade2:	f000 ffed 	bl	800bdc0 <_localeconv_r>
 800ade6:	6803      	ldr	r3, [r0, #0]
 800ade8:	9304      	str	r3, [sp, #16]
 800adea:	4618      	mov	r0, r3
 800adec:	f7f5 fa40 	bl	8000270 <strlen>
 800adf0:	2300      	movs	r3, #0
 800adf2:	930a      	str	r3, [sp, #40]	@ 0x28
 800adf4:	f8d8 3000 	ldr.w	r3, [r8]
 800adf8:	9005      	str	r0, [sp, #20]
 800adfa:	3307      	adds	r3, #7
 800adfc:	f023 0307 	bic.w	r3, r3, #7
 800ae00:	f103 0208 	add.w	r2, r3, #8
 800ae04:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ae08:	f8d4 b000 	ldr.w	fp, [r4]
 800ae0c:	f8c8 2000 	str.w	r2, [r8]
 800ae10:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ae18:	9307      	str	r3, [sp, #28]
 800ae1a:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ae22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae26:	4b9c      	ldr	r3, [pc, #624]	@ (800b098 <_printf_float+0x2c8>)
 800ae28:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2c:	f7f5 fe7e 	bl	8000b2c <__aeabi_dcmpun>
 800ae30:	bb70      	cbnz	r0, 800ae90 <_printf_float+0xc0>
 800ae32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae36:	4b98      	ldr	r3, [pc, #608]	@ (800b098 <_printf_float+0x2c8>)
 800ae38:	f04f 32ff 	mov.w	r2, #4294967295
 800ae3c:	f7f5 fe58 	bl	8000af0 <__aeabi_dcmple>
 800ae40:	bb30      	cbnz	r0, 800ae90 <_printf_float+0xc0>
 800ae42:	2200      	movs	r2, #0
 800ae44:	2300      	movs	r3, #0
 800ae46:	4640      	mov	r0, r8
 800ae48:	4649      	mov	r1, r9
 800ae4a:	f7f5 fe47 	bl	8000adc <__aeabi_dcmplt>
 800ae4e:	b110      	cbz	r0, 800ae56 <_printf_float+0x86>
 800ae50:	232d      	movs	r3, #45	@ 0x2d
 800ae52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae56:	4a91      	ldr	r2, [pc, #580]	@ (800b09c <_printf_float+0x2cc>)
 800ae58:	4b91      	ldr	r3, [pc, #580]	@ (800b0a0 <_printf_float+0x2d0>)
 800ae5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ae5e:	bf8c      	ite	hi
 800ae60:	4690      	movhi	r8, r2
 800ae62:	4698      	movls	r8, r3
 800ae64:	2303      	movs	r3, #3
 800ae66:	6123      	str	r3, [r4, #16]
 800ae68:	f02b 0304 	bic.w	r3, fp, #4
 800ae6c:	6023      	str	r3, [r4, #0]
 800ae6e:	f04f 0900 	mov.w	r9, #0
 800ae72:	9700      	str	r7, [sp, #0]
 800ae74:	4633      	mov	r3, r6
 800ae76:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ae78:	4621      	mov	r1, r4
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	f000 f9d2 	bl	800b224 <_printf_common>
 800ae80:	3001      	adds	r0, #1
 800ae82:	f040 808d 	bne.w	800afa0 <_printf_float+0x1d0>
 800ae86:	f04f 30ff 	mov.w	r0, #4294967295
 800ae8a:	b00d      	add	sp, #52	@ 0x34
 800ae8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae90:	4642      	mov	r2, r8
 800ae92:	464b      	mov	r3, r9
 800ae94:	4640      	mov	r0, r8
 800ae96:	4649      	mov	r1, r9
 800ae98:	f7f5 fe48 	bl	8000b2c <__aeabi_dcmpun>
 800ae9c:	b140      	cbz	r0, 800aeb0 <_printf_float+0xe0>
 800ae9e:	464b      	mov	r3, r9
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	bfbc      	itt	lt
 800aea4:	232d      	movlt	r3, #45	@ 0x2d
 800aea6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800aeaa:	4a7e      	ldr	r2, [pc, #504]	@ (800b0a4 <_printf_float+0x2d4>)
 800aeac:	4b7e      	ldr	r3, [pc, #504]	@ (800b0a8 <_printf_float+0x2d8>)
 800aeae:	e7d4      	b.n	800ae5a <_printf_float+0x8a>
 800aeb0:	6863      	ldr	r3, [r4, #4]
 800aeb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800aeb6:	9206      	str	r2, [sp, #24]
 800aeb8:	1c5a      	adds	r2, r3, #1
 800aeba:	d13b      	bne.n	800af34 <_printf_float+0x164>
 800aebc:	2306      	movs	r3, #6
 800aebe:	6063      	str	r3, [r4, #4]
 800aec0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800aec4:	2300      	movs	r3, #0
 800aec6:	6022      	str	r2, [r4, #0]
 800aec8:	9303      	str	r3, [sp, #12]
 800aeca:	ab0a      	add	r3, sp, #40	@ 0x28
 800aecc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800aed0:	ab09      	add	r3, sp, #36	@ 0x24
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	6861      	ldr	r1, [r4, #4]
 800aed6:	ec49 8b10 	vmov	d0, r8, r9
 800aeda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800aede:	4628      	mov	r0, r5
 800aee0:	f7ff fed6 	bl	800ac90 <__cvt>
 800aee4:	9b06      	ldr	r3, [sp, #24]
 800aee6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aee8:	2b47      	cmp	r3, #71	@ 0x47
 800aeea:	4680      	mov	r8, r0
 800aeec:	d129      	bne.n	800af42 <_printf_float+0x172>
 800aeee:	1cc8      	adds	r0, r1, #3
 800aef0:	db02      	blt.n	800aef8 <_printf_float+0x128>
 800aef2:	6863      	ldr	r3, [r4, #4]
 800aef4:	4299      	cmp	r1, r3
 800aef6:	dd41      	ble.n	800af7c <_printf_float+0x1ac>
 800aef8:	f1aa 0a02 	sub.w	sl, sl, #2
 800aefc:	fa5f fa8a 	uxtb.w	sl, sl
 800af00:	3901      	subs	r1, #1
 800af02:	4652      	mov	r2, sl
 800af04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800af08:	9109      	str	r1, [sp, #36]	@ 0x24
 800af0a:	f7ff ff26 	bl	800ad5a <__exponent>
 800af0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af10:	1813      	adds	r3, r2, r0
 800af12:	2a01      	cmp	r2, #1
 800af14:	4681      	mov	r9, r0
 800af16:	6123      	str	r3, [r4, #16]
 800af18:	dc02      	bgt.n	800af20 <_printf_float+0x150>
 800af1a:	6822      	ldr	r2, [r4, #0]
 800af1c:	07d2      	lsls	r2, r2, #31
 800af1e:	d501      	bpl.n	800af24 <_printf_float+0x154>
 800af20:	3301      	adds	r3, #1
 800af22:	6123      	str	r3, [r4, #16]
 800af24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d0a2      	beq.n	800ae72 <_printf_float+0xa2>
 800af2c:	232d      	movs	r3, #45	@ 0x2d
 800af2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af32:	e79e      	b.n	800ae72 <_printf_float+0xa2>
 800af34:	9a06      	ldr	r2, [sp, #24]
 800af36:	2a47      	cmp	r2, #71	@ 0x47
 800af38:	d1c2      	bne.n	800aec0 <_printf_float+0xf0>
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d1c0      	bne.n	800aec0 <_printf_float+0xf0>
 800af3e:	2301      	movs	r3, #1
 800af40:	e7bd      	b.n	800aebe <_printf_float+0xee>
 800af42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af46:	d9db      	bls.n	800af00 <_printf_float+0x130>
 800af48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800af4c:	d118      	bne.n	800af80 <_printf_float+0x1b0>
 800af4e:	2900      	cmp	r1, #0
 800af50:	6863      	ldr	r3, [r4, #4]
 800af52:	dd0b      	ble.n	800af6c <_printf_float+0x19c>
 800af54:	6121      	str	r1, [r4, #16]
 800af56:	b913      	cbnz	r3, 800af5e <_printf_float+0x18e>
 800af58:	6822      	ldr	r2, [r4, #0]
 800af5a:	07d0      	lsls	r0, r2, #31
 800af5c:	d502      	bpl.n	800af64 <_printf_float+0x194>
 800af5e:	3301      	adds	r3, #1
 800af60:	440b      	add	r3, r1
 800af62:	6123      	str	r3, [r4, #16]
 800af64:	65a1      	str	r1, [r4, #88]	@ 0x58
 800af66:	f04f 0900 	mov.w	r9, #0
 800af6a:	e7db      	b.n	800af24 <_printf_float+0x154>
 800af6c:	b913      	cbnz	r3, 800af74 <_printf_float+0x1a4>
 800af6e:	6822      	ldr	r2, [r4, #0]
 800af70:	07d2      	lsls	r2, r2, #31
 800af72:	d501      	bpl.n	800af78 <_printf_float+0x1a8>
 800af74:	3302      	adds	r3, #2
 800af76:	e7f4      	b.n	800af62 <_printf_float+0x192>
 800af78:	2301      	movs	r3, #1
 800af7a:	e7f2      	b.n	800af62 <_printf_float+0x192>
 800af7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800af80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af82:	4299      	cmp	r1, r3
 800af84:	db05      	blt.n	800af92 <_printf_float+0x1c2>
 800af86:	6823      	ldr	r3, [r4, #0]
 800af88:	6121      	str	r1, [r4, #16]
 800af8a:	07d8      	lsls	r0, r3, #31
 800af8c:	d5ea      	bpl.n	800af64 <_printf_float+0x194>
 800af8e:	1c4b      	adds	r3, r1, #1
 800af90:	e7e7      	b.n	800af62 <_printf_float+0x192>
 800af92:	2900      	cmp	r1, #0
 800af94:	bfd4      	ite	le
 800af96:	f1c1 0202 	rsble	r2, r1, #2
 800af9a:	2201      	movgt	r2, #1
 800af9c:	4413      	add	r3, r2
 800af9e:	e7e0      	b.n	800af62 <_printf_float+0x192>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	055a      	lsls	r2, r3, #21
 800afa4:	d407      	bmi.n	800afb6 <_printf_float+0x1e6>
 800afa6:	6923      	ldr	r3, [r4, #16]
 800afa8:	4642      	mov	r2, r8
 800afaa:	4631      	mov	r1, r6
 800afac:	4628      	mov	r0, r5
 800afae:	47b8      	blx	r7
 800afb0:	3001      	adds	r0, #1
 800afb2:	d12b      	bne.n	800b00c <_printf_float+0x23c>
 800afb4:	e767      	b.n	800ae86 <_printf_float+0xb6>
 800afb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800afba:	f240 80dd 	bls.w	800b178 <_printf_float+0x3a8>
 800afbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800afc2:	2200      	movs	r2, #0
 800afc4:	2300      	movs	r3, #0
 800afc6:	f7f5 fd7f 	bl	8000ac8 <__aeabi_dcmpeq>
 800afca:	2800      	cmp	r0, #0
 800afcc:	d033      	beq.n	800b036 <_printf_float+0x266>
 800afce:	4a37      	ldr	r2, [pc, #220]	@ (800b0ac <_printf_float+0x2dc>)
 800afd0:	2301      	movs	r3, #1
 800afd2:	4631      	mov	r1, r6
 800afd4:	4628      	mov	r0, r5
 800afd6:	47b8      	blx	r7
 800afd8:	3001      	adds	r0, #1
 800afda:	f43f af54 	beq.w	800ae86 <_printf_float+0xb6>
 800afde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800afe2:	4543      	cmp	r3, r8
 800afe4:	db02      	blt.n	800afec <_printf_float+0x21c>
 800afe6:	6823      	ldr	r3, [r4, #0]
 800afe8:	07d8      	lsls	r0, r3, #31
 800afea:	d50f      	bpl.n	800b00c <_printf_float+0x23c>
 800afec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aff0:	4631      	mov	r1, r6
 800aff2:	4628      	mov	r0, r5
 800aff4:	47b8      	blx	r7
 800aff6:	3001      	adds	r0, #1
 800aff8:	f43f af45 	beq.w	800ae86 <_printf_float+0xb6>
 800affc:	f04f 0900 	mov.w	r9, #0
 800b000:	f108 38ff 	add.w	r8, r8, #4294967295
 800b004:	f104 0a1a 	add.w	sl, r4, #26
 800b008:	45c8      	cmp	r8, r9
 800b00a:	dc09      	bgt.n	800b020 <_printf_float+0x250>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	079b      	lsls	r3, r3, #30
 800b010:	f100 8103 	bmi.w	800b21a <_printf_float+0x44a>
 800b014:	68e0      	ldr	r0, [r4, #12]
 800b016:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b018:	4298      	cmp	r0, r3
 800b01a:	bfb8      	it	lt
 800b01c:	4618      	movlt	r0, r3
 800b01e:	e734      	b.n	800ae8a <_printf_float+0xba>
 800b020:	2301      	movs	r3, #1
 800b022:	4652      	mov	r2, sl
 800b024:	4631      	mov	r1, r6
 800b026:	4628      	mov	r0, r5
 800b028:	47b8      	blx	r7
 800b02a:	3001      	adds	r0, #1
 800b02c:	f43f af2b 	beq.w	800ae86 <_printf_float+0xb6>
 800b030:	f109 0901 	add.w	r9, r9, #1
 800b034:	e7e8      	b.n	800b008 <_printf_float+0x238>
 800b036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b038:	2b00      	cmp	r3, #0
 800b03a:	dc39      	bgt.n	800b0b0 <_printf_float+0x2e0>
 800b03c:	4a1b      	ldr	r2, [pc, #108]	@ (800b0ac <_printf_float+0x2dc>)
 800b03e:	2301      	movs	r3, #1
 800b040:	4631      	mov	r1, r6
 800b042:	4628      	mov	r0, r5
 800b044:	47b8      	blx	r7
 800b046:	3001      	adds	r0, #1
 800b048:	f43f af1d 	beq.w	800ae86 <_printf_float+0xb6>
 800b04c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b050:	ea59 0303 	orrs.w	r3, r9, r3
 800b054:	d102      	bne.n	800b05c <_printf_float+0x28c>
 800b056:	6823      	ldr	r3, [r4, #0]
 800b058:	07d9      	lsls	r1, r3, #31
 800b05a:	d5d7      	bpl.n	800b00c <_printf_float+0x23c>
 800b05c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b060:	4631      	mov	r1, r6
 800b062:	4628      	mov	r0, r5
 800b064:	47b8      	blx	r7
 800b066:	3001      	adds	r0, #1
 800b068:	f43f af0d 	beq.w	800ae86 <_printf_float+0xb6>
 800b06c:	f04f 0a00 	mov.w	sl, #0
 800b070:	f104 0b1a 	add.w	fp, r4, #26
 800b074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b076:	425b      	negs	r3, r3
 800b078:	4553      	cmp	r3, sl
 800b07a:	dc01      	bgt.n	800b080 <_printf_float+0x2b0>
 800b07c:	464b      	mov	r3, r9
 800b07e:	e793      	b.n	800afa8 <_printf_float+0x1d8>
 800b080:	2301      	movs	r3, #1
 800b082:	465a      	mov	r2, fp
 800b084:	4631      	mov	r1, r6
 800b086:	4628      	mov	r0, r5
 800b088:	47b8      	blx	r7
 800b08a:	3001      	adds	r0, #1
 800b08c:	f43f aefb 	beq.w	800ae86 <_printf_float+0xb6>
 800b090:	f10a 0a01 	add.w	sl, sl, #1
 800b094:	e7ee      	b.n	800b074 <_printf_float+0x2a4>
 800b096:	bf00      	nop
 800b098:	7fefffff 	.word	0x7fefffff
 800b09c:	08011134 	.word	0x08011134
 800b0a0:	08011130 	.word	0x08011130
 800b0a4:	0801113c 	.word	0x0801113c
 800b0a8:	08011138 	.word	0x08011138
 800b0ac:	08011140 	.word	0x08011140
 800b0b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b0b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b0b6:	4553      	cmp	r3, sl
 800b0b8:	bfa8      	it	ge
 800b0ba:	4653      	movge	r3, sl
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	4699      	mov	r9, r3
 800b0c0:	dc36      	bgt.n	800b130 <_printf_float+0x360>
 800b0c2:	f04f 0b00 	mov.w	fp, #0
 800b0c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0ca:	f104 021a 	add.w	r2, r4, #26
 800b0ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b0d0:	9306      	str	r3, [sp, #24]
 800b0d2:	eba3 0309 	sub.w	r3, r3, r9
 800b0d6:	455b      	cmp	r3, fp
 800b0d8:	dc31      	bgt.n	800b13e <_printf_float+0x36e>
 800b0da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0dc:	459a      	cmp	sl, r3
 800b0de:	dc3a      	bgt.n	800b156 <_printf_float+0x386>
 800b0e0:	6823      	ldr	r3, [r4, #0]
 800b0e2:	07da      	lsls	r2, r3, #31
 800b0e4:	d437      	bmi.n	800b156 <_printf_float+0x386>
 800b0e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0e8:	ebaa 0903 	sub.w	r9, sl, r3
 800b0ec:	9b06      	ldr	r3, [sp, #24]
 800b0ee:	ebaa 0303 	sub.w	r3, sl, r3
 800b0f2:	4599      	cmp	r9, r3
 800b0f4:	bfa8      	it	ge
 800b0f6:	4699      	movge	r9, r3
 800b0f8:	f1b9 0f00 	cmp.w	r9, #0
 800b0fc:	dc33      	bgt.n	800b166 <_printf_float+0x396>
 800b0fe:	f04f 0800 	mov.w	r8, #0
 800b102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b106:	f104 0b1a 	add.w	fp, r4, #26
 800b10a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b10c:	ebaa 0303 	sub.w	r3, sl, r3
 800b110:	eba3 0309 	sub.w	r3, r3, r9
 800b114:	4543      	cmp	r3, r8
 800b116:	f77f af79 	ble.w	800b00c <_printf_float+0x23c>
 800b11a:	2301      	movs	r3, #1
 800b11c:	465a      	mov	r2, fp
 800b11e:	4631      	mov	r1, r6
 800b120:	4628      	mov	r0, r5
 800b122:	47b8      	blx	r7
 800b124:	3001      	adds	r0, #1
 800b126:	f43f aeae 	beq.w	800ae86 <_printf_float+0xb6>
 800b12a:	f108 0801 	add.w	r8, r8, #1
 800b12e:	e7ec      	b.n	800b10a <_printf_float+0x33a>
 800b130:	4642      	mov	r2, r8
 800b132:	4631      	mov	r1, r6
 800b134:	4628      	mov	r0, r5
 800b136:	47b8      	blx	r7
 800b138:	3001      	adds	r0, #1
 800b13a:	d1c2      	bne.n	800b0c2 <_printf_float+0x2f2>
 800b13c:	e6a3      	b.n	800ae86 <_printf_float+0xb6>
 800b13e:	2301      	movs	r3, #1
 800b140:	4631      	mov	r1, r6
 800b142:	4628      	mov	r0, r5
 800b144:	9206      	str	r2, [sp, #24]
 800b146:	47b8      	blx	r7
 800b148:	3001      	adds	r0, #1
 800b14a:	f43f ae9c 	beq.w	800ae86 <_printf_float+0xb6>
 800b14e:	9a06      	ldr	r2, [sp, #24]
 800b150:	f10b 0b01 	add.w	fp, fp, #1
 800b154:	e7bb      	b.n	800b0ce <_printf_float+0x2fe>
 800b156:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b15a:	4631      	mov	r1, r6
 800b15c:	4628      	mov	r0, r5
 800b15e:	47b8      	blx	r7
 800b160:	3001      	adds	r0, #1
 800b162:	d1c0      	bne.n	800b0e6 <_printf_float+0x316>
 800b164:	e68f      	b.n	800ae86 <_printf_float+0xb6>
 800b166:	9a06      	ldr	r2, [sp, #24]
 800b168:	464b      	mov	r3, r9
 800b16a:	4442      	add	r2, r8
 800b16c:	4631      	mov	r1, r6
 800b16e:	4628      	mov	r0, r5
 800b170:	47b8      	blx	r7
 800b172:	3001      	adds	r0, #1
 800b174:	d1c3      	bne.n	800b0fe <_printf_float+0x32e>
 800b176:	e686      	b.n	800ae86 <_printf_float+0xb6>
 800b178:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b17c:	f1ba 0f01 	cmp.w	sl, #1
 800b180:	dc01      	bgt.n	800b186 <_printf_float+0x3b6>
 800b182:	07db      	lsls	r3, r3, #31
 800b184:	d536      	bpl.n	800b1f4 <_printf_float+0x424>
 800b186:	2301      	movs	r3, #1
 800b188:	4642      	mov	r2, r8
 800b18a:	4631      	mov	r1, r6
 800b18c:	4628      	mov	r0, r5
 800b18e:	47b8      	blx	r7
 800b190:	3001      	adds	r0, #1
 800b192:	f43f ae78 	beq.w	800ae86 <_printf_float+0xb6>
 800b196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b19a:	4631      	mov	r1, r6
 800b19c:	4628      	mov	r0, r5
 800b19e:	47b8      	blx	r7
 800b1a0:	3001      	adds	r0, #1
 800b1a2:	f43f ae70 	beq.w	800ae86 <_printf_float+0xb6>
 800b1a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1b2:	f7f5 fc89 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1b6:	b9c0      	cbnz	r0, 800b1ea <_printf_float+0x41a>
 800b1b8:	4653      	mov	r3, sl
 800b1ba:	f108 0201 	add.w	r2, r8, #1
 800b1be:	4631      	mov	r1, r6
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	47b8      	blx	r7
 800b1c4:	3001      	adds	r0, #1
 800b1c6:	d10c      	bne.n	800b1e2 <_printf_float+0x412>
 800b1c8:	e65d      	b.n	800ae86 <_printf_float+0xb6>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	465a      	mov	r2, fp
 800b1ce:	4631      	mov	r1, r6
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	47b8      	blx	r7
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	f43f ae56 	beq.w	800ae86 <_printf_float+0xb6>
 800b1da:	f108 0801 	add.w	r8, r8, #1
 800b1de:	45d0      	cmp	r8, sl
 800b1e0:	dbf3      	blt.n	800b1ca <_printf_float+0x3fa>
 800b1e2:	464b      	mov	r3, r9
 800b1e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b1e8:	e6df      	b.n	800afaa <_printf_float+0x1da>
 800b1ea:	f04f 0800 	mov.w	r8, #0
 800b1ee:	f104 0b1a 	add.w	fp, r4, #26
 800b1f2:	e7f4      	b.n	800b1de <_printf_float+0x40e>
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	4642      	mov	r2, r8
 800b1f8:	e7e1      	b.n	800b1be <_printf_float+0x3ee>
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	464a      	mov	r2, r9
 800b1fe:	4631      	mov	r1, r6
 800b200:	4628      	mov	r0, r5
 800b202:	47b8      	blx	r7
 800b204:	3001      	adds	r0, #1
 800b206:	f43f ae3e 	beq.w	800ae86 <_printf_float+0xb6>
 800b20a:	f108 0801 	add.w	r8, r8, #1
 800b20e:	68e3      	ldr	r3, [r4, #12]
 800b210:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b212:	1a5b      	subs	r3, r3, r1
 800b214:	4543      	cmp	r3, r8
 800b216:	dcf0      	bgt.n	800b1fa <_printf_float+0x42a>
 800b218:	e6fc      	b.n	800b014 <_printf_float+0x244>
 800b21a:	f04f 0800 	mov.w	r8, #0
 800b21e:	f104 0919 	add.w	r9, r4, #25
 800b222:	e7f4      	b.n	800b20e <_printf_float+0x43e>

0800b224 <_printf_common>:
 800b224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b228:	4616      	mov	r6, r2
 800b22a:	4698      	mov	r8, r3
 800b22c:	688a      	ldr	r2, [r1, #8]
 800b22e:	690b      	ldr	r3, [r1, #16]
 800b230:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b234:	4293      	cmp	r3, r2
 800b236:	bfb8      	it	lt
 800b238:	4613      	movlt	r3, r2
 800b23a:	6033      	str	r3, [r6, #0]
 800b23c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b240:	4607      	mov	r7, r0
 800b242:	460c      	mov	r4, r1
 800b244:	b10a      	cbz	r2, 800b24a <_printf_common+0x26>
 800b246:	3301      	adds	r3, #1
 800b248:	6033      	str	r3, [r6, #0]
 800b24a:	6823      	ldr	r3, [r4, #0]
 800b24c:	0699      	lsls	r1, r3, #26
 800b24e:	bf42      	ittt	mi
 800b250:	6833      	ldrmi	r3, [r6, #0]
 800b252:	3302      	addmi	r3, #2
 800b254:	6033      	strmi	r3, [r6, #0]
 800b256:	6825      	ldr	r5, [r4, #0]
 800b258:	f015 0506 	ands.w	r5, r5, #6
 800b25c:	d106      	bne.n	800b26c <_printf_common+0x48>
 800b25e:	f104 0a19 	add.w	sl, r4, #25
 800b262:	68e3      	ldr	r3, [r4, #12]
 800b264:	6832      	ldr	r2, [r6, #0]
 800b266:	1a9b      	subs	r3, r3, r2
 800b268:	42ab      	cmp	r3, r5
 800b26a:	dc26      	bgt.n	800b2ba <_printf_common+0x96>
 800b26c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b270:	6822      	ldr	r2, [r4, #0]
 800b272:	3b00      	subs	r3, #0
 800b274:	bf18      	it	ne
 800b276:	2301      	movne	r3, #1
 800b278:	0692      	lsls	r2, r2, #26
 800b27a:	d42b      	bmi.n	800b2d4 <_printf_common+0xb0>
 800b27c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b280:	4641      	mov	r1, r8
 800b282:	4638      	mov	r0, r7
 800b284:	47c8      	blx	r9
 800b286:	3001      	adds	r0, #1
 800b288:	d01e      	beq.n	800b2c8 <_printf_common+0xa4>
 800b28a:	6823      	ldr	r3, [r4, #0]
 800b28c:	6922      	ldr	r2, [r4, #16]
 800b28e:	f003 0306 	and.w	r3, r3, #6
 800b292:	2b04      	cmp	r3, #4
 800b294:	bf02      	ittt	eq
 800b296:	68e5      	ldreq	r5, [r4, #12]
 800b298:	6833      	ldreq	r3, [r6, #0]
 800b29a:	1aed      	subeq	r5, r5, r3
 800b29c:	68a3      	ldr	r3, [r4, #8]
 800b29e:	bf0c      	ite	eq
 800b2a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2a4:	2500      	movne	r5, #0
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	bfc4      	itt	gt
 800b2aa:	1a9b      	subgt	r3, r3, r2
 800b2ac:	18ed      	addgt	r5, r5, r3
 800b2ae:	2600      	movs	r6, #0
 800b2b0:	341a      	adds	r4, #26
 800b2b2:	42b5      	cmp	r5, r6
 800b2b4:	d11a      	bne.n	800b2ec <_printf_common+0xc8>
 800b2b6:	2000      	movs	r0, #0
 800b2b8:	e008      	b.n	800b2cc <_printf_common+0xa8>
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	4652      	mov	r2, sl
 800b2be:	4641      	mov	r1, r8
 800b2c0:	4638      	mov	r0, r7
 800b2c2:	47c8      	blx	r9
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	d103      	bne.n	800b2d0 <_printf_common+0xac>
 800b2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2d0:	3501      	adds	r5, #1
 800b2d2:	e7c6      	b.n	800b262 <_printf_common+0x3e>
 800b2d4:	18e1      	adds	r1, r4, r3
 800b2d6:	1c5a      	adds	r2, r3, #1
 800b2d8:	2030      	movs	r0, #48	@ 0x30
 800b2da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2de:	4422      	add	r2, r4
 800b2e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2e8:	3302      	adds	r3, #2
 800b2ea:	e7c7      	b.n	800b27c <_printf_common+0x58>
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	4622      	mov	r2, r4
 800b2f0:	4641      	mov	r1, r8
 800b2f2:	4638      	mov	r0, r7
 800b2f4:	47c8      	blx	r9
 800b2f6:	3001      	adds	r0, #1
 800b2f8:	d0e6      	beq.n	800b2c8 <_printf_common+0xa4>
 800b2fa:	3601      	adds	r6, #1
 800b2fc:	e7d9      	b.n	800b2b2 <_printf_common+0x8e>
	...

0800b300 <_printf_i>:
 800b300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b304:	7e0f      	ldrb	r7, [r1, #24]
 800b306:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b308:	2f78      	cmp	r7, #120	@ 0x78
 800b30a:	4691      	mov	r9, r2
 800b30c:	4680      	mov	r8, r0
 800b30e:	460c      	mov	r4, r1
 800b310:	469a      	mov	sl, r3
 800b312:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b316:	d807      	bhi.n	800b328 <_printf_i+0x28>
 800b318:	2f62      	cmp	r7, #98	@ 0x62
 800b31a:	d80a      	bhi.n	800b332 <_printf_i+0x32>
 800b31c:	2f00      	cmp	r7, #0
 800b31e:	f000 80d1 	beq.w	800b4c4 <_printf_i+0x1c4>
 800b322:	2f58      	cmp	r7, #88	@ 0x58
 800b324:	f000 80b8 	beq.w	800b498 <_printf_i+0x198>
 800b328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b32c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b330:	e03a      	b.n	800b3a8 <_printf_i+0xa8>
 800b332:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b336:	2b15      	cmp	r3, #21
 800b338:	d8f6      	bhi.n	800b328 <_printf_i+0x28>
 800b33a:	a101      	add	r1, pc, #4	@ (adr r1, 800b340 <_printf_i+0x40>)
 800b33c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b340:	0800b399 	.word	0x0800b399
 800b344:	0800b3ad 	.word	0x0800b3ad
 800b348:	0800b329 	.word	0x0800b329
 800b34c:	0800b329 	.word	0x0800b329
 800b350:	0800b329 	.word	0x0800b329
 800b354:	0800b329 	.word	0x0800b329
 800b358:	0800b3ad 	.word	0x0800b3ad
 800b35c:	0800b329 	.word	0x0800b329
 800b360:	0800b329 	.word	0x0800b329
 800b364:	0800b329 	.word	0x0800b329
 800b368:	0800b329 	.word	0x0800b329
 800b36c:	0800b4ab 	.word	0x0800b4ab
 800b370:	0800b3d7 	.word	0x0800b3d7
 800b374:	0800b465 	.word	0x0800b465
 800b378:	0800b329 	.word	0x0800b329
 800b37c:	0800b329 	.word	0x0800b329
 800b380:	0800b4cd 	.word	0x0800b4cd
 800b384:	0800b329 	.word	0x0800b329
 800b388:	0800b3d7 	.word	0x0800b3d7
 800b38c:	0800b329 	.word	0x0800b329
 800b390:	0800b329 	.word	0x0800b329
 800b394:	0800b46d 	.word	0x0800b46d
 800b398:	6833      	ldr	r3, [r6, #0]
 800b39a:	1d1a      	adds	r2, r3, #4
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	6032      	str	r2, [r6, #0]
 800b3a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	e09c      	b.n	800b4e6 <_printf_i+0x1e6>
 800b3ac:	6833      	ldr	r3, [r6, #0]
 800b3ae:	6820      	ldr	r0, [r4, #0]
 800b3b0:	1d19      	adds	r1, r3, #4
 800b3b2:	6031      	str	r1, [r6, #0]
 800b3b4:	0606      	lsls	r6, r0, #24
 800b3b6:	d501      	bpl.n	800b3bc <_printf_i+0xbc>
 800b3b8:	681d      	ldr	r5, [r3, #0]
 800b3ba:	e003      	b.n	800b3c4 <_printf_i+0xc4>
 800b3bc:	0645      	lsls	r5, r0, #25
 800b3be:	d5fb      	bpl.n	800b3b8 <_printf_i+0xb8>
 800b3c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3c4:	2d00      	cmp	r5, #0
 800b3c6:	da03      	bge.n	800b3d0 <_printf_i+0xd0>
 800b3c8:	232d      	movs	r3, #45	@ 0x2d
 800b3ca:	426d      	negs	r5, r5
 800b3cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3d0:	4858      	ldr	r0, [pc, #352]	@ (800b534 <_printf_i+0x234>)
 800b3d2:	230a      	movs	r3, #10
 800b3d4:	e011      	b.n	800b3fa <_printf_i+0xfa>
 800b3d6:	6821      	ldr	r1, [r4, #0]
 800b3d8:	6833      	ldr	r3, [r6, #0]
 800b3da:	0608      	lsls	r0, r1, #24
 800b3dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3e0:	d402      	bmi.n	800b3e8 <_printf_i+0xe8>
 800b3e2:	0649      	lsls	r1, r1, #25
 800b3e4:	bf48      	it	mi
 800b3e6:	b2ad      	uxthmi	r5, r5
 800b3e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3ea:	4852      	ldr	r0, [pc, #328]	@ (800b534 <_printf_i+0x234>)
 800b3ec:	6033      	str	r3, [r6, #0]
 800b3ee:	bf14      	ite	ne
 800b3f0:	230a      	movne	r3, #10
 800b3f2:	2308      	moveq	r3, #8
 800b3f4:	2100      	movs	r1, #0
 800b3f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b3fa:	6866      	ldr	r6, [r4, #4]
 800b3fc:	60a6      	str	r6, [r4, #8]
 800b3fe:	2e00      	cmp	r6, #0
 800b400:	db05      	blt.n	800b40e <_printf_i+0x10e>
 800b402:	6821      	ldr	r1, [r4, #0]
 800b404:	432e      	orrs	r6, r5
 800b406:	f021 0104 	bic.w	r1, r1, #4
 800b40a:	6021      	str	r1, [r4, #0]
 800b40c:	d04b      	beq.n	800b4a6 <_printf_i+0x1a6>
 800b40e:	4616      	mov	r6, r2
 800b410:	fbb5 f1f3 	udiv	r1, r5, r3
 800b414:	fb03 5711 	mls	r7, r3, r1, r5
 800b418:	5dc7      	ldrb	r7, [r0, r7]
 800b41a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b41e:	462f      	mov	r7, r5
 800b420:	42bb      	cmp	r3, r7
 800b422:	460d      	mov	r5, r1
 800b424:	d9f4      	bls.n	800b410 <_printf_i+0x110>
 800b426:	2b08      	cmp	r3, #8
 800b428:	d10b      	bne.n	800b442 <_printf_i+0x142>
 800b42a:	6823      	ldr	r3, [r4, #0]
 800b42c:	07df      	lsls	r7, r3, #31
 800b42e:	d508      	bpl.n	800b442 <_printf_i+0x142>
 800b430:	6923      	ldr	r3, [r4, #16]
 800b432:	6861      	ldr	r1, [r4, #4]
 800b434:	4299      	cmp	r1, r3
 800b436:	bfde      	ittt	le
 800b438:	2330      	movle	r3, #48	@ 0x30
 800b43a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b43e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b442:	1b92      	subs	r2, r2, r6
 800b444:	6122      	str	r2, [r4, #16]
 800b446:	f8cd a000 	str.w	sl, [sp]
 800b44a:	464b      	mov	r3, r9
 800b44c:	aa03      	add	r2, sp, #12
 800b44e:	4621      	mov	r1, r4
 800b450:	4640      	mov	r0, r8
 800b452:	f7ff fee7 	bl	800b224 <_printf_common>
 800b456:	3001      	adds	r0, #1
 800b458:	d14a      	bne.n	800b4f0 <_printf_i+0x1f0>
 800b45a:	f04f 30ff 	mov.w	r0, #4294967295
 800b45e:	b004      	add	sp, #16
 800b460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	f043 0320 	orr.w	r3, r3, #32
 800b46a:	6023      	str	r3, [r4, #0]
 800b46c:	4832      	ldr	r0, [pc, #200]	@ (800b538 <_printf_i+0x238>)
 800b46e:	2778      	movs	r7, #120	@ 0x78
 800b470:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b474:	6823      	ldr	r3, [r4, #0]
 800b476:	6831      	ldr	r1, [r6, #0]
 800b478:	061f      	lsls	r7, r3, #24
 800b47a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b47e:	d402      	bmi.n	800b486 <_printf_i+0x186>
 800b480:	065f      	lsls	r7, r3, #25
 800b482:	bf48      	it	mi
 800b484:	b2ad      	uxthmi	r5, r5
 800b486:	6031      	str	r1, [r6, #0]
 800b488:	07d9      	lsls	r1, r3, #31
 800b48a:	bf44      	itt	mi
 800b48c:	f043 0320 	orrmi.w	r3, r3, #32
 800b490:	6023      	strmi	r3, [r4, #0]
 800b492:	b11d      	cbz	r5, 800b49c <_printf_i+0x19c>
 800b494:	2310      	movs	r3, #16
 800b496:	e7ad      	b.n	800b3f4 <_printf_i+0xf4>
 800b498:	4826      	ldr	r0, [pc, #152]	@ (800b534 <_printf_i+0x234>)
 800b49a:	e7e9      	b.n	800b470 <_printf_i+0x170>
 800b49c:	6823      	ldr	r3, [r4, #0]
 800b49e:	f023 0320 	bic.w	r3, r3, #32
 800b4a2:	6023      	str	r3, [r4, #0]
 800b4a4:	e7f6      	b.n	800b494 <_printf_i+0x194>
 800b4a6:	4616      	mov	r6, r2
 800b4a8:	e7bd      	b.n	800b426 <_printf_i+0x126>
 800b4aa:	6833      	ldr	r3, [r6, #0]
 800b4ac:	6825      	ldr	r5, [r4, #0]
 800b4ae:	6961      	ldr	r1, [r4, #20]
 800b4b0:	1d18      	adds	r0, r3, #4
 800b4b2:	6030      	str	r0, [r6, #0]
 800b4b4:	062e      	lsls	r6, r5, #24
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	d501      	bpl.n	800b4be <_printf_i+0x1be>
 800b4ba:	6019      	str	r1, [r3, #0]
 800b4bc:	e002      	b.n	800b4c4 <_printf_i+0x1c4>
 800b4be:	0668      	lsls	r0, r5, #25
 800b4c0:	d5fb      	bpl.n	800b4ba <_printf_i+0x1ba>
 800b4c2:	8019      	strh	r1, [r3, #0]
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	6123      	str	r3, [r4, #16]
 800b4c8:	4616      	mov	r6, r2
 800b4ca:	e7bc      	b.n	800b446 <_printf_i+0x146>
 800b4cc:	6833      	ldr	r3, [r6, #0]
 800b4ce:	1d1a      	adds	r2, r3, #4
 800b4d0:	6032      	str	r2, [r6, #0]
 800b4d2:	681e      	ldr	r6, [r3, #0]
 800b4d4:	6862      	ldr	r2, [r4, #4]
 800b4d6:	2100      	movs	r1, #0
 800b4d8:	4630      	mov	r0, r6
 800b4da:	f7f4 fe79 	bl	80001d0 <memchr>
 800b4de:	b108      	cbz	r0, 800b4e4 <_printf_i+0x1e4>
 800b4e0:	1b80      	subs	r0, r0, r6
 800b4e2:	6060      	str	r0, [r4, #4]
 800b4e4:	6863      	ldr	r3, [r4, #4]
 800b4e6:	6123      	str	r3, [r4, #16]
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4ee:	e7aa      	b.n	800b446 <_printf_i+0x146>
 800b4f0:	6923      	ldr	r3, [r4, #16]
 800b4f2:	4632      	mov	r2, r6
 800b4f4:	4649      	mov	r1, r9
 800b4f6:	4640      	mov	r0, r8
 800b4f8:	47d0      	blx	sl
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	d0ad      	beq.n	800b45a <_printf_i+0x15a>
 800b4fe:	6823      	ldr	r3, [r4, #0]
 800b500:	079b      	lsls	r3, r3, #30
 800b502:	d413      	bmi.n	800b52c <_printf_i+0x22c>
 800b504:	68e0      	ldr	r0, [r4, #12]
 800b506:	9b03      	ldr	r3, [sp, #12]
 800b508:	4298      	cmp	r0, r3
 800b50a:	bfb8      	it	lt
 800b50c:	4618      	movlt	r0, r3
 800b50e:	e7a6      	b.n	800b45e <_printf_i+0x15e>
 800b510:	2301      	movs	r3, #1
 800b512:	4632      	mov	r2, r6
 800b514:	4649      	mov	r1, r9
 800b516:	4640      	mov	r0, r8
 800b518:	47d0      	blx	sl
 800b51a:	3001      	adds	r0, #1
 800b51c:	d09d      	beq.n	800b45a <_printf_i+0x15a>
 800b51e:	3501      	adds	r5, #1
 800b520:	68e3      	ldr	r3, [r4, #12]
 800b522:	9903      	ldr	r1, [sp, #12]
 800b524:	1a5b      	subs	r3, r3, r1
 800b526:	42ab      	cmp	r3, r5
 800b528:	dcf2      	bgt.n	800b510 <_printf_i+0x210>
 800b52a:	e7eb      	b.n	800b504 <_printf_i+0x204>
 800b52c:	2500      	movs	r5, #0
 800b52e:	f104 0619 	add.w	r6, r4, #25
 800b532:	e7f5      	b.n	800b520 <_printf_i+0x220>
 800b534:	08011142 	.word	0x08011142
 800b538:	08011153 	.word	0x08011153

0800b53c <_scanf_float>:
 800b53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	b087      	sub	sp, #28
 800b542:	4691      	mov	r9, r2
 800b544:	9303      	str	r3, [sp, #12]
 800b546:	688b      	ldr	r3, [r1, #8]
 800b548:	1e5a      	subs	r2, r3, #1
 800b54a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b54e:	bf81      	itttt	hi
 800b550:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b554:	eb03 0b05 	addhi.w	fp, r3, r5
 800b558:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b55c:	608b      	strhi	r3, [r1, #8]
 800b55e:	680b      	ldr	r3, [r1, #0]
 800b560:	460a      	mov	r2, r1
 800b562:	f04f 0500 	mov.w	r5, #0
 800b566:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b56a:	f842 3b1c 	str.w	r3, [r2], #28
 800b56e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b572:	4680      	mov	r8, r0
 800b574:	460c      	mov	r4, r1
 800b576:	bf98      	it	ls
 800b578:	f04f 0b00 	movls.w	fp, #0
 800b57c:	9201      	str	r2, [sp, #4]
 800b57e:	4616      	mov	r6, r2
 800b580:	46aa      	mov	sl, r5
 800b582:	462f      	mov	r7, r5
 800b584:	9502      	str	r5, [sp, #8]
 800b586:	68a2      	ldr	r2, [r4, #8]
 800b588:	b15a      	cbz	r2, 800b5a2 <_scanf_float+0x66>
 800b58a:	f8d9 3000 	ldr.w	r3, [r9]
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	2b4e      	cmp	r3, #78	@ 0x4e
 800b592:	d863      	bhi.n	800b65c <_scanf_float+0x120>
 800b594:	2b40      	cmp	r3, #64	@ 0x40
 800b596:	d83b      	bhi.n	800b610 <_scanf_float+0xd4>
 800b598:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b59c:	b2c8      	uxtb	r0, r1
 800b59e:	280e      	cmp	r0, #14
 800b5a0:	d939      	bls.n	800b616 <_scanf_float+0xda>
 800b5a2:	b11f      	cbz	r7, 800b5ac <_scanf_float+0x70>
 800b5a4:	6823      	ldr	r3, [r4, #0]
 800b5a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5aa:	6023      	str	r3, [r4, #0]
 800b5ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b5b0:	f1ba 0f01 	cmp.w	sl, #1
 800b5b4:	f200 8114 	bhi.w	800b7e0 <_scanf_float+0x2a4>
 800b5b8:	9b01      	ldr	r3, [sp, #4]
 800b5ba:	429e      	cmp	r6, r3
 800b5bc:	f200 8105 	bhi.w	800b7ca <_scanf_float+0x28e>
 800b5c0:	2001      	movs	r0, #1
 800b5c2:	b007      	add	sp, #28
 800b5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5c8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b5cc:	2a0d      	cmp	r2, #13
 800b5ce:	d8e8      	bhi.n	800b5a2 <_scanf_float+0x66>
 800b5d0:	a101      	add	r1, pc, #4	@ (adr r1, 800b5d8 <_scanf_float+0x9c>)
 800b5d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b5d6:	bf00      	nop
 800b5d8:	0800b721 	.word	0x0800b721
 800b5dc:	0800b5a3 	.word	0x0800b5a3
 800b5e0:	0800b5a3 	.word	0x0800b5a3
 800b5e4:	0800b5a3 	.word	0x0800b5a3
 800b5e8:	0800b77d 	.word	0x0800b77d
 800b5ec:	0800b757 	.word	0x0800b757
 800b5f0:	0800b5a3 	.word	0x0800b5a3
 800b5f4:	0800b5a3 	.word	0x0800b5a3
 800b5f8:	0800b72f 	.word	0x0800b72f
 800b5fc:	0800b5a3 	.word	0x0800b5a3
 800b600:	0800b5a3 	.word	0x0800b5a3
 800b604:	0800b5a3 	.word	0x0800b5a3
 800b608:	0800b5a3 	.word	0x0800b5a3
 800b60c:	0800b6eb 	.word	0x0800b6eb
 800b610:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b614:	e7da      	b.n	800b5cc <_scanf_float+0x90>
 800b616:	290e      	cmp	r1, #14
 800b618:	d8c3      	bhi.n	800b5a2 <_scanf_float+0x66>
 800b61a:	a001      	add	r0, pc, #4	@ (adr r0, 800b620 <_scanf_float+0xe4>)
 800b61c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b620:	0800b6db 	.word	0x0800b6db
 800b624:	0800b5a3 	.word	0x0800b5a3
 800b628:	0800b6db 	.word	0x0800b6db
 800b62c:	0800b76b 	.word	0x0800b76b
 800b630:	0800b5a3 	.word	0x0800b5a3
 800b634:	0800b67d 	.word	0x0800b67d
 800b638:	0800b6c1 	.word	0x0800b6c1
 800b63c:	0800b6c1 	.word	0x0800b6c1
 800b640:	0800b6c1 	.word	0x0800b6c1
 800b644:	0800b6c1 	.word	0x0800b6c1
 800b648:	0800b6c1 	.word	0x0800b6c1
 800b64c:	0800b6c1 	.word	0x0800b6c1
 800b650:	0800b6c1 	.word	0x0800b6c1
 800b654:	0800b6c1 	.word	0x0800b6c1
 800b658:	0800b6c1 	.word	0x0800b6c1
 800b65c:	2b6e      	cmp	r3, #110	@ 0x6e
 800b65e:	d809      	bhi.n	800b674 <_scanf_float+0x138>
 800b660:	2b60      	cmp	r3, #96	@ 0x60
 800b662:	d8b1      	bhi.n	800b5c8 <_scanf_float+0x8c>
 800b664:	2b54      	cmp	r3, #84	@ 0x54
 800b666:	d07b      	beq.n	800b760 <_scanf_float+0x224>
 800b668:	2b59      	cmp	r3, #89	@ 0x59
 800b66a:	d19a      	bne.n	800b5a2 <_scanf_float+0x66>
 800b66c:	2d07      	cmp	r5, #7
 800b66e:	d198      	bne.n	800b5a2 <_scanf_float+0x66>
 800b670:	2508      	movs	r5, #8
 800b672:	e02f      	b.n	800b6d4 <_scanf_float+0x198>
 800b674:	2b74      	cmp	r3, #116	@ 0x74
 800b676:	d073      	beq.n	800b760 <_scanf_float+0x224>
 800b678:	2b79      	cmp	r3, #121	@ 0x79
 800b67a:	e7f6      	b.n	800b66a <_scanf_float+0x12e>
 800b67c:	6821      	ldr	r1, [r4, #0]
 800b67e:	05c8      	lsls	r0, r1, #23
 800b680:	d51e      	bpl.n	800b6c0 <_scanf_float+0x184>
 800b682:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b686:	6021      	str	r1, [r4, #0]
 800b688:	3701      	adds	r7, #1
 800b68a:	f1bb 0f00 	cmp.w	fp, #0
 800b68e:	d003      	beq.n	800b698 <_scanf_float+0x15c>
 800b690:	3201      	adds	r2, #1
 800b692:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b696:	60a2      	str	r2, [r4, #8]
 800b698:	68a3      	ldr	r3, [r4, #8]
 800b69a:	3b01      	subs	r3, #1
 800b69c:	60a3      	str	r3, [r4, #8]
 800b69e:	6923      	ldr	r3, [r4, #16]
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	6123      	str	r3, [r4, #16]
 800b6a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f8c9 3004 	str.w	r3, [r9, #4]
 800b6b0:	f340 8082 	ble.w	800b7b8 <_scanf_float+0x27c>
 800b6b4:	f8d9 3000 	ldr.w	r3, [r9]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	f8c9 3000 	str.w	r3, [r9]
 800b6be:	e762      	b.n	800b586 <_scanf_float+0x4a>
 800b6c0:	eb1a 0105 	adds.w	r1, sl, r5
 800b6c4:	f47f af6d 	bne.w	800b5a2 <_scanf_float+0x66>
 800b6c8:	6822      	ldr	r2, [r4, #0]
 800b6ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b6ce:	6022      	str	r2, [r4, #0]
 800b6d0:	460d      	mov	r5, r1
 800b6d2:	468a      	mov	sl, r1
 800b6d4:	f806 3b01 	strb.w	r3, [r6], #1
 800b6d8:	e7de      	b.n	800b698 <_scanf_float+0x15c>
 800b6da:	6822      	ldr	r2, [r4, #0]
 800b6dc:	0610      	lsls	r0, r2, #24
 800b6de:	f57f af60 	bpl.w	800b5a2 <_scanf_float+0x66>
 800b6e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b6e6:	6022      	str	r2, [r4, #0]
 800b6e8:	e7f4      	b.n	800b6d4 <_scanf_float+0x198>
 800b6ea:	f1ba 0f00 	cmp.w	sl, #0
 800b6ee:	d10c      	bne.n	800b70a <_scanf_float+0x1ce>
 800b6f0:	b977      	cbnz	r7, 800b710 <_scanf_float+0x1d4>
 800b6f2:	6822      	ldr	r2, [r4, #0]
 800b6f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b6f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b6fc:	d108      	bne.n	800b710 <_scanf_float+0x1d4>
 800b6fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b702:	6022      	str	r2, [r4, #0]
 800b704:	f04f 0a01 	mov.w	sl, #1
 800b708:	e7e4      	b.n	800b6d4 <_scanf_float+0x198>
 800b70a:	f1ba 0f02 	cmp.w	sl, #2
 800b70e:	d050      	beq.n	800b7b2 <_scanf_float+0x276>
 800b710:	2d01      	cmp	r5, #1
 800b712:	d002      	beq.n	800b71a <_scanf_float+0x1de>
 800b714:	2d04      	cmp	r5, #4
 800b716:	f47f af44 	bne.w	800b5a2 <_scanf_float+0x66>
 800b71a:	3501      	adds	r5, #1
 800b71c:	b2ed      	uxtb	r5, r5
 800b71e:	e7d9      	b.n	800b6d4 <_scanf_float+0x198>
 800b720:	f1ba 0f01 	cmp.w	sl, #1
 800b724:	f47f af3d 	bne.w	800b5a2 <_scanf_float+0x66>
 800b728:	f04f 0a02 	mov.w	sl, #2
 800b72c:	e7d2      	b.n	800b6d4 <_scanf_float+0x198>
 800b72e:	b975      	cbnz	r5, 800b74e <_scanf_float+0x212>
 800b730:	2f00      	cmp	r7, #0
 800b732:	f47f af37 	bne.w	800b5a4 <_scanf_float+0x68>
 800b736:	6822      	ldr	r2, [r4, #0]
 800b738:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b73c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b740:	f040 8103 	bne.w	800b94a <_scanf_float+0x40e>
 800b744:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b748:	6022      	str	r2, [r4, #0]
 800b74a:	2501      	movs	r5, #1
 800b74c:	e7c2      	b.n	800b6d4 <_scanf_float+0x198>
 800b74e:	2d03      	cmp	r5, #3
 800b750:	d0e3      	beq.n	800b71a <_scanf_float+0x1de>
 800b752:	2d05      	cmp	r5, #5
 800b754:	e7df      	b.n	800b716 <_scanf_float+0x1da>
 800b756:	2d02      	cmp	r5, #2
 800b758:	f47f af23 	bne.w	800b5a2 <_scanf_float+0x66>
 800b75c:	2503      	movs	r5, #3
 800b75e:	e7b9      	b.n	800b6d4 <_scanf_float+0x198>
 800b760:	2d06      	cmp	r5, #6
 800b762:	f47f af1e 	bne.w	800b5a2 <_scanf_float+0x66>
 800b766:	2507      	movs	r5, #7
 800b768:	e7b4      	b.n	800b6d4 <_scanf_float+0x198>
 800b76a:	6822      	ldr	r2, [r4, #0]
 800b76c:	0591      	lsls	r1, r2, #22
 800b76e:	f57f af18 	bpl.w	800b5a2 <_scanf_float+0x66>
 800b772:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b776:	6022      	str	r2, [r4, #0]
 800b778:	9702      	str	r7, [sp, #8]
 800b77a:	e7ab      	b.n	800b6d4 <_scanf_float+0x198>
 800b77c:	6822      	ldr	r2, [r4, #0]
 800b77e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b782:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b786:	d005      	beq.n	800b794 <_scanf_float+0x258>
 800b788:	0550      	lsls	r0, r2, #21
 800b78a:	f57f af0a 	bpl.w	800b5a2 <_scanf_float+0x66>
 800b78e:	2f00      	cmp	r7, #0
 800b790:	f000 80db 	beq.w	800b94a <_scanf_float+0x40e>
 800b794:	0591      	lsls	r1, r2, #22
 800b796:	bf58      	it	pl
 800b798:	9902      	ldrpl	r1, [sp, #8]
 800b79a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b79e:	bf58      	it	pl
 800b7a0:	1a79      	subpl	r1, r7, r1
 800b7a2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b7a6:	bf58      	it	pl
 800b7a8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b7ac:	6022      	str	r2, [r4, #0]
 800b7ae:	2700      	movs	r7, #0
 800b7b0:	e790      	b.n	800b6d4 <_scanf_float+0x198>
 800b7b2:	f04f 0a03 	mov.w	sl, #3
 800b7b6:	e78d      	b.n	800b6d4 <_scanf_float+0x198>
 800b7b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b7bc:	4649      	mov	r1, r9
 800b7be:	4640      	mov	r0, r8
 800b7c0:	4798      	blx	r3
 800b7c2:	2800      	cmp	r0, #0
 800b7c4:	f43f aedf 	beq.w	800b586 <_scanf_float+0x4a>
 800b7c8:	e6eb      	b.n	800b5a2 <_scanf_float+0x66>
 800b7ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b7ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b7d2:	464a      	mov	r2, r9
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	4798      	blx	r3
 800b7d8:	6923      	ldr	r3, [r4, #16]
 800b7da:	3b01      	subs	r3, #1
 800b7dc:	6123      	str	r3, [r4, #16]
 800b7de:	e6eb      	b.n	800b5b8 <_scanf_float+0x7c>
 800b7e0:	1e6b      	subs	r3, r5, #1
 800b7e2:	2b06      	cmp	r3, #6
 800b7e4:	d824      	bhi.n	800b830 <_scanf_float+0x2f4>
 800b7e6:	2d02      	cmp	r5, #2
 800b7e8:	d836      	bhi.n	800b858 <_scanf_float+0x31c>
 800b7ea:	9b01      	ldr	r3, [sp, #4]
 800b7ec:	429e      	cmp	r6, r3
 800b7ee:	f67f aee7 	bls.w	800b5c0 <_scanf_float+0x84>
 800b7f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b7f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b7fa:	464a      	mov	r2, r9
 800b7fc:	4640      	mov	r0, r8
 800b7fe:	4798      	blx	r3
 800b800:	6923      	ldr	r3, [r4, #16]
 800b802:	3b01      	subs	r3, #1
 800b804:	6123      	str	r3, [r4, #16]
 800b806:	e7f0      	b.n	800b7ea <_scanf_float+0x2ae>
 800b808:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b80c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b810:	464a      	mov	r2, r9
 800b812:	4640      	mov	r0, r8
 800b814:	4798      	blx	r3
 800b816:	6923      	ldr	r3, [r4, #16]
 800b818:	3b01      	subs	r3, #1
 800b81a:	6123      	str	r3, [r4, #16]
 800b81c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b820:	fa5f fa8a 	uxtb.w	sl, sl
 800b824:	f1ba 0f02 	cmp.w	sl, #2
 800b828:	d1ee      	bne.n	800b808 <_scanf_float+0x2cc>
 800b82a:	3d03      	subs	r5, #3
 800b82c:	b2ed      	uxtb	r5, r5
 800b82e:	1b76      	subs	r6, r6, r5
 800b830:	6823      	ldr	r3, [r4, #0]
 800b832:	05da      	lsls	r2, r3, #23
 800b834:	d530      	bpl.n	800b898 <_scanf_float+0x35c>
 800b836:	055b      	lsls	r3, r3, #21
 800b838:	d511      	bpl.n	800b85e <_scanf_float+0x322>
 800b83a:	9b01      	ldr	r3, [sp, #4]
 800b83c:	429e      	cmp	r6, r3
 800b83e:	f67f aebf 	bls.w	800b5c0 <_scanf_float+0x84>
 800b842:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b846:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b84a:	464a      	mov	r2, r9
 800b84c:	4640      	mov	r0, r8
 800b84e:	4798      	blx	r3
 800b850:	6923      	ldr	r3, [r4, #16]
 800b852:	3b01      	subs	r3, #1
 800b854:	6123      	str	r3, [r4, #16]
 800b856:	e7f0      	b.n	800b83a <_scanf_float+0x2fe>
 800b858:	46aa      	mov	sl, r5
 800b85a:	46b3      	mov	fp, r6
 800b85c:	e7de      	b.n	800b81c <_scanf_float+0x2e0>
 800b85e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b862:	6923      	ldr	r3, [r4, #16]
 800b864:	2965      	cmp	r1, #101	@ 0x65
 800b866:	f103 33ff 	add.w	r3, r3, #4294967295
 800b86a:	f106 35ff 	add.w	r5, r6, #4294967295
 800b86e:	6123      	str	r3, [r4, #16]
 800b870:	d00c      	beq.n	800b88c <_scanf_float+0x350>
 800b872:	2945      	cmp	r1, #69	@ 0x45
 800b874:	d00a      	beq.n	800b88c <_scanf_float+0x350>
 800b876:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b87a:	464a      	mov	r2, r9
 800b87c:	4640      	mov	r0, r8
 800b87e:	4798      	blx	r3
 800b880:	6923      	ldr	r3, [r4, #16]
 800b882:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b886:	3b01      	subs	r3, #1
 800b888:	1eb5      	subs	r5, r6, #2
 800b88a:	6123      	str	r3, [r4, #16]
 800b88c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b890:	464a      	mov	r2, r9
 800b892:	4640      	mov	r0, r8
 800b894:	4798      	blx	r3
 800b896:	462e      	mov	r6, r5
 800b898:	6822      	ldr	r2, [r4, #0]
 800b89a:	f012 0210 	ands.w	r2, r2, #16
 800b89e:	d001      	beq.n	800b8a4 <_scanf_float+0x368>
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	e68e      	b.n	800b5c2 <_scanf_float+0x86>
 800b8a4:	7032      	strb	r2, [r6, #0]
 800b8a6:	6823      	ldr	r3, [r4, #0]
 800b8a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b8ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8b0:	d125      	bne.n	800b8fe <_scanf_float+0x3c2>
 800b8b2:	9b02      	ldr	r3, [sp, #8]
 800b8b4:	429f      	cmp	r7, r3
 800b8b6:	d00a      	beq.n	800b8ce <_scanf_float+0x392>
 800b8b8:	1bda      	subs	r2, r3, r7
 800b8ba:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b8be:	429e      	cmp	r6, r3
 800b8c0:	bf28      	it	cs
 800b8c2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b8c6:	4922      	ldr	r1, [pc, #136]	@ (800b950 <_scanf_float+0x414>)
 800b8c8:	4630      	mov	r0, r6
 800b8ca:	f000 f977 	bl	800bbbc <siprintf>
 800b8ce:	9901      	ldr	r1, [sp, #4]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	4640      	mov	r0, r8
 800b8d4:	f002 fd04 	bl	800e2e0 <_strtod_r>
 800b8d8:	9b03      	ldr	r3, [sp, #12]
 800b8da:	6821      	ldr	r1, [r4, #0]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f011 0f02 	tst.w	r1, #2
 800b8e2:	ec57 6b10 	vmov	r6, r7, d0
 800b8e6:	f103 0204 	add.w	r2, r3, #4
 800b8ea:	d015      	beq.n	800b918 <_scanf_float+0x3dc>
 800b8ec:	9903      	ldr	r1, [sp, #12]
 800b8ee:	600a      	str	r2, [r1, #0]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	e9c3 6700 	strd	r6, r7, [r3]
 800b8f6:	68e3      	ldr	r3, [r4, #12]
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	60e3      	str	r3, [r4, #12]
 800b8fc:	e7d0      	b.n	800b8a0 <_scanf_float+0x364>
 800b8fe:	9b04      	ldr	r3, [sp, #16]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d0e4      	beq.n	800b8ce <_scanf_float+0x392>
 800b904:	9905      	ldr	r1, [sp, #20]
 800b906:	230a      	movs	r3, #10
 800b908:	3101      	adds	r1, #1
 800b90a:	4640      	mov	r0, r8
 800b90c:	f002 fd68 	bl	800e3e0 <_strtol_r>
 800b910:	9b04      	ldr	r3, [sp, #16]
 800b912:	9e05      	ldr	r6, [sp, #20]
 800b914:	1ac2      	subs	r2, r0, r3
 800b916:	e7d0      	b.n	800b8ba <_scanf_float+0x37e>
 800b918:	f011 0f04 	tst.w	r1, #4
 800b91c:	9903      	ldr	r1, [sp, #12]
 800b91e:	600a      	str	r2, [r1, #0]
 800b920:	d1e6      	bne.n	800b8f0 <_scanf_float+0x3b4>
 800b922:	681d      	ldr	r5, [r3, #0]
 800b924:	4632      	mov	r2, r6
 800b926:	463b      	mov	r3, r7
 800b928:	4630      	mov	r0, r6
 800b92a:	4639      	mov	r1, r7
 800b92c:	f7f5 f8fe 	bl	8000b2c <__aeabi_dcmpun>
 800b930:	b128      	cbz	r0, 800b93e <_scanf_float+0x402>
 800b932:	4808      	ldr	r0, [pc, #32]	@ (800b954 <_scanf_float+0x418>)
 800b934:	f000 faca 	bl	800becc <nanf>
 800b938:	ed85 0a00 	vstr	s0, [r5]
 800b93c:	e7db      	b.n	800b8f6 <_scanf_float+0x3ba>
 800b93e:	4630      	mov	r0, r6
 800b940:	4639      	mov	r1, r7
 800b942:	f7f5 f951 	bl	8000be8 <__aeabi_d2f>
 800b946:	6028      	str	r0, [r5, #0]
 800b948:	e7d5      	b.n	800b8f6 <_scanf_float+0x3ba>
 800b94a:	2700      	movs	r7, #0
 800b94c:	e62e      	b.n	800b5ac <_scanf_float+0x70>
 800b94e:	bf00      	nop
 800b950:	08011164 	.word	0x08011164
 800b954:	080112a5 	.word	0x080112a5

0800b958 <std>:
 800b958:	2300      	movs	r3, #0
 800b95a:	b510      	push	{r4, lr}
 800b95c:	4604      	mov	r4, r0
 800b95e:	e9c0 3300 	strd	r3, r3, [r0]
 800b962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b966:	6083      	str	r3, [r0, #8]
 800b968:	8181      	strh	r1, [r0, #12]
 800b96a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b96c:	81c2      	strh	r2, [r0, #14]
 800b96e:	6183      	str	r3, [r0, #24]
 800b970:	4619      	mov	r1, r3
 800b972:	2208      	movs	r2, #8
 800b974:	305c      	adds	r0, #92	@ 0x5c
 800b976:	f000 fa1b 	bl	800bdb0 <memset>
 800b97a:	4b0d      	ldr	r3, [pc, #52]	@ (800b9b0 <std+0x58>)
 800b97c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b97e:	4b0d      	ldr	r3, [pc, #52]	@ (800b9b4 <std+0x5c>)
 800b980:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b982:	4b0d      	ldr	r3, [pc, #52]	@ (800b9b8 <std+0x60>)
 800b984:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b986:	4b0d      	ldr	r3, [pc, #52]	@ (800b9bc <std+0x64>)
 800b988:	6323      	str	r3, [r4, #48]	@ 0x30
 800b98a:	4b0d      	ldr	r3, [pc, #52]	@ (800b9c0 <std+0x68>)
 800b98c:	6224      	str	r4, [r4, #32]
 800b98e:	429c      	cmp	r4, r3
 800b990:	d006      	beq.n	800b9a0 <std+0x48>
 800b992:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b996:	4294      	cmp	r4, r2
 800b998:	d002      	beq.n	800b9a0 <std+0x48>
 800b99a:	33d0      	adds	r3, #208	@ 0xd0
 800b99c:	429c      	cmp	r4, r3
 800b99e:	d105      	bne.n	800b9ac <std+0x54>
 800b9a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b9a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a8:	f000 ba7e 	b.w	800bea8 <__retarget_lock_init_recursive>
 800b9ac:	bd10      	pop	{r4, pc}
 800b9ae:	bf00      	nop
 800b9b0:	0800bc01 	.word	0x0800bc01
 800b9b4:	0800bc23 	.word	0x0800bc23
 800b9b8:	0800bc5b 	.word	0x0800bc5b
 800b9bc:	0800bc7f 	.word	0x0800bc7f
 800b9c0:	20000a48 	.word	0x20000a48

0800b9c4 <stdio_exit_handler>:
 800b9c4:	4a02      	ldr	r2, [pc, #8]	@ (800b9d0 <stdio_exit_handler+0xc>)
 800b9c6:	4903      	ldr	r1, [pc, #12]	@ (800b9d4 <stdio_exit_handler+0x10>)
 800b9c8:	4803      	ldr	r0, [pc, #12]	@ (800b9d8 <stdio_exit_handler+0x14>)
 800b9ca:	f000 b869 	b.w	800baa0 <_fwalk_sglue>
 800b9ce:	bf00      	nop
 800b9d0:	200000a4 	.word	0x200000a4
 800b9d4:	0800ea21 	.word	0x0800ea21
 800b9d8:	200000b4 	.word	0x200000b4

0800b9dc <cleanup_stdio>:
 800b9dc:	6841      	ldr	r1, [r0, #4]
 800b9de:	4b0c      	ldr	r3, [pc, #48]	@ (800ba10 <cleanup_stdio+0x34>)
 800b9e0:	4299      	cmp	r1, r3
 800b9e2:	b510      	push	{r4, lr}
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	d001      	beq.n	800b9ec <cleanup_stdio+0x10>
 800b9e8:	f003 f81a 	bl	800ea20 <_fflush_r>
 800b9ec:	68a1      	ldr	r1, [r4, #8]
 800b9ee:	4b09      	ldr	r3, [pc, #36]	@ (800ba14 <cleanup_stdio+0x38>)
 800b9f0:	4299      	cmp	r1, r3
 800b9f2:	d002      	beq.n	800b9fa <cleanup_stdio+0x1e>
 800b9f4:	4620      	mov	r0, r4
 800b9f6:	f003 f813 	bl	800ea20 <_fflush_r>
 800b9fa:	68e1      	ldr	r1, [r4, #12]
 800b9fc:	4b06      	ldr	r3, [pc, #24]	@ (800ba18 <cleanup_stdio+0x3c>)
 800b9fe:	4299      	cmp	r1, r3
 800ba00:	d004      	beq.n	800ba0c <cleanup_stdio+0x30>
 800ba02:	4620      	mov	r0, r4
 800ba04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba08:	f003 b80a 	b.w	800ea20 <_fflush_r>
 800ba0c:	bd10      	pop	{r4, pc}
 800ba0e:	bf00      	nop
 800ba10:	20000a48 	.word	0x20000a48
 800ba14:	20000ab0 	.word	0x20000ab0
 800ba18:	20000b18 	.word	0x20000b18

0800ba1c <global_stdio_init.part.0>:
 800ba1c:	b510      	push	{r4, lr}
 800ba1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ba4c <global_stdio_init.part.0+0x30>)
 800ba20:	4c0b      	ldr	r4, [pc, #44]	@ (800ba50 <global_stdio_init.part.0+0x34>)
 800ba22:	4a0c      	ldr	r2, [pc, #48]	@ (800ba54 <global_stdio_init.part.0+0x38>)
 800ba24:	601a      	str	r2, [r3, #0]
 800ba26:	4620      	mov	r0, r4
 800ba28:	2200      	movs	r2, #0
 800ba2a:	2104      	movs	r1, #4
 800ba2c:	f7ff ff94 	bl	800b958 <std>
 800ba30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ba34:	2201      	movs	r2, #1
 800ba36:	2109      	movs	r1, #9
 800ba38:	f7ff ff8e 	bl	800b958 <std>
 800ba3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ba40:	2202      	movs	r2, #2
 800ba42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba46:	2112      	movs	r1, #18
 800ba48:	f7ff bf86 	b.w	800b958 <std>
 800ba4c:	20000b80 	.word	0x20000b80
 800ba50:	20000a48 	.word	0x20000a48
 800ba54:	0800b9c5 	.word	0x0800b9c5

0800ba58 <__sfp_lock_acquire>:
 800ba58:	4801      	ldr	r0, [pc, #4]	@ (800ba60 <__sfp_lock_acquire+0x8>)
 800ba5a:	f000 ba26 	b.w	800beaa <__retarget_lock_acquire_recursive>
 800ba5e:	bf00      	nop
 800ba60:	20000b89 	.word	0x20000b89

0800ba64 <__sfp_lock_release>:
 800ba64:	4801      	ldr	r0, [pc, #4]	@ (800ba6c <__sfp_lock_release+0x8>)
 800ba66:	f000 ba21 	b.w	800beac <__retarget_lock_release_recursive>
 800ba6a:	bf00      	nop
 800ba6c:	20000b89 	.word	0x20000b89

0800ba70 <__sinit>:
 800ba70:	b510      	push	{r4, lr}
 800ba72:	4604      	mov	r4, r0
 800ba74:	f7ff fff0 	bl	800ba58 <__sfp_lock_acquire>
 800ba78:	6a23      	ldr	r3, [r4, #32]
 800ba7a:	b11b      	cbz	r3, 800ba84 <__sinit+0x14>
 800ba7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba80:	f7ff bff0 	b.w	800ba64 <__sfp_lock_release>
 800ba84:	4b04      	ldr	r3, [pc, #16]	@ (800ba98 <__sinit+0x28>)
 800ba86:	6223      	str	r3, [r4, #32]
 800ba88:	4b04      	ldr	r3, [pc, #16]	@ (800ba9c <__sinit+0x2c>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d1f5      	bne.n	800ba7c <__sinit+0xc>
 800ba90:	f7ff ffc4 	bl	800ba1c <global_stdio_init.part.0>
 800ba94:	e7f2      	b.n	800ba7c <__sinit+0xc>
 800ba96:	bf00      	nop
 800ba98:	0800b9dd 	.word	0x0800b9dd
 800ba9c:	20000b80 	.word	0x20000b80

0800baa0 <_fwalk_sglue>:
 800baa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baa4:	4607      	mov	r7, r0
 800baa6:	4688      	mov	r8, r1
 800baa8:	4614      	mov	r4, r2
 800baaa:	2600      	movs	r6, #0
 800baac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bab0:	f1b9 0901 	subs.w	r9, r9, #1
 800bab4:	d505      	bpl.n	800bac2 <_fwalk_sglue+0x22>
 800bab6:	6824      	ldr	r4, [r4, #0]
 800bab8:	2c00      	cmp	r4, #0
 800baba:	d1f7      	bne.n	800baac <_fwalk_sglue+0xc>
 800babc:	4630      	mov	r0, r6
 800babe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bac2:	89ab      	ldrh	r3, [r5, #12]
 800bac4:	2b01      	cmp	r3, #1
 800bac6:	d907      	bls.n	800bad8 <_fwalk_sglue+0x38>
 800bac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bacc:	3301      	adds	r3, #1
 800bace:	d003      	beq.n	800bad8 <_fwalk_sglue+0x38>
 800bad0:	4629      	mov	r1, r5
 800bad2:	4638      	mov	r0, r7
 800bad4:	47c0      	blx	r8
 800bad6:	4306      	orrs	r6, r0
 800bad8:	3568      	adds	r5, #104	@ 0x68
 800bada:	e7e9      	b.n	800bab0 <_fwalk_sglue+0x10>

0800badc <iprintf>:
 800badc:	b40f      	push	{r0, r1, r2, r3}
 800bade:	b507      	push	{r0, r1, r2, lr}
 800bae0:	4906      	ldr	r1, [pc, #24]	@ (800bafc <iprintf+0x20>)
 800bae2:	ab04      	add	r3, sp, #16
 800bae4:	6808      	ldr	r0, [r1, #0]
 800bae6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baea:	6881      	ldr	r1, [r0, #8]
 800baec:	9301      	str	r3, [sp, #4]
 800baee:	f002 fdfb 	bl	800e6e8 <_vfiprintf_r>
 800baf2:	b003      	add	sp, #12
 800baf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800baf8:	b004      	add	sp, #16
 800bafa:	4770      	bx	lr
 800bafc:	200000b0 	.word	0x200000b0

0800bb00 <_puts_r>:
 800bb00:	6a03      	ldr	r3, [r0, #32]
 800bb02:	b570      	push	{r4, r5, r6, lr}
 800bb04:	6884      	ldr	r4, [r0, #8]
 800bb06:	4605      	mov	r5, r0
 800bb08:	460e      	mov	r6, r1
 800bb0a:	b90b      	cbnz	r3, 800bb10 <_puts_r+0x10>
 800bb0c:	f7ff ffb0 	bl	800ba70 <__sinit>
 800bb10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb12:	07db      	lsls	r3, r3, #31
 800bb14:	d405      	bmi.n	800bb22 <_puts_r+0x22>
 800bb16:	89a3      	ldrh	r3, [r4, #12]
 800bb18:	0598      	lsls	r0, r3, #22
 800bb1a:	d402      	bmi.n	800bb22 <_puts_r+0x22>
 800bb1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb1e:	f000 f9c4 	bl	800beaa <__retarget_lock_acquire_recursive>
 800bb22:	89a3      	ldrh	r3, [r4, #12]
 800bb24:	0719      	lsls	r1, r3, #28
 800bb26:	d502      	bpl.n	800bb2e <_puts_r+0x2e>
 800bb28:	6923      	ldr	r3, [r4, #16]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d135      	bne.n	800bb9a <_puts_r+0x9a>
 800bb2e:	4621      	mov	r1, r4
 800bb30:	4628      	mov	r0, r5
 800bb32:	f000 f8e7 	bl	800bd04 <__swsetup_r>
 800bb36:	b380      	cbz	r0, 800bb9a <_puts_r+0x9a>
 800bb38:	f04f 35ff 	mov.w	r5, #4294967295
 800bb3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb3e:	07da      	lsls	r2, r3, #31
 800bb40:	d405      	bmi.n	800bb4e <_puts_r+0x4e>
 800bb42:	89a3      	ldrh	r3, [r4, #12]
 800bb44:	059b      	lsls	r3, r3, #22
 800bb46:	d402      	bmi.n	800bb4e <_puts_r+0x4e>
 800bb48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb4a:	f000 f9af 	bl	800beac <__retarget_lock_release_recursive>
 800bb4e:	4628      	mov	r0, r5
 800bb50:	bd70      	pop	{r4, r5, r6, pc}
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	da04      	bge.n	800bb60 <_puts_r+0x60>
 800bb56:	69a2      	ldr	r2, [r4, #24]
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	dc17      	bgt.n	800bb8c <_puts_r+0x8c>
 800bb5c:	290a      	cmp	r1, #10
 800bb5e:	d015      	beq.n	800bb8c <_puts_r+0x8c>
 800bb60:	6823      	ldr	r3, [r4, #0]
 800bb62:	1c5a      	adds	r2, r3, #1
 800bb64:	6022      	str	r2, [r4, #0]
 800bb66:	7019      	strb	r1, [r3, #0]
 800bb68:	68a3      	ldr	r3, [r4, #8]
 800bb6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bb6e:	3b01      	subs	r3, #1
 800bb70:	60a3      	str	r3, [r4, #8]
 800bb72:	2900      	cmp	r1, #0
 800bb74:	d1ed      	bne.n	800bb52 <_puts_r+0x52>
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	da11      	bge.n	800bb9e <_puts_r+0x9e>
 800bb7a:	4622      	mov	r2, r4
 800bb7c:	210a      	movs	r1, #10
 800bb7e:	4628      	mov	r0, r5
 800bb80:	f000 f881 	bl	800bc86 <__swbuf_r>
 800bb84:	3001      	adds	r0, #1
 800bb86:	d0d7      	beq.n	800bb38 <_puts_r+0x38>
 800bb88:	250a      	movs	r5, #10
 800bb8a:	e7d7      	b.n	800bb3c <_puts_r+0x3c>
 800bb8c:	4622      	mov	r2, r4
 800bb8e:	4628      	mov	r0, r5
 800bb90:	f000 f879 	bl	800bc86 <__swbuf_r>
 800bb94:	3001      	adds	r0, #1
 800bb96:	d1e7      	bne.n	800bb68 <_puts_r+0x68>
 800bb98:	e7ce      	b.n	800bb38 <_puts_r+0x38>
 800bb9a:	3e01      	subs	r6, #1
 800bb9c:	e7e4      	b.n	800bb68 <_puts_r+0x68>
 800bb9e:	6823      	ldr	r3, [r4, #0]
 800bba0:	1c5a      	adds	r2, r3, #1
 800bba2:	6022      	str	r2, [r4, #0]
 800bba4:	220a      	movs	r2, #10
 800bba6:	701a      	strb	r2, [r3, #0]
 800bba8:	e7ee      	b.n	800bb88 <_puts_r+0x88>
	...

0800bbac <puts>:
 800bbac:	4b02      	ldr	r3, [pc, #8]	@ (800bbb8 <puts+0xc>)
 800bbae:	4601      	mov	r1, r0
 800bbb0:	6818      	ldr	r0, [r3, #0]
 800bbb2:	f7ff bfa5 	b.w	800bb00 <_puts_r>
 800bbb6:	bf00      	nop
 800bbb8:	200000b0 	.word	0x200000b0

0800bbbc <siprintf>:
 800bbbc:	b40e      	push	{r1, r2, r3}
 800bbbe:	b510      	push	{r4, lr}
 800bbc0:	b09d      	sub	sp, #116	@ 0x74
 800bbc2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bbc4:	9002      	str	r0, [sp, #8]
 800bbc6:	9006      	str	r0, [sp, #24]
 800bbc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bbcc:	480a      	ldr	r0, [pc, #40]	@ (800bbf8 <siprintf+0x3c>)
 800bbce:	9107      	str	r1, [sp, #28]
 800bbd0:	9104      	str	r1, [sp, #16]
 800bbd2:	490a      	ldr	r1, [pc, #40]	@ (800bbfc <siprintf+0x40>)
 800bbd4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbd8:	9105      	str	r1, [sp, #20]
 800bbda:	2400      	movs	r4, #0
 800bbdc:	a902      	add	r1, sp, #8
 800bbde:	6800      	ldr	r0, [r0, #0]
 800bbe0:	9301      	str	r3, [sp, #4]
 800bbe2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bbe4:	f002 fc5a 	bl	800e49c <_svfiprintf_r>
 800bbe8:	9b02      	ldr	r3, [sp, #8]
 800bbea:	701c      	strb	r4, [r3, #0]
 800bbec:	b01d      	add	sp, #116	@ 0x74
 800bbee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbf2:	b003      	add	sp, #12
 800bbf4:	4770      	bx	lr
 800bbf6:	bf00      	nop
 800bbf8:	200000b0 	.word	0x200000b0
 800bbfc:	ffff0208 	.word	0xffff0208

0800bc00 <__sread>:
 800bc00:	b510      	push	{r4, lr}
 800bc02:	460c      	mov	r4, r1
 800bc04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc08:	f000 f900 	bl	800be0c <_read_r>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	bfab      	itete	ge
 800bc10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bc12:	89a3      	ldrhlt	r3, [r4, #12]
 800bc14:	181b      	addge	r3, r3, r0
 800bc16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc1a:	bfac      	ite	ge
 800bc1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc1e:	81a3      	strhlt	r3, [r4, #12]
 800bc20:	bd10      	pop	{r4, pc}

0800bc22 <__swrite>:
 800bc22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc26:	461f      	mov	r7, r3
 800bc28:	898b      	ldrh	r3, [r1, #12]
 800bc2a:	05db      	lsls	r3, r3, #23
 800bc2c:	4605      	mov	r5, r0
 800bc2e:	460c      	mov	r4, r1
 800bc30:	4616      	mov	r6, r2
 800bc32:	d505      	bpl.n	800bc40 <__swrite+0x1e>
 800bc34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc38:	2302      	movs	r3, #2
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f000 f8d4 	bl	800bde8 <_lseek_r>
 800bc40:	89a3      	ldrh	r3, [r4, #12]
 800bc42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc4a:	81a3      	strh	r3, [r4, #12]
 800bc4c:	4632      	mov	r2, r6
 800bc4e:	463b      	mov	r3, r7
 800bc50:	4628      	mov	r0, r5
 800bc52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc56:	f000 b8eb 	b.w	800be30 <_write_r>

0800bc5a <__sseek>:
 800bc5a:	b510      	push	{r4, lr}
 800bc5c:	460c      	mov	r4, r1
 800bc5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc62:	f000 f8c1 	bl	800bde8 <_lseek_r>
 800bc66:	1c43      	adds	r3, r0, #1
 800bc68:	89a3      	ldrh	r3, [r4, #12]
 800bc6a:	bf15      	itete	ne
 800bc6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bc6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bc72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bc76:	81a3      	strheq	r3, [r4, #12]
 800bc78:	bf18      	it	ne
 800bc7a:	81a3      	strhne	r3, [r4, #12]
 800bc7c:	bd10      	pop	{r4, pc}

0800bc7e <__sclose>:
 800bc7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc82:	f000 b8a1 	b.w	800bdc8 <_close_r>

0800bc86 <__swbuf_r>:
 800bc86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc88:	460e      	mov	r6, r1
 800bc8a:	4614      	mov	r4, r2
 800bc8c:	4605      	mov	r5, r0
 800bc8e:	b118      	cbz	r0, 800bc98 <__swbuf_r+0x12>
 800bc90:	6a03      	ldr	r3, [r0, #32]
 800bc92:	b90b      	cbnz	r3, 800bc98 <__swbuf_r+0x12>
 800bc94:	f7ff feec 	bl	800ba70 <__sinit>
 800bc98:	69a3      	ldr	r3, [r4, #24]
 800bc9a:	60a3      	str	r3, [r4, #8]
 800bc9c:	89a3      	ldrh	r3, [r4, #12]
 800bc9e:	071a      	lsls	r2, r3, #28
 800bca0:	d501      	bpl.n	800bca6 <__swbuf_r+0x20>
 800bca2:	6923      	ldr	r3, [r4, #16]
 800bca4:	b943      	cbnz	r3, 800bcb8 <__swbuf_r+0x32>
 800bca6:	4621      	mov	r1, r4
 800bca8:	4628      	mov	r0, r5
 800bcaa:	f000 f82b 	bl	800bd04 <__swsetup_r>
 800bcae:	b118      	cbz	r0, 800bcb8 <__swbuf_r+0x32>
 800bcb0:	f04f 37ff 	mov.w	r7, #4294967295
 800bcb4:	4638      	mov	r0, r7
 800bcb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcb8:	6823      	ldr	r3, [r4, #0]
 800bcba:	6922      	ldr	r2, [r4, #16]
 800bcbc:	1a98      	subs	r0, r3, r2
 800bcbe:	6963      	ldr	r3, [r4, #20]
 800bcc0:	b2f6      	uxtb	r6, r6
 800bcc2:	4283      	cmp	r3, r0
 800bcc4:	4637      	mov	r7, r6
 800bcc6:	dc05      	bgt.n	800bcd4 <__swbuf_r+0x4e>
 800bcc8:	4621      	mov	r1, r4
 800bcca:	4628      	mov	r0, r5
 800bccc:	f002 fea8 	bl	800ea20 <_fflush_r>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	d1ed      	bne.n	800bcb0 <__swbuf_r+0x2a>
 800bcd4:	68a3      	ldr	r3, [r4, #8]
 800bcd6:	3b01      	subs	r3, #1
 800bcd8:	60a3      	str	r3, [r4, #8]
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	1c5a      	adds	r2, r3, #1
 800bcde:	6022      	str	r2, [r4, #0]
 800bce0:	701e      	strb	r6, [r3, #0]
 800bce2:	6962      	ldr	r2, [r4, #20]
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d004      	beq.n	800bcf4 <__swbuf_r+0x6e>
 800bcea:	89a3      	ldrh	r3, [r4, #12]
 800bcec:	07db      	lsls	r3, r3, #31
 800bcee:	d5e1      	bpl.n	800bcb4 <__swbuf_r+0x2e>
 800bcf0:	2e0a      	cmp	r6, #10
 800bcf2:	d1df      	bne.n	800bcb4 <__swbuf_r+0x2e>
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	4628      	mov	r0, r5
 800bcf8:	f002 fe92 	bl	800ea20 <_fflush_r>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	d0d9      	beq.n	800bcb4 <__swbuf_r+0x2e>
 800bd00:	e7d6      	b.n	800bcb0 <__swbuf_r+0x2a>
	...

0800bd04 <__swsetup_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	4b29      	ldr	r3, [pc, #164]	@ (800bdac <__swsetup_r+0xa8>)
 800bd08:	4605      	mov	r5, r0
 800bd0a:	6818      	ldr	r0, [r3, #0]
 800bd0c:	460c      	mov	r4, r1
 800bd0e:	b118      	cbz	r0, 800bd18 <__swsetup_r+0x14>
 800bd10:	6a03      	ldr	r3, [r0, #32]
 800bd12:	b90b      	cbnz	r3, 800bd18 <__swsetup_r+0x14>
 800bd14:	f7ff feac 	bl	800ba70 <__sinit>
 800bd18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd1c:	0719      	lsls	r1, r3, #28
 800bd1e:	d422      	bmi.n	800bd66 <__swsetup_r+0x62>
 800bd20:	06da      	lsls	r2, r3, #27
 800bd22:	d407      	bmi.n	800bd34 <__swsetup_r+0x30>
 800bd24:	2209      	movs	r2, #9
 800bd26:	602a      	str	r2, [r5, #0]
 800bd28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd2c:	81a3      	strh	r3, [r4, #12]
 800bd2e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd32:	e033      	b.n	800bd9c <__swsetup_r+0x98>
 800bd34:	0758      	lsls	r0, r3, #29
 800bd36:	d512      	bpl.n	800bd5e <__swsetup_r+0x5a>
 800bd38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd3a:	b141      	cbz	r1, 800bd4e <__swsetup_r+0x4a>
 800bd3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd40:	4299      	cmp	r1, r3
 800bd42:	d002      	beq.n	800bd4a <__swsetup_r+0x46>
 800bd44:	4628      	mov	r0, r5
 800bd46:	f000 ff1f 	bl	800cb88 <_free_r>
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd4e:	89a3      	ldrh	r3, [r4, #12]
 800bd50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd54:	81a3      	strh	r3, [r4, #12]
 800bd56:	2300      	movs	r3, #0
 800bd58:	6063      	str	r3, [r4, #4]
 800bd5a:	6923      	ldr	r3, [r4, #16]
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	89a3      	ldrh	r3, [r4, #12]
 800bd60:	f043 0308 	orr.w	r3, r3, #8
 800bd64:	81a3      	strh	r3, [r4, #12]
 800bd66:	6923      	ldr	r3, [r4, #16]
 800bd68:	b94b      	cbnz	r3, 800bd7e <__swsetup_r+0x7a>
 800bd6a:	89a3      	ldrh	r3, [r4, #12]
 800bd6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd74:	d003      	beq.n	800bd7e <__swsetup_r+0x7a>
 800bd76:	4621      	mov	r1, r4
 800bd78:	4628      	mov	r0, r5
 800bd7a:	f002 fe9f 	bl	800eabc <__smakebuf_r>
 800bd7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd82:	f013 0201 	ands.w	r2, r3, #1
 800bd86:	d00a      	beq.n	800bd9e <__swsetup_r+0x9a>
 800bd88:	2200      	movs	r2, #0
 800bd8a:	60a2      	str	r2, [r4, #8]
 800bd8c:	6962      	ldr	r2, [r4, #20]
 800bd8e:	4252      	negs	r2, r2
 800bd90:	61a2      	str	r2, [r4, #24]
 800bd92:	6922      	ldr	r2, [r4, #16]
 800bd94:	b942      	cbnz	r2, 800bda8 <__swsetup_r+0xa4>
 800bd96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd9a:	d1c5      	bne.n	800bd28 <__swsetup_r+0x24>
 800bd9c:	bd38      	pop	{r3, r4, r5, pc}
 800bd9e:	0799      	lsls	r1, r3, #30
 800bda0:	bf58      	it	pl
 800bda2:	6962      	ldrpl	r2, [r4, #20]
 800bda4:	60a2      	str	r2, [r4, #8]
 800bda6:	e7f4      	b.n	800bd92 <__swsetup_r+0x8e>
 800bda8:	2000      	movs	r0, #0
 800bdaa:	e7f7      	b.n	800bd9c <__swsetup_r+0x98>
 800bdac:	200000b0 	.word	0x200000b0

0800bdb0 <memset>:
 800bdb0:	4402      	add	r2, r0
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	4293      	cmp	r3, r2
 800bdb6:	d100      	bne.n	800bdba <memset+0xa>
 800bdb8:	4770      	bx	lr
 800bdba:	f803 1b01 	strb.w	r1, [r3], #1
 800bdbe:	e7f9      	b.n	800bdb4 <memset+0x4>

0800bdc0 <_localeconv_r>:
 800bdc0:	4800      	ldr	r0, [pc, #0]	@ (800bdc4 <_localeconv_r+0x4>)
 800bdc2:	4770      	bx	lr
 800bdc4:	200001f0 	.word	0x200001f0

0800bdc8 <_close_r>:
 800bdc8:	b538      	push	{r3, r4, r5, lr}
 800bdca:	4d06      	ldr	r5, [pc, #24]	@ (800bde4 <_close_r+0x1c>)
 800bdcc:	2300      	movs	r3, #0
 800bdce:	4604      	mov	r4, r0
 800bdd0:	4608      	mov	r0, r1
 800bdd2:	602b      	str	r3, [r5, #0]
 800bdd4:	f7f9 ff40 	bl	8005c58 <_close>
 800bdd8:	1c43      	adds	r3, r0, #1
 800bdda:	d102      	bne.n	800bde2 <_close_r+0x1a>
 800bddc:	682b      	ldr	r3, [r5, #0]
 800bdde:	b103      	cbz	r3, 800bde2 <_close_r+0x1a>
 800bde0:	6023      	str	r3, [r4, #0]
 800bde2:	bd38      	pop	{r3, r4, r5, pc}
 800bde4:	20000b84 	.word	0x20000b84

0800bde8 <_lseek_r>:
 800bde8:	b538      	push	{r3, r4, r5, lr}
 800bdea:	4d07      	ldr	r5, [pc, #28]	@ (800be08 <_lseek_r+0x20>)
 800bdec:	4604      	mov	r4, r0
 800bdee:	4608      	mov	r0, r1
 800bdf0:	4611      	mov	r1, r2
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	602a      	str	r2, [r5, #0]
 800bdf6:	461a      	mov	r2, r3
 800bdf8:	f7f9 ff55 	bl	8005ca6 <_lseek>
 800bdfc:	1c43      	adds	r3, r0, #1
 800bdfe:	d102      	bne.n	800be06 <_lseek_r+0x1e>
 800be00:	682b      	ldr	r3, [r5, #0]
 800be02:	b103      	cbz	r3, 800be06 <_lseek_r+0x1e>
 800be04:	6023      	str	r3, [r4, #0]
 800be06:	bd38      	pop	{r3, r4, r5, pc}
 800be08:	20000b84 	.word	0x20000b84

0800be0c <_read_r>:
 800be0c:	b538      	push	{r3, r4, r5, lr}
 800be0e:	4d07      	ldr	r5, [pc, #28]	@ (800be2c <_read_r+0x20>)
 800be10:	4604      	mov	r4, r0
 800be12:	4608      	mov	r0, r1
 800be14:	4611      	mov	r1, r2
 800be16:	2200      	movs	r2, #0
 800be18:	602a      	str	r2, [r5, #0]
 800be1a:	461a      	mov	r2, r3
 800be1c:	f7f9 feff 	bl	8005c1e <_read>
 800be20:	1c43      	adds	r3, r0, #1
 800be22:	d102      	bne.n	800be2a <_read_r+0x1e>
 800be24:	682b      	ldr	r3, [r5, #0]
 800be26:	b103      	cbz	r3, 800be2a <_read_r+0x1e>
 800be28:	6023      	str	r3, [r4, #0]
 800be2a:	bd38      	pop	{r3, r4, r5, pc}
 800be2c:	20000b84 	.word	0x20000b84

0800be30 <_write_r>:
 800be30:	b538      	push	{r3, r4, r5, lr}
 800be32:	4d07      	ldr	r5, [pc, #28]	@ (800be50 <_write_r+0x20>)
 800be34:	4604      	mov	r4, r0
 800be36:	4608      	mov	r0, r1
 800be38:	4611      	mov	r1, r2
 800be3a:	2200      	movs	r2, #0
 800be3c:	602a      	str	r2, [r5, #0]
 800be3e:	461a      	mov	r2, r3
 800be40:	f7f5 feb8 	bl	8001bb4 <_write>
 800be44:	1c43      	adds	r3, r0, #1
 800be46:	d102      	bne.n	800be4e <_write_r+0x1e>
 800be48:	682b      	ldr	r3, [r5, #0]
 800be4a:	b103      	cbz	r3, 800be4e <_write_r+0x1e>
 800be4c:	6023      	str	r3, [r4, #0]
 800be4e:	bd38      	pop	{r3, r4, r5, pc}
 800be50:	20000b84 	.word	0x20000b84

0800be54 <__errno>:
 800be54:	4b01      	ldr	r3, [pc, #4]	@ (800be5c <__errno+0x8>)
 800be56:	6818      	ldr	r0, [r3, #0]
 800be58:	4770      	bx	lr
 800be5a:	bf00      	nop
 800be5c:	200000b0 	.word	0x200000b0

0800be60 <__libc_init_array>:
 800be60:	b570      	push	{r4, r5, r6, lr}
 800be62:	4d0d      	ldr	r5, [pc, #52]	@ (800be98 <__libc_init_array+0x38>)
 800be64:	4c0d      	ldr	r4, [pc, #52]	@ (800be9c <__libc_init_array+0x3c>)
 800be66:	1b64      	subs	r4, r4, r5
 800be68:	10a4      	asrs	r4, r4, #2
 800be6a:	2600      	movs	r6, #0
 800be6c:	42a6      	cmp	r6, r4
 800be6e:	d109      	bne.n	800be84 <__libc_init_array+0x24>
 800be70:	4d0b      	ldr	r5, [pc, #44]	@ (800bea0 <__libc_init_array+0x40>)
 800be72:	4c0c      	ldr	r4, [pc, #48]	@ (800bea4 <__libc_init_array+0x44>)
 800be74:	f003 fe4e 	bl	800fb14 <_init>
 800be78:	1b64      	subs	r4, r4, r5
 800be7a:	10a4      	asrs	r4, r4, #2
 800be7c:	2600      	movs	r6, #0
 800be7e:	42a6      	cmp	r6, r4
 800be80:	d105      	bne.n	800be8e <__libc_init_array+0x2e>
 800be82:	bd70      	pop	{r4, r5, r6, pc}
 800be84:	f855 3b04 	ldr.w	r3, [r5], #4
 800be88:	4798      	blx	r3
 800be8a:	3601      	adds	r6, #1
 800be8c:	e7ee      	b.n	800be6c <__libc_init_array+0xc>
 800be8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800be92:	4798      	blx	r3
 800be94:	3601      	adds	r6, #1
 800be96:	e7f2      	b.n	800be7e <__libc_init_array+0x1e>
 800be98:	080115e8 	.word	0x080115e8
 800be9c:	080115e8 	.word	0x080115e8
 800bea0:	080115e8 	.word	0x080115e8
 800bea4:	080115ec 	.word	0x080115ec

0800bea8 <__retarget_lock_init_recursive>:
 800bea8:	4770      	bx	lr

0800beaa <__retarget_lock_acquire_recursive>:
 800beaa:	4770      	bx	lr

0800beac <__retarget_lock_release_recursive>:
 800beac:	4770      	bx	lr

0800beae <memcpy>:
 800beae:	440a      	add	r2, r1
 800beb0:	4291      	cmp	r1, r2
 800beb2:	f100 33ff 	add.w	r3, r0, #4294967295
 800beb6:	d100      	bne.n	800beba <memcpy+0xc>
 800beb8:	4770      	bx	lr
 800beba:	b510      	push	{r4, lr}
 800bebc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bec0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bec4:	4291      	cmp	r1, r2
 800bec6:	d1f9      	bne.n	800bebc <memcpy+0xe>
 800bec8:	bd10      	pop	{r4, pc}
	...

0800becc <nanf>:
 800becc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bed4 <nanf+0x8>
 800bed0:	4770      	bx	lr
 800bed2:	bf00      	nop
 800bed4:	7fc00000 	.word	0x7fc00000

0800bed8 <quorem>:
 800bed8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bedc:	6903      	ldr	r3, [r0, #16]
 800bede:	690c      	ldr	r4, [r1, #16]
 800bee0:	42a3      	cmp	r3, r4
 800bee2:	4607      	mov	r7, r0
 800bee4:	db7e      	blt.n	800bfe4 <quorem+0x10c>
 800bee6:	3c01      	subs	r4, #1
 800bee8:	f101 0814 	add.w	r8, r1, #20
 800beec:	00a3      	lsls	r3, r4, #2
 800beee:	f100 0514 	add.w	r5, r0, #20
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bef8:	9301      	str	r3, [sp, #4]
 800befa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800befe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf02:	3301      	adds	r3, #1
 800bf04:	429a      	cmp	r2, r3
 800bf06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bf0a:	fbb2 f6f3 	udiv	r6, r2, r3
 800bf0e:	d32e      	bcc.n	800bf6e <quorem+0x96>
 800bf10:	f04f 0a00 	mov.w	sl, #0
 800bf14:	46c4      	mov	ip, r8
 800bf16:	46ae      	mov	lr, r5
 800bf18:	46d3      	mov	fp, sl
 800bf1a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bf1e:	b298      	uxth	r0, r3
 800bf20:	fb06 a000 	mla	r0, r6, r0, sl
 800bf24:	0c02      	lsrs	r2, r0, #16
 800bf26:	0c1b      	lsrs	r3, r3, #16
 800bf28:	fb06 2303 	mla	r3, r6, r3, r2
 800bf2c:	f8de 2000 	ldr.w	r2, [lr]
 800bf30:	b280      	uxth	r0, r0
 800bf32:	b292      	uxth	r2, r2
 800bf34:	1a12      	subs	r2, r2, r0
 800bf36:	445a      	add	r2, fp
 800bf38:	f8de 0000 	ldr.w	r0, [lr]
 800bf3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bf46:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bf4a:	b292      	uxth	r2, r2
 800bf4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bf50:	45e1      	cmp	r9, ip
 800bf52:	f84e 2b04 	str.w	r2, [lr], #4
 800bf56:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bf5a:	d2de      	bcs.n	800bf1a <quorem+0x42>
 800bf5c:	9b00      	ldr	r3, [sp, #0]
 800bf5e:	58eb      	ldr	r3, [r5, r3]
 800bf60:	b92b      	cbnz	r3, 800bf6e <quorem+0x96>
 800bf62:	9b01      	ldr	r3, [sp, #4]
 800bf64:	3b04      	subs	r3, #4
 800bf66:	429d      	cmp	r5, r3
 800bf68:	461a      	mov	r2, r3
 800bf6a:	d32f      	bcc.n	800bfcc <quorem+0xf4>
 800bf6c:	613c      	str	r4, [r7, #16]
 800bf6e:	4638      	mov	r0, r7
 800bf70:	f001 f9c6 	bl	800d300 <__mcmp>
 800bf74:	2800      	cmp	r0, #0
 800bf76:	db25      	blt.n	800bfc4 <quorem+0xec>
 800bf78:	4629      	mov	r1, r5
 800bf7a:	2000      	movs	r0, #0
 800bf7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800bf80:	f8d1 c000 	ldr.w	ip, [r1]
 800bf84:	fa1f fe82 	uxth.w	lr, r2
 800bf88:	fa1f f38c 	uxth.w	r3, ip
 800bf8c:	eba3 030e 	sub.w	r3, r3, lr
 800bf90:	4403      	add	r3, r0
 800bf92:	0c12      	lsrs	r2, r2, #16
 800bf94:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bf98:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bf9c:	b29b      	uxth	r3, r3
 800bf9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfa2:	45c1      	cmp	r9, r8
 800bfa4:	f841 3b04 	str.w	r3, [r1], #4
 800bfa8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bfac:	d2e6      	bcs.n	800bf7c <quorem+0xa4>
 800bfae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfb6:	b922      	cbnz	r2, 800bfc2 <quorem+0xea>
 800bfb8:	3b04      	subs	r3, #4
 800bfba:	429d      	cmp	r5, r3
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	d30b      	bcc.n	800bfd8 <quorem+0x100>
 800bfc0:	613c      	str	r4, [r7, #16]
 800bfc2:	3601      	adds	r6, #1
 800bfc4:	4630      	mov	r0, r6
 800bfc6:	b003      	add	sp, #12
 800bfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfcc:	6812      	ldr	r2, [r2, #0]
 800bfce:	3b04      	subs	r3, #4
 800bfd0:	2a00      	cmp	r2, #0
 800bfd2:	d1cb      	bne.n	800bf6c <quorem+0x94>
 800bfd4:	3c01      	subs	r4, #1
 800bfd6:	e7c6      	b.n	800bf66 <quorem+0x8e>
 800bfd8:	6812      	ldr	r2, [r2, #0]
 800bfda:	3b04      	subs	r3, #4
 800bfdc:	2a00      	cmp	r2, #0
 800bfde:	d1ef      	bne.n	800bfc0 <quorem+0xe8>
 800bfe0:	3c01      	subs	r4, #1
 800bfe2:	e7ea      	b.n	800bfba <quorem+0xe2>
 800bfe4:	2000      	movs	r0, #0
 800bfe6:	e7ee      	b.n	800bfc6 <quorem+0xee>

0800bfe8 <_dtoa_r>:
 800bfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfec:	69c7      	ldr	r7, [r0, #28]
 800bfee:	b097      	sub	sp, #92	@ 0x5c
 800bff0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bff4:	ec55 4b10 	vmov	r4, r5, d0
 800bff8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bffa:	9107      	str	r1, [sp, #28]
 800bffc:	4681      	mov	r9, r0
 800bffe:	920c      	str	r2, [sp, #48]	@ 0x30
 800c000:	9311      	str	r3, [sp, #68]	@ 0x44
 800c002:	b97f      	cbnz	r7, 800c024 <_dtoa_r+0x3c>
 800c004:	2010      	movs	r0, #16
 800c006:	f000 fe09 	bl	800cc1c <malloc>
 800c00a:	4602      	mov	r2, r0
 800c00c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c010:	b920      	cbnz	r0, 800c01c <_dtoa_r+0x34>
 800c012:	4ba9      	ldr	r3, [pc, #676]	@ (800c2b8 <_dtoa_r+0x2d0>)
 800c014:	21ef      	movs	r1, #239	@ 0xef
 800c016:	48a9      	ldr	r0, [pc, #676]	@ (800c2bc <_dtoa_r+0x2d4>)
 800c018:	f002 fdf2 	bl	800ec00 <__assert_func>
 800c01c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c020:	6007      	str	r7, [r0, #0]
 800c022:	60c7      	str	r7, [r0, #12]
 800c024:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c028:	6819      	ldr	r1, [r3, #0]
 800c02a:	b159      	cbz	r1, 800c044 <_dtoa_r+0x5c>
 800c02c:	685a      	ldr	r2, [r3, #4]
 800c02e:	604a      	str	r2, [r1, #4]
 800c030:	2301      	movs	r3, #1
 800c032:	4093      	lsls	r3, r2
 800c034:	608b      	str	r3, [r1, #8]
 800c036:	4648      	mov	r0, r9
 800c038:	f000 fee6 	bl	800ce08 <_Bfree>
 800c03c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c040:	2200      	movs	r2, #0
 800c042:	601a      	str	r2, [r3, #0]
 800c044:	1e2b      	subs	r3, r5, #0
 800c046:	bfb9      	ittee	lt
 800c048:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c04c:	9305      	strlt	r3, [sp, #20]
 800c04e:	2300      	movge	r3, #0
 800c050:	6033      	strge	r3, [r6, #0]
 800c052:	9f05      	ldr	r7, [sp, #20]
 800c054:	4b9a      	ldr	r3, [pc, #616]	@ (800c2c0 <_dtoa_r+0x2d8>)
 800c056:	bfbc      	itt	lt
 800c058:	2201      	movlt	r2, #1
 800c05a:	6032      	strlt	r2, [r6, #0]
 800c05c:	43bb      	bics	r3, r7
 800c05e:	d112      	bne.n	800c086 <_dtoa_r+0x9e>
 800c060:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c062:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c066:	6013      	str	r3, [r2, #0]
 800c068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c06c:	4323      	orrs	r3, r4
 800c06e:	f000 855a 	beq.w	800cb26 <_dtoa_r+0xb3e>
 800c072:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c074:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c2d4 <_dtoa_r+0x2ec>
 800c078:	2b00      	cmp	r3, #0
 800c07a:	f000 855c 	beq.w	800cb36 <_dtoa_r+0xb4e>
 800c07e:	f10a 0303 	add.w	r3, sl, #3
 800c082:	f000 bd56 	b.w	800cb32 <_dtoa_r+0xb4a>
 800c086:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c08a:	2200      	movs	r2, #0
 800c08c:	ec51 0b17 	vmov	r0, r1, d7
 800c090:	2300      	movs	r3, #0
 800c092:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c096:	f7f4 fd17 	bl	8000ac8 <__aeabi_dcmpeq>
 800c09a:	4680      	mov	r8, r0
 800c09c:	b158      	cbz	r0, 800c0b6 <_dtoa_r+0xce>
 800c09e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	6013      	str	r3, [r2, #0]
 800c0a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c0a6:	b113      	cbz	r3, 800c0ae <_dtoa_r+0xc6>
 800c0a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c0aa:	4b86      	ldr	r3, [pc, #536]	@ (800c2c4 <_dtoa_r+0x2dc>)
 800c0ac:	6013      	str	r3, [r2, #0]
 800c0ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c2d8 <_dtoa_r+0x2f0>
 800c0b2:	f000 bd40 	b.w	800cb36 <_dtoa_r+0xb4e>
 800c0b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c0ba:	aa14      	add	r2, sp, #80	@ 0x50
 800c0bc:	a915      	add	r1, sp, #84	@ 0x54
 800c0be:	4648      	mov	r0, r9
 800c0c0:	f001 fa3e 	bl	800d540 <__d2b>
 800c0c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c0c8:	9002      	str	r0, [sp, #8]
 800c0ca:	2e00      	cmp	r6, #0
 800c0cc:	d078      	beq.n	800c1c0 <_dtoa_r+0x1d8>
 800c0ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c0d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c0dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c0e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c0e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	4b76      	ldr	r3, [pc, #472]	@ (800c2c8 <_dtoa_r+0x2e0>)
 800c0ee:	f7f4 f8cb 	bl	8000288 <__aeabi_dsub>
 800c0f2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c2a0 <_dtoa_r+0x2b8>)
 800c0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f8:	f7f4 fa7e 	bl	80005f8 <__aeabi_dmul>
 800c0fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c2a8 <_dtoa_r+0x2c0>)
 800c0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c102:	f7f4 f8c3 	bl	800028c <__adddf3>
 800c106:	4604      	mov	r4, r0
 800c108:	4630      	mov	r0, r6
 800c10a:	460d      	mov	r5, r1
 800c10c:	f7f4 fa0a 	bl	8000524 <__aeabi_i2d>
 800c110:	a367      	add	r3, pc, #412	@ (adr r3, 800c2b0 <_dtoa_r+0x2c8>)
 800c112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c116:	f7f4 fa6f 	bl	80005f8 <__aeabi_dmul>
 800c11a:	4602      	mov	r2, r0
 800c11c:	460b      	mov	r3, r1
 800c11e:	4620      	mov	r0, r4
 800c120:	4629      	mov	r1, r5
 800c122:	f7f4 f8b3 	bl	800028c <__adddf3>
 800c126:	4604      	mov	r4, r0
 800c128:	460d      	mov	r5, r1
 800c12a:	f7f4 fd15 	bl	8000b58 <__aeabi_d2iz>
 800c12e:	2200      	movs	r2, #0
 800c130:	4607      	mov	r7, r0
 800c132:	2300      	movs	r3, #0
 800c134:	4620      	mov	r0, r4
 800c136:	4629      	mov	r1, r5
 800c138:	f7f4 fcd0 	bl	8000adc <__aeabi_dcmplt>
 800c13c:	b140      	cbz	r0, 800c150 <_dtoa_r+0x168>
 800c13e:	4638      	mov	r0, r7
 800c140:	f7f4 f9f0 	bl	8000524 <__aeabi_i2d>
 800c144:	4622      	mov	r2, r4
 800c146:	462b      	mov	r3, r5
 800c148:	f7f4 fcbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800c14c:	b900      	cbnz	r0, 800c150 <_dtoa_r+0x168>
 800c14e:	3f01      	subs	r7, #1
 800c150:	2f16      	cmp	r7, #22
 800c152:	d852      	bhi.n	800c1fa <_dtoa_r+0x212>
 800c154:	4b5d      	ldr	r3, [pc, #372]	@ (800c2cc <_dtoa_r+0x2e4>)
 800c156:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c162:	f7f4 fcbb 	bl	8000adc <__aeabi_dcmplt>
 800c166:	2800      	cmp	r0, #0
 800c168:	d049      	beq.n	800c1fe <_dtoa_r+0x216>
 800c16a:	3f01      	subs	r7, #1
 800c16c:	2300      	movs	r3, #0
 800c16e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c170:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c172:	1b9b      	subs	r3, r3, r6
 800c174:	1e5a      	subs	r2, r3, #1
 800c176:	bf45      	ittet	mi
 800c178:	f1c3 0301 	rsbmi	r3, r3, #1
 800c17c:	9300      	strmi	r3, [sp, #0]
 800c17e:	2300      	movpl	r3, #0
 800c180:	2300      	movmi	r3, #0
 800c182:	9206      	str	r2, [sp, #24]
 800c184:	bf54      	ite	pl
 800c186:	9300      	strpl	r3, [sp, #0]
 800c188:	9306      	strmi	r3, [sp, #24]
 800c18a:	2f00      	cmp	r7, #0
 800c18c:	db39      	blt.n	800c202 <_dtoa_r+0x21a>
 800c18e:	9b06      	ldr	r3, [sp, #24]
 800c190:	970d      	str	r7, [sp, #52]	@ 0x34
 800c192:	443b      	add	r3, r7
 800c194:	9306      	str	r3, [sp, #24]
 800c196:	2300      	movs	r3, #0
 800c198:	9308      	str	r3, [sp, #32]
 800c19a:	9b07      	ldr	r3, [sp, #28]
 800c19c:	2b09      	cmp	r3, #9
 800c19e:	d863      	bhi.n	800c268 <_dtoa_r+0x280>
 800c1a0:	2b05      	cmp	r3, #5
 800c1a2:	bfc4      	itt	gt
 800c1a4:	3b04      	subgt	r3, #4
 800c1a6:	9307      	strgt	r3, [sp, #28]
 800c1a8:	9b07      	ldr	r3, [sp, #28]
 800c1aa:	f1a3 0302 	sub.w	r3, r3, #2
 800c1ae:	bfcc      	ite	gt
 800c1b0:	2400      	movgt	r4, #0
 800c1b2:	2401      	movle	r4, #1
 800c1b4:	2b03      	cmp	r3, #3
 800c1b6:	d863      	bhi.n	800c280 <_dtoa_r+0x298>
 800c1b8:	e8df f003 	tbb	[pc, r3]
 800c1bc:	2b375452 	.word	0x2b375452
 800c1c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c1c4:	441e      	add	r6, r3
 800c1c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c1ca:	2b20      	cmp	r3, #32
 800c1cc:	bfc1      	itttt	gt
 800c1ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c1d2:	409f      	lslgt	r7, r3
 800c1d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c1d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c1dc:	bfd6      	itet	le
 800c1de:	f1c3 0320 	rsble	r3, r3, #32
 800c1e2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c1e6:	fa04 f003 	lslle.w	r0, r4, r3
 800c1ea:	f7f4 f98b 	bl	8000504 <__aeabi_ui2d>
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c1f4:	3e01      	subs	r6, #1
 800c1f6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c1f8:	e776      	b.n	800c0e8 <_dtoa_r+0x100>
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	e7b7      	b.n	800c16e <_dtoa_r+0x186>
 800c1fe:	9010      	str	r0, [sp, #64]	@ 0x40
 800c200:	e7b6      	b.n	800c170 <_dtoa_r+0x188>
 800c202:	9b00      	ldr	r3, [sp, #0]
 800c204:	1bdb      	subs	r3, r3, r7
 800c206:	9300      	str	r3, [sp, #0]
 800c208:	427b      	negs	r3, r7
 800c20a:	9308      	str	r3, [sp, #32]
 800c20c:	2300      	movs	r3, #0
 800c20e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c210:	e7c3      	b.n	800c19a <_dtoa_r+0x1b2>
 800c212:	2301      	movs	r3, #1
 800c214:	9309      	str	r3, [sp, #36]	@ 0x24
 800c216:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c218:	eb07 0b03 	add.w	fp, r7, r3
 800c21c:	f10b 0301 	add.w	r3, fp, #1
 800c220:	2b01      	cmp	r3, #1
 800c222:	9303      	str	r3, [sp, #12]
 800c224:	bfb8      	it	lt
 800c226:	2301      	movlt	r3, #1
 800c228:	e006      	b.n	800c238 <_dtoa_r+0x250>
 800c22a:	2301      	movs	r3, #1
 800c22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c22e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c230:	2b00      	cmp	r3, #0
 800c232:	dd28      	ble.n	800c286 <_dtoa_r+0x29e>
 800c234:	469b      	mov	fp, r3
 800c236:	9303      	str	r3, [sp, #12]
 800c238:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c23c:	2100      	movs	r1, #0
 800c23e:	2204      	movs	r2, #4
 800c240:	f102 0514 	add.w	r5, r2, #20
 800c244:	429d      	cmp	r5, r3
 800c246:	d926      	bls.n	800c296 <_dtoa_r+0x2ae>
 800c248:	6041      	str	r1, [r0, #4]
 800c24a:	4648      	mov	r0, r9
 800c24c:	f000 fd9c 	bl	800cd88 <_Balloc>
 800c250:	4682      	mov	sl, r0
 800c252:	2800      	cmp	r0, #0
 800c254:	d142      	bne.n	800c2dc <_dtoa_r+0x2f4>
 800c256:	4b1e      	ldr	r3, [pc, #120]	@ (800c2d0 <_dtoa_r+0x2e8>)
 800c258:	4602      	mov	r2, r0
 800c25a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c25e:	e6da      	b.n	800c016 <_dtoa_r+0x2e>
 800c260:	2300      	movs	r3, #0
 800c262:	e7e3      	b.n	800c22c <_dtoa_r+0x244>
 800c264:	2300      	movs	r3, #0
 800c266:	e7d5      	b.n	800c214 <_dtoa_r+0x22c>
 800c268:	2401      	movs	r4, #1
 800c26a:	2300      	movs	r3, #0
 800c26c:	9307      	str	r3, [sp, #28]
 800c26e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c270:	f04f 3bff 	mov.w	fp, #4294967295
 800c274:	2200      	movs	r2, #0
 800c276:	f8cd b00c 	str.w	fp, [sp, #12]
 800c27a:	2312      	movs	r3, #18
 800c27c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c27e:	e7db      	b.n	800c238 <_dtoa_r+0x250>
 800c280:	2301      	movs	r3, #1
 800c282:	9309      	str	r3, [sp, #36]	@ 0x24
 800c284:	e7f4      	b.n	800c270 <_dtoa_r+0x288>
 800c286:	f04f 0b01 	mov.w	fp, #1
 800c28a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c28e:	465b      	mov	r3, fp
 800c290:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c294:	e7d0      	b.n	800c238 <_dtoa_r+0x250>
 800c296:	3101      	adds	r1, #1
 800c298:	0052      	lsls	r2, r2, #1
 800c29a:	e7d1      	b.n	800c240 <_dtoa_r+0x258>
 800c29c:	f3af 8000 	nop.w
 800c2a0:	636f4361 	.word	0x636f4361
 800c2a4:	3fd287a7 	.word	0x3fd287a7
 800c2a8:	8b60c8b3 	.word	0x8b60c8b3
 800c2ac:	3fc68a28 	.word	0x3fc68a28
 800c2b0:	509f79fb 	.word	0x509f79fb
 800c2b4:	3fd34413 	.word	0x3fd34413
 800c2b8:	08011176 	.word	0x08011176
 800c2bc:	0801118d 	.word	0x0801118d
 800c2c0:	7ff00000 	.word	0x7ff00000
 800c2c4:	08011141 	.word	0x08011141
 800c2c8:	3ff80000 	.word	0x3ff80000
 800c2cc:	08011340 	.word	0x08011340
 800c2d0:	080111e5 	.word	0x080111e5
 800c2d4:	08011172 	.word	0x08011172
 800c2d8:	08011140 	.word	0x08011140
 800c2dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c2e0:	6018      	str	r0, [r3, #0]
 800c2e2:	9b03      	ldr	r3, [sp, #12]
 800c2e4:	2b0e      	cmp	r3, #14
 800c2e6:	f200 80a1 	bhi.w	800c42c <_dtoa_r+0x444>
 800c2ea:	2c00      	cmp	r4, #0
 800c2ec:	f000 809e 	beq.w	800c42c <_dtoa_r+0x444>
 800c2f0:	2f00      	cmp	r7, #0
 800c2f2:	dd33      	ble.n	800c35c <_dtoa_r+0x374>
 800c2f4:	4b9c      	ldr	r3, [pc, #624]	@ (800c568 <_dtoa_r+0x580>)
 800c2f6:	f007 020f 	and.w	r2, r7, #15
 800c2fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c2fe:	ed93 7b00 	vldr	d7, [r3]
 800c302:	05f8      	lsls	r0, r7, #23
 800c304:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c308:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c30c:	d516      	bpl.n	800c33c <_dtoa_r+0x354>
 800c30e:	4b97      	ldr	r3, [pc, #604]	@ (800c56c <_dtoa_r+0x584>)
 800c310:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c314:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c318:	f7f4 fa98 	bl	800084c <__aeabi_ddiv>
 800c31c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c320:	f004 040f 	and.w	r4, r4, #15
 800c324:	2603      	movs	r6, #3
 800c326:	4d91      	ldr	r5, [pc, #580]	@ (800c56c <_dtoa_r+0x584>)
 800c328:	b954      	cbnz	r4, 800c340 <_dtoa_r+0x358>
 800c32a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c32e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c332:	f7f4 fa8b 	bl	800084c <__aeabi_ddiv>
 800c336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c33a:	e028      	b.n	800c38e <_dtoa_r+0x3a6>
 800c33c:	2602      	movs	r6, #2
 800c33e:	e7f2      	b.n	800c326 <_dtoa_r+0x33e>
 800c340:	07e1      	lsls	r1, r4, #31
 800c342:	d508      	bpl.n	800c356 <_dtoa_r+0x36e>
 800c344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c348:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c34c:	f7f4 f954 	bl	80005f8 <__aeabi_dmul>
 800c350:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c354:	3601      	adds	r6, #1
 800c356:	1064      	asrs	r4, r4, #1
 800c358:	3508      	adds	r5, #8
 800c35a:	e7e5      	b.n	800c328 <_dtoa_r+0x340>
 800c35c:	f000 80af 	beq.w	800c4be <_dtoa_r+0x4d6>
 800c360:	427c      	negs	r4, r7
 800c362:	4b81      	ldr	r3, [pc, #516]	@ (800c568 <_dtoa_r+0x580>)
 800c364:	4d81      	ldr	r5, [pc, #516]	@ (800c56c <_dtoa_r+0x584>)
 800c366:	f004 020f 	and.w	r2, r4, #15
 800c36a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c372:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c376:	f7f4 f93f 	bl	80005f8 <__aeabi_dmul>
 800c37a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c37e:	1124      	asrs	r4, r4, #4
 800c380:	2300      	movs	r3, #0
 800c382:	2602      	movs	r6, #2
 800c384:	2c00      	cmp	r4, #0
 800c386:	f040 808f 	bne.w	800c4a8 <_dtoa_r+0x4c0>
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d1d3      	bne.n	800c336 <_dtoa_r+0x34e>
 800c38e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c390:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c394:	2b00      	cmp	r3, #0
 800c396:	f000 8094 	beq.w	800c4c2 <_dtoa_r+0x4da>
 800c39a:	4b75      	ldr	r3, [pc, #468]	@ (800c570 <_dtoa_r+0x588>)
 800c39c:	2200      	movs	r2, #0
 800c39e:	4620      	mov	r0, r4
 800c3a0:	4629      	mov	r1, r5
 800c3a2:	f7f4 fb9b 	bl	8000adc <__aeabi_dcmplt>
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	f000 808b 	beq.w	800c4c2 <_dtoa_r+0x4da>
 800c3ac:	9b03      	ldr	r3, [sp, #12]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	f000 8087 	beq.w	800c4c2 <_dtoa_r+0x4da>
 800c3b4:	f1bb 0f00 	cmp.w	fp, #0
 800c3b8:	dd34      	ble.n	800c424 <_dtoa_r+0x43c>
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	4b6d      	ldr	r3, [pc, #436]	@ (800c574 <_dtoa_r+0x58c>)
 800c3be:	2200      	movs	r2, #0
 800c3c0:	4629      	mov	r1, r5
 800c3c2:	f7f4 f919 	bl	80005f8 <__aeabi_dmul>
 800c3c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3ca:	f107 38ff 	add.w	r8, r7, #4294967295
 800c3ce:	3601      	adds	r6, #1
 800c3d0:	465c      	mov	r4, fp
 800c3d2:	4630      	mov	r0, r6
 800c3d4:	f7f4 f8a6 	bl	8000524 <__aeabi_i2d>
 800c3d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3dc:	f7f4 f90c 	bl	80005f8 <__aeabi_dmul>
 800c3e0:	4b65      	ldr	r3, [pc, #404]	@ (800c578 <_dtoa_r+0x590>)
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f7f3 ff52 	bl	800028c <__adddf3>
 800c3e8:	4605      	mov	r5, r0
 800c3ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c3ee:	2c00      	cmp	r4, #0
 800c3f0:	d16a      	bne.n	800c4c8 <_dtoa_r+0x4e0>
 800c3f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3f6:	4b61      	ldr	r3, [pc, #388]	@ (800c57c <_dtoa_r+0x594>)
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	f7f3 ff45 	bl	8000288 <__aeabi_dsub>
 800c3fe:	4602      	mov	r2, r0
 800c400:	460b      	mov	r3, r1
 800c402:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c406:	462a      	mov	r2, r5
 800c408:	4633      	mov	r3, r6
 800c40a:	f7f4 fb85 	bl	8000b18 <__aeabi_dcmpgt>
 800c40e:	2800      	cmp	r0, #0
 800c410:	f040 8298 	bne.w	800c944 <_dtoa_r+0x95c>
 800c414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c418:	462a      	mov	r2, r5
 800c41a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c41e:	f7f4 fb5d 	bl	8000adc <__aeabi_dcmplt>
 800c422:	bb38      	cbnz	r0, 800c474 <_dtoa_r+0x48c>
 800c424:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c428:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c42c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c42e:	2b00      	cmp	r3, #0
 800c430:	f2c0 8157 	blt.w	800c6e2 <_dtoa_r+0x6fa>
 800c434:	2f0e      	cmp	r7, #14
 800c436:	f300 8154 	bgt.w	800c6e2 <_dtoa_r+0x6fa>
 800c43a:	4b4b      	ldr	r3, [pc, #300]	@ (800c568 <_dtoa_r+0x580>)
 800c43c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c440:	ed93 7b00 	vldr	d7, [r3]
 800c444:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c446:	2b00      	cmp	r3, #0
 800c448:	ed8d 7b00 	vstr	d7, [sp]
 800c44c:	f280 80e5 	bge.w	800c61a <_dtoa_r+0x632>
 800c450:	9b03      	ldr	r3, [sp, #12]
 800c452:	2b00      	cmp	r3, #0
 800c454:	f300 80e1 	bgt.w	800c61a <_dtoa_r+0x632>
 800c458:	d10c      	bne.n	800c474 <_dtoa_r+0x48c>
 800c45a:	4b48      	ldr	r3, [pc, #288]	@ (800c57c <_dtoa_r+0x594>)
 800c45c:	2200      	movs	r2, #0
 800c45e:	ec51 0b17 	vmov	r0, r1, d7
 800c462:	f7f4 f8c9 	bl	80005f8 <__aeabi_dmul>
 800c466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c46a:	f7f4 fb4b 	bl	8000b04 <__aeabi_dcmpge>
 800c46e:	2800      	cmp	r0, #0
 800c470:	f000 8266 	beq.w	800c940 <_dtoa_r+0x958>
 800c474:	2400      	movs	r4, #0
 800c476:	4625      	mov	r5, r4
 800c478:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c47a:	4656      	mov	r6, sl
 800c47c:	ea6f 0803 	mvn.w	r8, r3
 800c480:	2700      	movs	r7, #0
 800c482:	4621      	mov	r1, r4
 800c484:	4648      	mov	r0, r9
 800c486:	f000 fcbf 	bl	800ce08 <_Bfree>
 800c48a:	2d00      	cmp	r5, #0
 800c48c:	f000 80bd 	beq.w	800c60a <_dtoa_r+0x622>
 800c490:	b12f      	cbz	r7, 800c49e <_dtoa_r+0x4b6>
 800c492:	42af      	cmp	r7, r5
 800c494:	d003      	beq.n	800c49e <_dtoa_r+0x4b6>
 800c496:	4639      	mov	r1, r7
 800c498:	4648      	mov	r0, r9
 800c49a:	f000 fcb5 	bl	800ce08 <_Bfree>
 800c49e:	4629      	mov	r1, r5
 800c4a0:	4648      	mov	r0, r9
 800c4a2:	f000 fcb1 	bl	800ce08 <_Bfree>
 800c4a6:	e0b0      	b.n	800c60a <_dtoa_r+0x622>
 800c4a8:	07e2      	lsls	r2, r4, #31
 800c4aa:	d505      	bpl.n	800c4b8 <_dtoa_r+0x4d0>
 800c4ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4b0:	f7f4 f8a2 	bl	80005f8 <__aeabi_dmul>
 800c4b4:	3601      	adds	r6, #1
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	1064      	asrs	r4, r4, #1
 800c4ba:	3508      	adds	r5, #8
 800c4bc:	e762      	b.n	800c384 <_dtoa_r+0x39c>
 800c4be:	2602      	movs	r6, #2
 800c4c0:	e765      	b.n	800c38e <_dtoa_r+0x3a6>
 800c4c2:	9c03      	ldr	r4, [sp, #12]
 800c4c4:	46b8      	mov	r8, r7
 800c4c6:	e784      	b.n	800c3d2 <_dtoa_r+0x3ea>
 800c4c8:	4b27      	ldr	r3, [pc, #156]	@ (800c568 <_dtoa_r+0x580>)
 800c4ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c4cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c4d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c4d4:	4454      	add	r4, sl
 800c4d6:	2900      	cmp	r1, #0
 800c4d8:	d054      	beq.n	800c584 <_dtoa_r+0x59c>
 800c4da:	4929      	ldr	r1, [pc, #164]	@ (800c580 <_dtoa_r+0x598>)
 800c4dc:	2000      	movs	r0, #0
 800c4de:	f7f4 f9b5 	bl	800084c <__aeabi_ddiv>
 800c4e2:	4633      	mov	r3, r6
 800c4e4:	462a      	mov	r2, r5
 800c4e6:	f7f3 fecf 	bl	8000288 <__aeabi_dsub>
 800c4ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c4ee:	4656      	mov	r6, sl
 800c4f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4f4:	f7f4 fb30 	bl	8000b58 <__aeabi_d2iz>
 800c4f8:	4605      	mov	r5, r0
 800c4fa:	f7f4 f813 	bl	8000524 <__aeabi_i2d>
 800c4fe:	4602      	mov	r2, r0
 800c500:	460b      	mov	r3, r1
 800c502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c506:	f7f3 febf 	bl	8000288 <__aeabi_dsub>
 800c50a:	3530      	adds	r5, #48	@ 0x30
 800c50c:	4602      	mov	r2, r0
 800c50e:	460b      	mov	r3, r1
 800c510:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c514:	f806 5b01 	strb.w	r5, [r6], #1
 800c518:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c51c:	f7f4 fade 	bl	8000adc <__aeabi_dcmplt>
 800c520:	2800      	cmp	r0, #0
 800c522:	d172      	bne.n	800c60a <_dtoa_r+0x622>
 800c524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c528:	4911      	ldr	r1, [pc, #68]	@ (800c570 <_dtoa_r+0x588>)
 800c52a:	2000      	movs	r0, #0
 800c52c:	f7f3 feac 	bl	8000288 <__aeabi_dsub>
 800c530:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c534:	f7f4 fad2 	bl	8000adc <__aeabi_dcmplt>
 800c538:	2800      	cmp	r0, #0
 800c53a:	f040 80b4 	bne.w	800c6a6 <_dtoa_r+0x6be>
 800c53e:	42a6      	cmp	r6, r4
 800c540:	f43f af70 	beq.w	800c424 <_dtoa_r+0x43c>
 800c544:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c548:	4b0a      	ldr	r3, [pc, #40]	@ (800c574 <_dtoa_r+0x58c>)
 800c54a:	2200      	movs	r2, #0
 800c54c:	f7f4 f854 	bl	80005f8 <__aeabi_dmul>
 800c550:	4b08      	ldr	r3, [pc, #32]	@ (800c574 <_dtoa_r+0x58c>)
 800c552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c556:	2200      	movs	r2, #0
 800c558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c55c:	f7f4 f84c 	bl	80005f8 <__aeabi_dmul>
 800c560:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c564:	e7c4      	b.n	800c4f0 <_dtoa_r+0x508>
 800c566:	bf00      	nop
 800c568:	08011340 	.word	0x08011340
 800c56c:	08011318 	.word	0x08011318
 800c570:	3ff00000 	.word	0x3ff00000
 800c574:	40240000 	.word	0x40240000
 800c578:	401c0000 	.word	0x401c0000
 800c57c:	40140000 	.word	0x40140000
 800c580:	3fe00000 	.word	0x3fe00000
 800c584:	4631      	mov	r1, r6
 800c586:	4628      	mov	r0, r5
 800c588:	f7f4 f836 	bl	80005f8 <__aeabi_dmul>
 800c58c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c590:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c592:	4656      	mov	r6, sl
 800c594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c598:	f7f4 fade 	bl	8000b58 <__aeabi_d2iz>
 800c59c:	4605      	mov	r5, r0
 800c59e:	f7f3 ffc1 	bl	8000524 <__aeabi_i2d>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5aa:	f7f3 fe6d 	bl	8000288 <__aeabi_dsub>
 800c5ae:	3530      	adds	r5, #48	@ 0x30
 800c5b0:	f806 5b01 	strb.w	r5, [r6], #1
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	42a6      	cmp	r6, r4
 800c5ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c5be:	f04f 0200 	mov.w	r2, #0
 800c5c2:	d124      	bne.n	800c60e <_dtoa_r+0x626>
 800c5c4:	4baf      	ldr	r3, [pc, #700]	@ (800c884 <_dtoa_r+0x89c>)
 800c5c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c5ca:	f7f3 fe5f 	bl	800028c <__adddf3>
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5d6:	f7f4 fa9f 	bl	8000b18 <__aeabi_dcmpgt>
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	d163      	bne.n	800c6a6 <_dtoa_r+0x6be>
 800c5de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5e2:	49a8      	ldr	r1, [pc, #672]	@ (800c884 <_dtoa_r+0x89c>)
 800c5e4:	2000      	movs	r0, #0
 800c5e6:	f7f3 fe4f 	bl	8000288 <__aeabi_dsub>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5f2:	f7f4 fa73 	bl	8000adc <__aeabi_dcmplt>
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	f43f af14 	beq.w	800c424 <_dtoa_r+0x43c>
 800c5fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c5fe:	1e73      	subs	r3, r6, #1
 800c600:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c602:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c606:	2b30      	cmp	r3, #48	@ 0x30
 800c608:	d0f8      	beq.n	800c5fc <_dtoa_r+0x614>
 800c60a:	4647      	mov	r7, r8
 800c60c:	e03b      	b.n	800c686 <_dtoa_r+0x69e>
 800c60e:	4b9e      	ldr	r3, [pc, #632]	@ (800c888 <_dtoa_r+0x8a0>)
 800c610:	f7f3 fff2 	bl	80005f8 <__aeabi_dmul>
 800c614:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c618:	e7bc      	b.n	800c594 <_dtoa_r+0x5ac>
 800c61a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c61e:	4656      	mov	r6, sl
 800c620:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c624:	4620      	mov	r0, r4
 800c626:	4629      	mov	r1, r5
 800c628:	f7f4 f910 	bl	800084c <__aeabi_ddiv>
 800c62c:	f7f4 fa94 	bl	8000b58 <__aeabi_d2iz>
 800c630:	4680      	mov	r8, r0
 800c632:	f7f3 ff77 	bl	8000524 <__aeabi_i2d>
 800c636:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c63a:	f7f3 ffdd 	bl	80005f8 <__aeabi_dmul>
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	4620      	mov	r0, r4
 800c644:	4629      	mov	r1, r5
 800c646:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c64a:	f7f3 fe1d 	bl	8000288 <__aeabi_dsub>
 800c64e:	f806 4b01 	strb.w	r4, [r6], #1
 800c652:	9d03      	ldr	r5, [sp, #12]
 800c654:	eba6 040a 	sub.w	r4, r6, sl
 800c658:	42a5      	cmp	r5, r4
 800c65a:	4602      	mov	r2, r0
 800c65c:	460b      	mov	r3, r1
 800c65e:	d133      	bne.n	800c6c8 <_dtoa_r+0x6e0>
 800c660:	f7f3 fe14 	bl	800028c <__adddf3>
 800c664:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c668:	4604      	mov	r4, r0
 800c66a:	460d      	mov	r5, r1
 800c66c:	f7f4 fa54 	bl	8000b18 <__aeabi_dcmpgt>
 800c670:	b9c0      	cbnz	r0, 800c6a4 <_dtoa_r+0x6bc>
 800c672:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c676:	4620      	mov	r0, r4
 800c678:	4629      	mov	r1, r5
 800c67a:	f7f4 fa25 	bl	8000ac8 <__aeabi_dcmpeq>
 800c67e:	b110      	cbz	r0, 800c686 <_dtoa_r+0x69e>
 800c680:	f018 0f01 	tst.w	r8, #1
 800c684:	d10e      	bne.n	800c6a4 <_dtoa_r+0x6bc>
 800c686:	9902      	ldr	r1, [sp, #8]
 800c688:	4648      	mov	r0, r9
 800c68a:	f000 fbbd 	bl	800ce08 <_Bfree>
 800c68e:	2300      	movs	r3, #0
 800c690:	7033      	strb	r3, [r6, #0]
 800c692:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c694:	3701      	adds	r7, #1
 800c696:	601f      	str	r7, [r3, #0]
 800c698:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	f000 824b 	beq.w	800cb36 <_dtoa_r+0xb4e>
 800c6a0:	601e      	str	r6, [r3, #0]
 800c6a2:	e248      	b.n	800cb36 <_dtoa_r+0xb4e>
 800c6a4:	46b8      	mov	r8, r7
 800c6a6:	4633      	mov	r3, r6
 800c6a8:	461e      	mov	r6, r3
 800c6aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c6ae:	2a39      	cmp	r2, #57	@ 0x39
 800c6b0:	d106      	bne.n	800c6c0 <_dtoa_r+0x6d8>
 800c6b2:	459a      	cmp	sl, r3
 800c6b4:	d1f8      	bne.n	800c6a8 <_dtoa_r+0x6c0>
 800c6b6:	2230      	movs	r2, #48	@ 0x30
 800c6b8:	f108 0801 	add.w	r8, r8, #1
 800c6bc:	f88a 2000 	strb.w	r2, [sl]
 800c6c0:	781a      	ldrb	r2, [r3, #0]
 800c6c2:	3201      	adds	r2, #1
 800c6c4:	701a      	strb	r2, [r3, #0]
 800c6c6:	e7a0      	b.n	800c60a <_dtoa_r+0x622>
 800c6c8:	4b6f      	ldr	r3, [pc, #444]	@ (800c888 <_dtoa_r+0x8a0>)
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	f7f3 ff94 	bl	80005f8 <__aeabi_dmul>
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	4604      	mov	r4, r0
 800c6d6:	460d      	mov	r5, r1
 800c6d8:	f7f4 f9f6 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6dc:	2800      	cmp	r0, #0
 800c6de:	d09f      	beq.n	800c620 <_dtoa_r+0x638>
 800c6e0:	e7d1      	b.n	800c686 <_dtoa_r+0x69e>
 800c6e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6e4:	2a00      	cmp	r2, #0
 800c6e6:	f000 80ea 	beq.w	800c8be <_dtoa_r+0x8d6>
 800c6ea:	9a07      	ldr	r2, [sp, #28]
 800c6ec:	2a01      	cmp	r2, #1
 800c6ee:	f300 80cd 	bgt.w	800c88c <_dtoa_r+0x8a4>
 800c6f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c6f4:	2a00      	cmp	r2, #0
 800c6f6:	f000 80c1 	beq.w	800c87c <_dtoa_r+0x894>
 800c6fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c6fe:	9c08      	ldr	r4, [sp, #32]
 800c700:	9e00      	ldr	r6, [sp, #0]
 800c702:	9a00      	ldr	r2, [sp, #0]
 800c704:	441a      	add	r2, r3
 800c706:	9200      	str	r2, [sp, #0]
 800c708:	9a06      	ldr	r2, [sp, #24]
 800c70a:	2101      	movs	r1, #1
 800c70c:	441a      	add	r2, r3
 800c70e:	4648      	mov	r0, r9
 800c710:	9206      	str	r2, [sp, #24]
 800c712:	f000 fc77 	bl	800d004 <__i2b>
 800c716:	4605      	mov	r5, r0
 800c718:	b166      	cbz	r6, 800c734 <_dtoa_r+0x74c>
 800c71a:	9b06      	ldr	r3, [sp, #24]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	dd09      	ble.n	800c734 <_dtoa_r+0x74c>
 800c720:	42b3      	cmp	r3, r6
 800c722:	9a00      	ldr	r2, [sp, #0]
 800c724:	bfa8      	it	ge
 800c726:	4633      	movge	r3, r6
 800c728:	1ad2      	subs	r2, r2, r3
 800c72a:	9200      	str	r2, [sp, #0]
 800c72c:	9a06      	ldr	r2, [sp, #24]
 800c72e:	1af6      	subs	r6, r6, r3
 800c730:	1ad3      	subs	r3, r2, r3
 800c732:	9306      	str	r3, [sp, #24]
 800c734:	9b08      	ldr	r3, [sp, #32]
 800c736:	b30b      	cbz	r3, 800c77c <_dtoa_r+0x794>
 800c738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f000 80c6 	beq.w	800c8cc <_dtoa_r+0x8e4>
 800c740:	2c00      	cmp	r4, #0
 800c742:	f000 80c0 	beq.w	800c8c6 <_dtoa_r+0x8de>
 800c746:	4629      	mov	r1, r5
 800c748:	4622      	mov	r2, r4
 800c74a:	4648      	mov	r0, r9
 800c74c:	f000 fd12 	bl	800d174 <__pow5mult>
 800c750:	9a02      	ldr	r2, [sp, #8]
 800c752:	4601      	mov	r1, r0
 800c754:	4605      	mov	r5, r0
 800c756:	4648      	mov	r0, r9
 800c758:	f000 fc6a 	bl	800d030 <__multiply>
 800c75c:	9902      	ldr	r1, [sp, #8]
 800c75e:	4680      	mov	r8, r0
 800c760:	4648      	mov	r0, r9
 800c762:	f000 fb51 	bl	800ce08 <_Bfree>
 800c766:	9b08      	ldr	r3, [sp, #32]
 800c768:	1b1b      	subs	r3, r3, r4
 800c76a:	9308      	str	r3, [sp, #32]
 800c76c:	f000 80b1 	beq.w	800c8d2 <_dtoa_r+0x8ea>
 800c770:	9a08      	ldr	r2, [sp, #32]
 800c772:	4641      	mov	r1, r8
 800c774:	4648      	mov	r0, r9
 800c776:	f000 fcfd 	bl	800d174 <__pow5mult>
 800c77a:	9002      	str	r0, [sp, #8]
 800c77c:	2101      	movs	r1, #1
 800c77e:	4648      	mov	r0, r9
 800c780:	f000 fc40 	bl	800d004 <__i2b>
 800c784:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c786:	4604      	mov	r4, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	f000 81d8 	beq.w	800cb3e <_dtoa_r+0xb56>
 800c78e:	461a      	mov	r2, r3
 800c790:	4601      	mov	r1, r0
 800c792:	4648      	mov	r0, r9
 800c794:	f000 fcee 	bl	800d174 <__pow5mult>
 800c798:	9b07      	ldr	r3, [sp, #28]
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	4604      	mov	r4, r0
 800c79e:	f300 809f 	bgt.w	800c8e0 <_dtoa_r+0x8f8>
 800c7a2:	9b04      	ldr	r3, [sp, #16]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	f040 8097 	bne.w	800c8d8 <_dtoa_r+0x8f0>
 800c7aa:	9b05      	ldr	r3, [sp, #20]
 800c7ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	f040 8093 	bne.w	800c8dc <_dtoa_r+0x8f4>
 800c7b6:	9b05      	ldr	r3, [sp, #20]
 800c7b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c7bc:	0d1b      	lsrs	r3, r3, #20
 800c7be:	051b      	lsls	r3, r3, #20
 800c7c0:	b133      	cbz	r3, 800c7d0 <_dtoa_r+0x7e8>
 800c7c2:	9b00      	ldr	r3, [sp, #0]
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	9300      	str	r3, [sp, #0]
 800c7c8:	9b06      	ldr	r3, [sp, #24]
 800c7ca:	3301      	adds	r3, #1
 800c7cc:	9306      	str	r3, [sp, #24]
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	9308      	str	r3, [sp, #32]
 800c7d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	f000 81b8 	beq.w	800cb4a <_dtoa_r+0xb62>
 800c7da:	6923      	ldr	r3, [r4, #16]
 800c7dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c7e0:	6918      	ldr	r0, [r3, #16]
 800c7e2:	f000 fbc3 	bl	800cf6c <__hi0bits>
 800c7e6:	f1c0 0020 	rsb	r0, r0, #32
 800c7ea:	9b06      	ldr	r3, [sp, #24]
 800c7ec:	4418      	add	r0, r3
 800c7ee:	f010 001f 	ands.w	r0, r0, #31
 800c7f2:	f000 8082 	beq.w	800c8fa <_dtoa_r+0x912>
 800c7f6:	f1c0 0320 	rsb	r3, r0, #32
 800c7fa:	2b04      	cmp	r3, #4
 800c7fc:	dd73      	ble.n	800c8e6 <_dtoa_r+0x8fe>
 800c7fe:	9b00      	ldr	r3, [sp, #0]
 800c800:	f1c0 001c 	rsb	r0, r0, #28
 800c804:	4403      	add	r3, r0
 800c806:	9300      	str	r3, [sp, #0]
 800c808:	9b06      	ldr	r3, [sp, #24]
 800c80a:	4403      	add	r3, r0
 800c80c:	4406      	add	r6, r0
 800c80e:	9306      	str	r3, [sp, #24]
 800c810:	9b00      	ldr	r3, [sp, #0]
 800c812:	2b00      	cmp	r3, #0
 800c814:	dd05      	ble.n	800c822 <_dtoa_r+0x83a>
 800c816:	9902      	ldr	r1, [sp, #8]
 800c818:	461a      	mov	r2, r3
 800c81a:	4648      	mov	r0, r9
 800c81c:	f000 fd04 	bl	800d228 <__lshift>
 800c820:	9002      	str	r0, [sp, #8]
 800c822:	9b06      	ldr	r3, [sp, #24]
 800c824:	2b00      	cmp	r3, #0
 800c826:	dd05      	ble.n	800c834 <_dtoa_r+0x84c>
 800c828:	4621      	mov	r1, r4
 800c82a:	461a      	mov	r2, r3
 800c82c:	4648      	mov	r0, r9
 800c82e:	f000 fcfb 	bl	800d228 <__lshift>
 800c832:	4604      	mov	r4, r0
 800c834:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c836:	2b00      	cmp	r3, #0
 800c838:	d061      	beq.n	800c8fe <_dtoa_r+0x916>
 800c83a:	9802      	ldr	r0, [sp, #8]
 800c83c:	4621      	mov	r1, r4
 800c83e:	f000 fd5f 	bl	800d300 <__mcmp>
 800c842:	2800      	cmp	r0, #0
 800c844:	da5b      	bge.n	800c8fe <_dtoa_r+0x916>
 800c846:	2300      	movs	r3, #0
 800c848:	9902      	ldr	r1, [sp, #8]
 800c84a:	220a      	movs	r2, #10
 800c84c:	4648      	mov	r0, r9
 800c84e:	f000 fafd 	bl	800ce4c <__multadd>
 800c852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c854:	9002      	str	r0, [sp, #8]
 800c856:	f107 38ff 	add.w	r8, r7, #4294967295
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f000 8177 	beq.w	800cb4e <_dtoa_r+0xb66>
 800c860:	4629      	mov	r1, r5
 800c862:	2300      	movs	r3, #0
 800c864:	220a      	movs	r2, #10
 800c866:	4648      	mov	r0, r9
 800c868:	f000 faf0 	bl	800ce4c <__multadd>
 800c86c:	f1bb 0f00 	cmp.w	fp, #0
 800c870:	4605      	mov	r5, r0
 800c872:	dc6f      	bgt.n	800c954 <_dtoa_r+0x96c>
 800c874:	9b07      	ldr	r3, [sp, #28]
 800c876:	2b02      	cmp	r3, #2
 800c878:	dc49      	bgt.n	800c90e <_dtoa_r+0x926>
 800c87a:	e06b      	b.n	800c954 <_dtoa_r+0x96c>
 800c87c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c87e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c882:	e73c      	b.n	800c6fe <_dtoa_r+0x716>
 800c884:	3fe00000 	.word	0x3fe00000
 800c888:	40240000 	.word	0x40240000
 800c88c:	9b03      	ldr	r3, [sp, #12]
 800c88e:	1e5c      	subs	r4, r3, #1
 800c890:	9b08      	ldr	r3, [sp, #32]
 800c892:	42a3      	cmp	r3, r4
 800c894:	db09      	blt.n	800c8aa <_dtoa_r+0x8c2>
 800c896:	1b1c      	subs	r4, r3, r4
 800c898:	9b03      	ldr	r3, [sp, #12]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	f6bf af30 	bge.w	800c700 <_dtoa_r+0x718>
 800c8a0:	9b00      	ldr	r3, [sp, #0]
 800c8a2:	9a03      	ldr	r2, [sp, #12]
 800c8a4:	1a9e      	subs	r6, r3, r2
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	e72b      	b.n	800c702 <_dtoa_r+0x71a>
 800c8aa:	9b08      	ldr	r3, [sp, #32]
 800c8ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c8ae:	9408      	str	r4, [sp, #32]
 800c8b0:	1ae3      	subs	r3, r4, r3
 800c8b2:	441a      	add	r2, r3
 800c8b4:	9e00      	ldr	r6, [sp, #0]
 800c8b6:	9b03      	ldr	r3, [sp, #12]
 800c8b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c8ba:	2400      	movs	r4, #0
 800c8bc:	e721      	b.n	800c702 <_dtoa_r+0x71a>
 800c8be:	9c08      	ldr	r4, [sp, #32]
 800c8c0:	9e00      	ldr	r6, [sp, #0]
 800c8c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c8c4:	e728      	b.n	800c718 <_dtoa_r+0x730>
 800c8c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c8ca:	e751      	b.n	800c770 <_dtoa_r+0x788>
 800c8cc:	9a08      	ldr	r2, [sp, #32]
 800c8ce:	9902      	ldr	r1, [sp, #8]
 800c8d0:	e750      	b.n	800c774 <_dtoa_r+0x78c>
 800c8d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800c8d6:	e751      	b.n	800c77c <_dtoa_r+0x794>
 800c8d8:	2300      	movs	r3, #0
 800c8da:	e779      	b.n	800c7d0 <_dtoa_r+0x7e8>
 800c8dc:	9b04      	ldr	r3, [sp, #16]
 800c8de:	e777      	b.n	800c7d0 <_dtoa_r+0x7e8>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	9308      	str	r3, [sp, #32]
 800c8e4:	e779      	b.n	800c7da <_dtoa_r+0x7f2>
 800c8e6:	d093      	beq.n	800c810 <_dtoa_r+0x828>
 800c8e8:	9a00      	ldr	r2, [sp, #0]
 800c8ea:	331c      	adds	r3, #28
 800c8ec:	441a      	add	r2, r3
 800c8ee:	9200      	str	r2, [sp, #0]
 800c8f0:	9a06      	ldr	r2, [sp, #24]
 800c8f2:	441a      	add	r2, r3
 800c8f4:	441e      	add	r6, r3
 800c8f6:	9206      	str	r2, [sp, #24]
 800c8f8:	e78a      	b.n	800c810 <_dtoa_r+0x828>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	e7f4      	b.n	800c8e8 <_dtoa_r+0x900>
 800c8fe:	9b03      	ldr	r3, [sp, #12]
 800c900:	2b00      	cmp	r3, #0
 800c902:	46b8      	mov	r8, r7
 800c904:	dc20      	bgt.n	800c948 <_dtoa_r+0x960>
 800c906:	469b      	mov	fp, r3
 800c908:	9b07      	ldr	r3, [sp, #28]
 800c90a:	2b02      	cmp	r3, #2
 800c90c:	dd1e      	ble.n	800c94c <_dtoa_r+0x964>
 800c90e:	f1bb 0f00 	cmp.w	fp, #0
 800c912:	f47f adb1 	bne.w	800c478 <_dtoa_r+0x490>
 800c916:	4621      	mov	r1, r4
 800c918:	465b      	mov	r3, fp
 800c91a:	2205      	movs	r2, #5
 800c91c:	4648      	mov	r0, r9
 800c91e:	f000 fa95 	bl	800ce4c <__multadd>
 800c922:	4601      	mov	r1, r0
 800c924:	4604      	mov	r4, r0
 800c926:	9802      	ldr	r0, [sp, #8]
 800c928:	f000 fcea 	bl	800d300 <__mcmp>
 800c92c:	2800      	cmp	r0, #0
 800c92e:	f77f ada3 	ble.w	800c478 <_dtoa_r+0x490>
 800c932:	4656      	mov	r6, sl
 800c934:	2331      	movs	r3, #49	@ 0x31
 800c936:	f806 3b01 	strb.w	r3, [r6], #1
 800c93a:	f108 0801 	add.w	r8, r8, #1
 800c93e:	e59f      	b.n	800c480 <_dtoa_r+0x498>
 800c940:	9c03      	ldr	r4, [sp, #12]
 800c942:	46b8      	mov	r8, r7
 800c944:	4625      	mov	r5, r4
 800c946:	e7f4      	b.n	800c932 <_dtoa_r+0x94a>
 800c948:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c94c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c94e:	2b00      	cmp	r3, #0
 800c950:	f000 8101 	beq.w	800cb56 <_dtoa_r+0xb6e>
 800c954:	2e00      	cmp	r6, #0
 800c956:	dd05      	ble.n	800c964 <_dtoa_r+0x97c>
 800c958:	4629      	mov	r1, r5
 800c95a:	4632      	mov	r2, r6
 800c95c:	4648      	mov	r0, r9
 800c95e:	f000 fc63 	bl	800d228 <__lshift>
 800c962:	4605      	mov	r5, r0
 800c964:	9b08      	ldr	r3, [sp, #32]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d05c      	beq.n	800ca24 <_dtoa_r+0xa3c>
 800c96a:	6869      	ldr	r1, [r5, #4]
 800c96c:	4648      	mov	r0, r9
 800c96e:	f000 fa0b 	bl	800cd88 <_Balloc>
 800c972:	4606      	mov	r6, r0
 800c974:	b928      	cbnz	r0, 800c982 <_dtoa_r+0x99a>
 800c976:	4b82      	ldr	r3, [pc, #520]	@ (800cb80 <_dtoa_r+0xb98>)
 800c978:	4602      	mov	r2, r0
 800c97a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c97e:	f7ff bb4a 	b.w	800c016 <_dtoa_r+0x2e>
 800c982:	692a      	ldr	r2, [r5, #16]
 800c984:	3202      	adds	r2, #2
 800c986:	0092      	lsls	r2, r2, #2
 800c988:	f105 010c 	add.w	r1, r5, #12
 800c98c:	300c      	adds	r0, #12
 800c98e:	f7ff fa8e 	bl	800beae <memcpy>
 800c992:	2201      	movs	r2, #1
 800c994:	4631      	mov	r1, r6
 800c996:	4648      	mov	r0, r9
 800c998:	f000 fc46 	bl	800d228 <__lshift>
 800c99c:	f10a 0301 	add.w	r3, sl, #1
 800c9a0:	9300      	str	r3, [sp, #0]
 800c9a2:	eb0a 030b 	add.w	r3, sl, fp
 800c9a6:	9308      	str	r3, [sp, #32]
 800c9a8:	9b04      	ldr	r3, [sp, #16]
 800c9aa:	f003 0301 	and.w	r3, r3, #1
 800c9ae:	462f      	mov	r7, r5
 800c9b0:	9306      	str	r3, [sp, #24]
 800c9b2:	4605      	mov	r5, r0
 800c9b4:	9b00      	ldr	r3, [sp, #0]
 800c9b6:	9802      	ldr	r0, [sp, #8]
 800c9b8:	4621      	mov	r1, r4
 800c9ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800c9be:	f7ff fa8b 	bl	800bed8 <quorem>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	3330      	adds	r3, #48	@ 0x30
 800c9c6:	9003      	str	r0, [sp, #12]
 800c9c8:	4639      	mov	r1, r7
 800c9ca:	9802      	ldr	r0, [sp, #8]
 800c9cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ce:	f000 fc97 	bl	800d300 <__mcmp>
 800c9d2:	462a      	mov	r2, r5
 800c9d4:	9004      	str	r0, [sp, #16]
 800c9d6:	4621      	mov	r1, r4
 800c9d8:	4648      	mov	r0, r9
 800c9da:	f000 fcad 	bl	800d338 <__mdiff>
 800c9de:	68c2      	ldr	r2, [r0, #12]
 800c9e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9e2:	4606      	mov	r6, r0
 800c9e4:	bb02      	cbnz	r2, 800ca28 <_dtoa_r+0xa40>
 800c9e6:	4601      	mov	r1, r0
 800c9e8:	9802      	ldr	r0, [sp, #8]
 800c9ea:	f000 fc89 	bl	800d300 <__mcmp>
 800c9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	4631      	mov	r1, r6
 800c9f4:	4648      	mov	r0, r9
 800c9f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c9f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9fa:	f000 fa05 	bl	800ce08 <_Bfree>
 800c9fe:	9b07      	ldr	r3, [sp, #28]
 800ca00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ca02:	9e00      	ldr	r6, [sp, #0]
 800ca04:	ea42 0103 	orr.w	r1, r2, r3
 800ca08:	9b06      	ldr	r3, [sp, #24]
 800ca0a:	4319      	orrs	r1, r3
 800ca0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca0e:	d10d      	bne.n	800ca2c <_dtoa_r+0xa44>
 800ca10:	2b39      	cmp	r3, #57	@ 0x39
 800ca12:	d027      	beq.n	800ca64 <_dtoa_r+0xa7c>
 800ca14:	9a04      	ldr	r2, [sp, #16]
 800ca16:	2a00      	cmp	r2, #0
 800ca18:	dd01      	ble.n	800ca1e <_dtoa_r+0xa36>
 800ca1a:	9b03      	ldr	r3, [sp, #12]
 800ca1c:	3331      	adds	r3, #49	@ 0x31
 800ca1e:	f88b 3000 	strb.w	r3, [fp]
 800ca22:	e52e      	b.n	800c482 <_dtoa_r+0x49a>
 800ca24:	4628      	mov	r0, r5
 800ca26:	e7b9      	b.n	800c99c <_dtoa_r+0x9b4>
 800ca28:	2201      	movs	r2, #1
 800ca2a:	e7e2      	b.n	800c9f2 <_dtoa_r+0xa0a>
 800ca2c:	9904      	ldr	r1, [sp, #16]
 800ca2e:	2900      	cmp	r1, #0
 800ca30:	db04      	blt.n	800ca3c <_dtoa_r+0xa54>
 800ca32:	9807      	ldr	r0, [sp, #28]
 800ca34:	4301      	orrs	r1, r0
 800ca36:	9806      	ldr	r0, [sp, #24]
 800ca38:	4301      	orrs	r1, r0
 800ca3a:	d120      	bne.n	800ca7e <_dtoa_r+0xa96>
 800ca3c:	2a00      	cmp	r2, #0
 800ca3e:	ddee      	ble.n	800ca1e <_dtoa_r+0xa36>
 800ca40:	9902      	ldr	r1, [sp, #8]
 800ca42:	9300      	str	r3, [sp, #0]
 800ca44:	2201      	movs	r2, #1
 800ca46:	4648      	mov	r0, r9
 800ca48:	f000 fbee 	bl	800d228 <__lshift>
 800ca4c:	4621      	mov	r1, r4
 800ca4e:	9002      	str	r0, [sp, #8]
 800ca50:	f000 fc56 	bl	800d300 <__mcmp>
 800ca54:	2800      	cmp	r0, #0
 800ca56:	9b00      	ldr	r3, [sp, #0]
 800ca58:	dc02      	bgt.n	800ca60 <_dtoa_r+0xa78>
 800ca5a:	d1e0      	bne.n	800ca1e <_dtoa_r+0xa36>
 800ca5c:	07da      	lsls	r2, r3, #31
 800ca5e:	d5de      	bpl.n	800ca1e <_dtoa_r+0xa36>
 800ca60:	2b39      	cmp	r3, #57	@ 0x39
 800ca62:	d1da      	bne.n	800ca1a <_dtoa_r+0xa32>
 800ca64:	2339      	movs	r3, #57	@ 0x39
 800ca66:	f88b 3000 	strb.w	r3, [fp]
 800ca6a:	4633      	mov	r3, r6
 800ca6c:	461e      	mov	r6, r3
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ca74:	2a39      	cmp	r2, #57	@ 0x39
 800ca76:	d04e      	beq.n	800cb16 <_dtoa_r+0xb2e>
 800ca78:	3201      	adds	r2, #1
 800ca7a:	701a      	strb	r2, [r3, #0]
 800ca7c:	e501      	b.n	800c482 <_dtoa_r+0x49a>
 800ca7e:	2a00      	cmp	r2, #0
 800ca80:	dd03      	ble.n	800ca8a <_dtoa_r+0xaa2>
 800ca82:	2b39      	cmp	r3, #57	@ 0x39
 800ca84:	d0ee      	beq.n	800ca64 <_dtoa_r+0xa7c>
 800ca86:	3301      	adds	r3, #1
 800ca88:	e7c9      	b.n	800ca1e <_dtoa_r+0xa36>
 800ca8a:	9a00      	ldr	r2, [sp, #0]
 800ca8c:	9908      	ldr	r1, [sp, #32]
 800ca8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ca92:	428a      	cmp	r2, r1
 800ca94:	d028      	beq.n	800cae8 <_dtoa_r+0xb00>
 800ca96:	9902      	ldr	r1, [sp, #8]
 800ca98:	2300      	movs	r3, #0
 800ca9a:	220a      	movs	r2, #10
 800ca9c:	4648      	mov	r0, r9
 800ca9e:	f000 f9d5 	bl	800ce4c <__multadd>
 800caa2:	42af      	cmp	r7, r5
 800caa4:	9002      	str	r0, [sp, #8]
 800caa6:	f04f 0300 	mov.w	r3, #0
 800caaa:	f04f 020a 	mov.w	r2, #10
 800caae:	4639      	mov	r1, r7
 800cab0:	4648      	mov	r0, r9
 800cab2:	d107      	bne.n	800cac4 <_dtoa_r+0xadc>
 800cab4:	f000 f9ca 	bl	800ce4c <__multadd>
 800cab8:	4607      	mov	r7, r0
 800caba:	4605      	mov	r5, r0
 800cabc:	9b00      	ldr	r3, [sp, #0]
 800cabe:	3301      	adds	r3, #1
 800cac0:	9300      	str	r3, [sp, #0]
 800cac2:	e777      	b.n	800c9b4 <_dtoa_r+0x9cc>
 800cac4:	f000 f9c2 	bl	800ce4c <__multadd>
 800cac8:	4629      	mov	r1, r5
 800caca:	4607      	mov	r7, r0
 800cacc:	2300      	movs	r3, #0
 800cace:	220a      	movs	r2, #10
 800cad0:	4648      	mov	r0, r9
 800cad2:	f000 f9bb 	bl	800ce4c <__multadd>
 800cad6:	4605      	mov	r5, r0
 800cad8:	e7f0      	b.n	800cabc <_dtoa_r+0xad4>
 800cada:	f1bb 0f00 	cmp.w	fp, #0
 800cade:	bfcc      	ite	gt
 800cae0:	465e      	movgt	r6, fp
 800cae2:	2601      	movle	r6, #1
 800cae4:	4456      	add	r6, sl
 800cae6:	2700      	movs	r7, #0
 800cae8:	9902      	ldr	r1, [sp, #8]
 800caea:	9300      	str	r3, [sp, #0]
 800caec:	2201      	movs	r2, #1
 800caee:	4648      	mov	r0, r9
 800caf0:	f000 fb9a 	bl	800d228 <__lshift>
 800caf4:	4621      	mov	r1, r4
 800caf6:	9002      	str	r0, [sp, #8]
 800caf8:	f000 fc02 	bl	800d300 <__mcmp>
 800cafc:	2800      	cmp	r0, #0
 800cafe:	dcb4      	bgt.n	800ca6a <_dtoa_r+0xa82>
 800cb00:	d102      	bne.n	800cb08 <_dtoa_r+0xb20>
 800cb02:	9b00      	ldr	r3, [sp, #0]
 800cb04:	07db      	lsls	r3, r3, #31
 800cb06:	d4b0      	bmi.n	800ca6a <_dtoa_r+0xa82>
 800cb08:	4633      	mov	r3, r6
 800cb0a:	461e      	mov	r6, r3
 800cb0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb10:	2a30      	cmp	r2, #48	@ 0x30
 800cb12:	d0fa      	beq.n	800cb0a <_dtoa_r+0xb22>
 800cb14:	e4b5      	b.n	800c482 <_dtoa_r+0x49a>
 800cb16:	459a      	cmp	sl, r3
 800cb18:	d1a8      	bne.n	800ca6c <_dtoa_r+0xa84>
 800cb1a:	2331      	movs	r3, #49	@ 0x31
 800cb1c:	f108 0801 	add.w	r8, r8, #1
 800cb20:	f88a 3000 	strb.w	r3, [sl]
 800cb24:	e4ad      	b.n	800c482 <_dtoa_r+0x49a>
 800cb26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cb28:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cb84 <_dtoa_r+0xb9c>
 800cb2c:	b11b      	cbz	r3, 800cb36 <_dtoa_r+0xb4e>
 800cb2e:	f10a 0308 	add.w	r3, sl, #8
 800cb32:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cb34:	6013      	str	r3, [r2, #0]
 800cb36:	4650      	mov	r0, sl
 800cb38:	b017      	add	sp, #92	@ 0x5c
 800cb3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb3e:	9b07      	ldr	r3, [sp, #28]
 800cb40:	2b01      	cmp	r3, #1
 800cb42:	f77f ae2e 	ble.w	800c7a2 <_dtoa_r+0x7ba>
 800cb46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb48:	9308      	str	r3, [sp, #32]
 800cb4a:	2001      	movs	r0, #1
 800cb4c:	e64d      	b.n	800c7ea <_dtoa_r+0x802>
 800cb4e:	f1bb 0f00 	cmp.w	fp, #0
 800cb52:	f77f aed9 	ble.w	800c908 <_dtoa_r+0x920>
 800cb56:	4656      	mov	r6, sl
 800cb58:	9802      	ldr	r0, [sp, #8]
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	f7ff f9bc 	bl	800bed8 <quorem>
 800cb60:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cb64:	f806 3b01 	strb.w	r3, [r6], #1
 800cb68:	eba6 020a 	sub.w	r2, r6, sl
 800cb6c:	4593      	cmp	fp, r2
 800cb6e:	ddb4      	ble.n	800cada <_dtoa_r+0xaf2>
 800cb70:	9902      	ldr	r1, [sp, #8]
 800cb72:	2300      	movs	r3, #0
 800cb74:	220a      	movs	r2, #10
 800cb76:	4648      	mov	r0, r9
 800cb78:	f000 f968 	bl	800ce4c <__multadd>
 800cb7c:	9002      	str	r0, [sp, #8]
 800cb7e:	e7eb      	b.n	800cb58 <_dtoa_r+0xb70>
 800cb80:	080111e5 	.word	0x080111e5
 800cb84:	08011169 	.word	0x08011169

0800cb88 <_free_r>:
 800cb88:	b538      	push	{r3, r4, r5, lr}
 800cb8a:	4605      	mov	r5, r0
 800cb8c:	2900      	cmp	r1, #0
 800cb8e:	d041      	beq.n	800cc14 <_free_r+0x8c>
 800cb90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb94:	1f0c      	subs	r4, r1, #4
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	bfb8      	it	lt
 800cb9a:	18e4      	addlt	r4, r4, r3
 800cb9c:	f000 f8e8 	bl	800cd70 <__malloc_lock>
 800cba0:	4a1d      	ldr	r2, [pc, #116]	@ (800cc18 <_free_r+0x90>)
 800cba2:	6813      	ldr	r3, [r2, #0]
 800cba4:	b933      	cbnz	r3, 800cbb4 <_free_r+0x2c>
 800cba6:	6063      	str	r3, [r4, #4]
 800cba8:	6014      	str	r4, [r2, #0]
 800cbaa:	4628      	mov	r0, r5
 800cbac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbb0:	f000 b8e4 	b.w	800cd7c <__malloc_unlock>
 800cbb4:	42a3      	cmp	r3, r4
 800cbb6:	d908      	bls.n	800cbca <_free_r+0x42>
 800cbb8:	6820      	ldr	r0, [r4, #0]
 800cbba:	1821      	adds	r1, r4, r0
 800cbbc:	428b      	cmp	r3, r1
 800cbbe:	bf01      	itttt	eq
 800cbc0:	6819      	ldreq	r1, [r3, #0]
 800cbc2:	685b      	ldreq	r3, [r3, #4]
 800cbc4:	1809      	addeq	r1, r1, r0
 800cbc6:	6021      	streq	r1, [r4, #0]
 800cbc8:	e7ed      	b.n	800cba6 <_free_r+0x1e>
 800cbca:	461a      	mov	r2, r3
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	b10b      	cbz	r3, 800cbd4 <_free_r+0x4c>
 800cbd0:	42a3      	cmp	r3, r4
 800cbd2:	d9fa      	bls.n	800cbca <_free_r+0x42>
 800cbd4:	6811      	ldr	r1, [r2, #0]
 800cbd6:	1850      	adds	r0, r2, r1
 800cbd8:	42a0      	cmp	r0, r4
 800cbda:	d10b      	bne.n	800cbf4 <_free_r+0x6c>
 800cbdc:	6820      	ldr	r0, [r4, #0]
 800cbde:	4401      	add	r1, r0
 800cbe0:	1850      	adds	r0, r2, r1
 800cbe2:	4283      	cmp	r3, r0
 800cbe4:	6011      	str	r1, [r2, #0]
 800cbe6:	d1e0      	bne.n	800cbaa <_free_r+0x22>
 800cbe8:	6818      	ldr	r0, [r3, #0]
 800cbea:	685b      	ldr	r3, [r3, #4]
 800cbec:	6053      	str	r3, [r2, #4]
 800cbee:	4408      	add	r0, r1
 800cbf0:	6010      	str	r0, [r2, #0]
 800cbf2:	e7da      	b.n	800cbaa <_free_r+0x22>
 800cbf4:	d902      	bls.n	800cbfc <_free_r+0x74>
 800cbf6:	230c      	movs	r3, #12
 800cbf8:	602b      	str	r3, [r5, #0]
 800cbfa:	e7d6      	b.n	800cbaa <_free_r+0x22>
 800cbfc:	6820      	ldr	r0, [r4, #0]
 800cbfe:	1821      	adds	r1, r4, r0
 800cc00:	428b      	cmp	r3, r1
 800cc02:	bf04      	itt	eq
 800cc04:	6819      	ldreq	r1, [r3, #0]
 800cc06:	685b      	ldreq	r3, [r3, #4]
 800cc08:	6063      	str	r3, [r4, #4]
 800cc0a:	bf04      	itt	eq
 800cc0c:	1809      	addeq	r1, r1, r0
 800cc0e:	6021      	streq	r1, [r4, #0]
 800cc10:	6054      	str	r4, [r2, #4]
 800cc12:	e7ca      	b.n	800cbaa <_free_r+0x22>
 800cc14:	bd38      	pop	{r3, r4, r5, pc}
 800cc16:	bf00      	nop
 800cc18:	20000b90 	.word	0x20000b90

0800cc1c <malloc>:
 800cc1c:	4b02      	ldr	r3, [pc, #8]	@ (800cc28 <malloc+0xc>)
 800cc1e:	4601      	mov	r1, r0
 800cc20:	6818      	ldr	r0, [r3, #0]
 800cc22:	f000 b825 	b.w	800cc70 <_malloc_r>
 800cc26:	bf00      	nop
 800cc28:	200000b0 	.word	0x200000b0

0800cc2c <sbrk_aligned>:
 800cc2c:	b570      	push	{r4, r5, r6, lr}
 800cc2e:	4e0f      	ldr	r6, [pc, #60]	@ (800cc6c <sbrk_aligned+0x40>)
 800cc30:	460c      	mov	r4, r1
 800cc32:	6831      	ldr	r1, [r6, #0]
 800cc34:	4605      	mov	r5, r0
 800cc36:	b911      	cbnz	r1, 800cc3e <sbrk_aligned+0x12>
 800cc38:	f001 ffca 	bl	800ebd0 <_sbrk_r>
 800cc3c:	6030      	str	r0, [r6, #0]
 800cc3e:	4621      	mov	r1, r4
 800cc40:	4628      	mov	r0, r5
 800cc42:	f001 ffc5 	bl	800ebd0 <_sbrk_r>
 800cc46:	1c43      	adds	r3, r0, #1
 800cc48:	d103      	bne.n	800cc52 <sbrk_aligned+0x26>
 800cc4a:	f04f 34ff 	mov.w	r4, #4294967295
 800cc4e:	4620      	mov	r0, r4
 800cc50:	bd70      	pop	{r4, r5, r6, pc}
 800cc52:	1cc4      	adds	r4, r0, #3
 800cc54:	f024 0403 	bic.w	r4, r4, #3
 800cc58:	42a0      	cmp	r0, r4
 800cc5a:	d0f8      	beq.n	800cc4e <sbrk_aligned+0x22>
 800cc5c:	1a21      	subs	r1, r4, r0
 800cc5e:	4628      	mov	r0, r5
 800cc60:	f001 ffb6 	bl	800ebd0 <_sbrk_r>
 800cc64:	3001      	adds	r0, #1
 800cc66:	d1f2      	bne.n	800cc4e <sbrk_aligned+0x22>
 800cc68:	e7ef      	b.n	800cc4a <sbrk_aligned+0x1e>
 800cc6a:	bf00      	nop
 800cc6c:	20000b8c 	.word	0x20000b8c

0800cc70 <_malloc_r>:
 800cc70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc74:	1ccd      	adds	r5, r1, #3
 800cc76:	f025 0503 	bic.w	r5, r5, #3
 800cc7a:	3508      	adds	r5, #8
 800cc7c:	2d0c      	cmp	r5, #12
 800cc7e:	bf38      	it	cc
 800cc80:	250c      	movcc	r5, #12
 800cc82:	2d00      	cmp	r5, #0
 800cc84:	4606      	mov	r6, r0
 800cc86:	db01      	blt.n	800cc8c <_malloc_r+0x1c>
 800cc88:	42a9      	cmp	r1, r5
 800cc8a:	d904      	bls.n	800cc96 <_malloc_r+0x26>
 800cc8c:	230c      	movs	r3, #12
 800cc8e:	6033      	str	r3, [r6, #0]
 800cc90:	2000      	movs	r0, #0
 800cc92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cd6c <_malloc_r+0xfc>
 800cc9a:	f000 f869 	bl	800cd70 <__malloc_lock>
 800cc9e:	f8d8 3000 	ldr.w	r3, [r8]
 800cca2:	461c      	mov	r4, r3
 800cca4:	bb44      	cbnz	r4, 800ccf8 <_malloc_r+0x88>
 800cca6:	4629      	mov	r1, r5
 800cca8:	4630      	mov	r0, r6
 800ccaa:	f7ff ffbf 	bl	800cc2c <sbrk_aligned>
 800ccae:	1c43      	adds	r3, r0, #1
 800ccb0:	4604      	mov	r4, r0
 800ccb2:	d158      	bne.n	800cd66 <_malloc_r+0xf6>
 800ccb4:	f8d8 4000 	ldr.w	r4, [r8]
 800ccb8:	4627      	mov	r7, r4
 800ccba:	2f00      	cmp	r7, #0
 800ccbc:	d143      	bne.n	800cd46 <_malloc_r+0xd6>
 800ccbe:	2c00      	cmp	r4, #0
 800ccc0:	d04b      	beq.n	800cd5a <_malloc_r+0xea>
 800ccc2:	6823      	ldr	r3, [r4, #0]
 800ccc4:	4639      	mov	r1, r7
 800ccc6:	4630      	mov	r0, r6
 800ccc8:	eb04 0903 	add.w	r9, r4, r3
 800cccc:	f001 ff80 	bl	800ebd0 <_sbrk_r>
 800ccd0:	4581      	cmp	r9, r0
 800ccd2:	d142      	bne.n	800cd5a <_malloc_r+0xea>
 800ccd4:	6821      	ldr	r1, [r4, #0]
 800ccd6:	1a6d      	subs	r5, r5, r1
 800ccd8:	4629      	mov	r1, r5
 800ccda:	4630      	mov	r0, r6
 800ccdc:	f7ff ffa6 	bl	800cc2c <sbrk_aligned>
 800cce0:	3001      	adds	r0, #1
 800cce2:	d03a      	beq.n	800cd5a <_malloc_r+0xea>
 800cce4:	6823      	ldr	r3, [r4, #0]
 800cce6:	442b      	add	r3, r5
 800cce8:	6023      	str	r3, [r4, #0]
 800ccea:	f8d8 3000 	ldr.w	r3, [r8]
 800ccee:	685a      	ldr	r2, [r3, #4]
 800ccf0:	bb62      	cbnz	r2, 800cd4c <_malloc_r+0xdc>
 800ccf2:	f8c8 7000 	str.w	r7, [r8]
 800ccf6:	e00f      	b.n	800cd18 <_malloc_r+0xa8>
 800ccf8:	6822      	ldr	r2, [r4, #0]
 800ccfa:	1b52      	subs	r2, r2, r5
 800ccfc:	d420      	bmi.n	800cd40 <_malloc_r+0xd0>
 800ccfe:	2a0b      	cmp	r2, #11
 800cd00:	d917      	bls.n	800cd32 <_malloc_r+0xc2>
 800cd02:	1961      	adds	r1, r4, r5
 800cd04:	42a3      	cmp	r3, r4
 800cd06:	6025      	str	r5, [r4, #0]
 800cd08:	bf18      	it	ne
 800cd0a:	6059      	strne	r1, [r3, #4]
 800cd0c:	6863      	ldr	r3, [r4, #4]
 800cd0e:	bf08      	it	eq
 800cd10:	f8c8 1000 	streq.w	r1, [r8]
 800cd14:	5162      	str	r2, [r4, r5]
 800cd16:	604b      	str	r3, [r1, #4]
 800cd18:	4630      	mov	r0, r6
 800cd1a:	f000 f82f 	bl	800cd7c <__malloc_unlock>
 800cd1e:	f104 000b 	add.w	r0, r4, #11
 800cd22:	1d23      	adds	r3, r4, #4
 800cd24:	f020 0007 	bic.w	r0, r0, #7
 800cd28:	1ac2      	subs	r2, r0, r3
 800cd2a:	bf1c      	itt	ne
 800cd2c:	1a1b      	subne	r3, r3, r0
 800cd2e:	50a3      	strne	r3, [r4, r2]
 800cd30:	e7af      	b.n	800cc92 <_malloc_r+0x22>
 800cd32:	6862      	ldr	r2, [r4, #4]
 800cd34:	42a3      	cmp	r3, r4
 800cd36:	bf0c      	ite	eq
 800cd38:	f8c8 2000 	streq.w	r2, [r8]
 800cd3c:	605a      	strne	r2, [r3, #4]
 800cd3e:	e7eb      	b.n	800cd18 <_malloc_r+0xa8>
 800cd40:	4623      	mov	r3, r4
 800cd42:	6864      	ldr	r4, [r4, #4]
 800cd44:	e7ae      	b.n	800cca4 <_malloc_r+0x34>
 800cd46:	463c      	mov	r4, r7
 800cd48:	687f      	ldr	r7, [r7, #4]
 800cd4a:	e7b6      	b.n	800ccba <_malloc_r+0x4a>
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	685b      	ldr	r3, [r3, #4]
 800cd50:	42a3      	cmp	r3, r4
 800cd52:	d1fb      	bne.n	800cd4c <_malloc_r+0xdc>
 800cd54:	2300      	movs	r3, #0
 800cd56:	6053      	str	r3, [r2, #4]
 800cd58:	e7de      	b.n	800cd18 <_malloc_r+0xa8>
 800cd5a:	230c      	movs	r3, #12
 800cd5c:	6033      	str	r3, [r6, #0]
 800cd5e:	4630      	mov	r0, r6
 800cd60:	f000 f80c 	bl	800cd7c <__malloc_unlock>
 800cd64:	e794      	b.n	800cc90 <_malloc_r+0x20>
 800cd66:	6005      	str	r5, [r0, #0]
 800cd68:	e7d6      	b.n	800cd18 <_malloc_r+0xa8>
 800cd6a:	bf00      	nop
 800cd6c:	20000b90 	.word	0x20000b90

0800cd70 <__malloc_lock>:
 800cd70:	4801      	ldr	r0, [pc, #4]	@ (800cd78 <__malloc_lock+0x8>)
 800cd72:	f7ff b89a 	b.w	800beaa <__retarget_lock_acquire_recursive>
 800cd76:	bf00      	nop
 800cd78:	20000b88 	.word	0x20000b88

0800cd7c <__malloc_unlock>:
 800cd7c:	4801      	ldr	r0, [pc, #4]	@ (800cd84 <__malloc_unlock+0x8>)
 800cd7e:	f7ff b895 	b.w	800beac <__retarget_lock_release_recursive>
 800cd82:	bf00      	nop
 800cd84:	20000b88 	.word	0x20000b88

0800cd88 <_Balloc>:
 800cd88:	b570      	push	{r4, r5, r6, lr}
 800cd8a:	69c6      	ldr	r6, [r0, #28]
 800cd8c:	4604      	mov	r4, r0
 800cd8e:	460d      	mov	r5, r1
 800cd90:	b976      	cbnz	r6, 800cdb0 <_Balloc+0x28>
 800cd92:	2010      	movs	r0, #16
 800cd94:	f7ff ff42 	bl	800cc1c <malloc>
 800cd98:	4602      	mov	r2, r0
 800cd9a:	61e0      	str	r0, [r4, #28]
 800cd9c:	b920      	cbnz	r0, 800cda8 <_Balloc+0x20>
 800cd9e:	4b18      	ldr	r3, [pc, #96]	@ (800ce00 <_Balloc+0x78>)
 800cda0:	4818      	ldr	r0, [pc, #96]	@ (800ce04 <_Balloc+0x7c>)
 800cda2:	216b      	movs	r1, #107	@ 0x6b
 800cda4:	f001 ff2c 	bl	800ec00 <__assert_func>
 800cda8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cdac:	6006      	str	r6, [r0, #0]
 800cdae:	60c6      	str	r6, [r0, #12]
 800cdb0:	69e6      	ldr	r6, [r4, #28]
 800cdb2:	68f3      	ldr	r3, [r6, #12]
 800cdb4:	b183      	cbz	r3, 800cdd8 <_Balloc+0x50>
 800cdb6:	69e3      	ldr	r3, [r4, #28]
 800cdb8:	68db      	ldr	r3, [r3, #12]
 800cdba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cdbe:	b9b8      	cbnz	r0, 800cdf0 <_Balloc+0x68>
 800cdc0:	2101      	movs	r1, #1
 800cdc2:	fa01 f605 	lsl.w	r6, r1, r5
 800cdc6:	1d72      	adds	r2, r6, #5
 800cdc8:	0092      	lsls	r2, r2, #2
 800cdca:	4620      	mov	r0, r4
 800cdcc:	f001 ff36 	bl	800ec3c <_calloc_r>
 800cdd0:	b160      	cbz	r0, 800cdec <_Balloc+0x64>
 800cdd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cdd6:	e00e      	b.n	800cdf6 <_Balloc+0x6e>
 800cdd8:	2221      	movs	r2, #33	@ 0x21
 800cdda:	2104      	movs	r1, #4
 800cddc:	4620      	mov	r0, r4
 800cdde:	f001 ff2d 	bl	800ec3c <_calloc_r>
 800cde2:	69e3      	ldr	r3, [r4, #28]
 800cde4:	60f0      	str	r0, [r6, #12]
 800cde6:	68db      	ldr	r3, [r3, #12]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d1e4      	bne.n	800cdb6 <_Balloc+0x2e>
 800cdec:	2000      	movs	r0, #0
 800cdee:	bd70      	pop	{r4, r5, r6, pc}
 800cdf0:	6802      	ldr	r2, [r0, #0]
 800cdf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cdfc:	e7f7      	b.n	800cdee <_Balloc+0x66>
 800cdfe:	bf00      	nop
 800ce00:	08011176 	.word	0x08011176
 800ce04:	080111f6 	.word	0x080111f6

0800ce08 <_Bfree>:
 800ce08:	b570      	push	{r4, r5, r6, lr}
 800ce0a:	69c6      	ldr	r6, [r0, #28]
 800ce0c:	4605      	mov	r5, r0
 800ce0e:	460c      	mov	r4, r1
 800ce10:	b976      	cbnz	r6, 800ce30 <_Bfree+0x28>
 800ce12:	2010      	movs	r0, #16
 800ce14:	f7ff ff02 	bl	800cc1c <malloc>
 800ce18:	4602      	mov	r2, r0
 800ce1a:	61e8      	str	r0, [r5, #28]
 800ce1c:	b920      	cbnz	r0, 800ce28 <_Bfree+0x20>
 800ce1e:	4b09      	ldr	r3, [pc, #36]	@ (800ce44 <_Bfree+0x3c>)
 800ce20:	4809      	ldr	r0, [pc, #36]	@ (800ce48 <_Bfree+0x40>)
 800ce22:	218f      	movs	r1, #143	@ 0x8f
 800ce24:	f001 feec 	bl	800ec00 <__assert_func>
 800ce28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce2c:	6006      	str	r6, [r0, #0]
 800ce2e:	60c6      	str	r6, [r0, #12]
 800ce30:	b13c      	cbz	r4, 800ce42 <_Bfree+0x3a>
 800ce32:	69eb      	ldr	r3, [r5, #28]
 800ce34:	6862      	ldr	r2, [r4, #4]
 800ce36:	68db      	ldr	r3, [r3, #12]
 800ce38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce3c:	6021      	str	r1, [r4, #0]
 800ce3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce42:	bd70      	pop	{r4, r5, r6, pc}
 800ce44:	08011176 	.word	0x08011176
 800ce48:	080111f6 	.word	0x080111f6

0800ce4c <__multadd>:
 800ce4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce50:	690d      	ldr	r5, [r1, #16]
 800ce52:	4607      	mov	r7, r0
 800ce54:	460c      	mov	r4, r1
 800ce56:	461e      	mov	r6, r3
 800ce58:	f101 0c14 	add.w	ip, r1, #20
 800ce5c:	2000      	movs	r0, #0
 800ce5e:	f8dc 3000 	ldr.w	r3, [ip]
 800ce62:	b299      	uxth	r1, r3
 800ce64:	fb02 6101 	mla	r1, r2, r1, r6
 800ce68:	0c1e      	lsrs	r6, r3, #16
 800ce6a:	0c0b      	lsrs	r3, r1, #16
 800ce6c:	fb02 3306 	mla	r3, r2, r6, r3
 800ce70:	b289      	uxth	r1, r1
 800ce72:	3001      	adds	r0, #1
 800ce74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ce78:	4285      	cmp	r5, r0
 800ce7a:	f84c 1b04 	str.w	r1, [ip], #4
 800ce7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ce82:	dcec      	bgt.n	800ce5e <__multadd+0x12>
 800ce84:	b30e      	cbz	r6, 800ceca <__multadd+0x7e>
 800ce86:	68a3      	ldr	r3, [r4, #8]
 800ce88:	42ab      	cmp	r3, r5
 800ce8a:	dc19      	bgt.n	800cec0 <__multadd+0x74>
 800ce8c:	6861      	ldr	r1, [r4, #4]
 800ce8e:	4638      	mov	r0, r7
 800ce90:	3101      	adds	r1, #1
 800ce92:	f7ff ff79 	bl	800cd88 <_Balloc>
 800ce96:	4680      	mov	r8, r0
 800ce98:	b928      	cbnz	r0, 800cea6 <__multadd+0x5a>
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	4b0c      	ldr	r3, [pc, #48]	@ (800ced0 <__multadd+0x84>)
 800ce9e:	480d      	ldr	r0, [pc, #52]	@ (800ced4 <__multadd+0x88>)
 800cea0:	21ba      	movs	r1, #186	@ 0xba
 800cea2:	f001 fead 	bl	800ec00 <__assert_func>
 800cea6:	6922      	ldr	r2, [r4, #16]
 800cea8:	3202      	adds	r2, #2
 800ceaa:	f104 010c 	add.w	r1, r4, #12
 800ceae:	0092      	lsls	r2, r2, #2
 800ceb0:	300c      	adds	r0, #12
 800ceb2:	f7fe fffc 	bl	800beae <memcpy>
 800ceb6:	4621      	mov	r1, r4
 800ceb8:	4638      	mov	r0, r7
 800ceba:	f7ff ffa5 	bl	800ce08 <_Bfree>
 800cebe:	4644      	mov	r4, r8
 800cec0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cec4:	3501      	adds	r5, #1
 800cec6:	615e      	str	r6, [r3, #20]
 800cec8:	6125      	str	r5, [r4, #16]
 800ceca:	4620      	mov	r0, r4
 800cecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ced0:	080111e5 	.word	0x080111e5
 800ced4:	080111f6 	.word	0x080111f6

0800ced8 <__s2b>:
 800ced8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cedc:	460c      	mov	r4, r1
 800cede:	4615      	mov	r5, r2
 800cee0:	461f      	mov	r7, r3
 800cee2:	2209      	movs	r2, #9
 800cee4:	3308      	adds	r3, #8
 800cee6:	4606      	mov	r6, r0
 800cee8:	fb93 f3f2 	sdiv	r3, r3, r2
 800ceec:	2100      	movs	r1, #0
 800ceee:	2201      	movs	r2, #1
 800cef0:	429a      	cmp	r2, r3
 800cef2:	db09      	blt.n	800cf08 <__s2b+0x30>
 800cef4:	4630      	mov	r0, r6
 800cef6:	f7ff ff47 	bl	800cd88 <_Balloc>
 800cefa:	b940      	cbnz	r0, 800cf0e <__s2b+0x36>
 800cefc:	4602      	mov	r2, r0
 800cefe:	4b19      	ldr	r3, [pc, #100]	@ (800cf64 <__s2b+0x8c>)
 800cf00:	4819      	ldr	r0, [pc, #100]	@ (800cf68 <__s2b+0x90>)
 800cf02:	21d3      	movs	r1, #211	@ 0xd3
 800cf04:	f001 fe7c 	bl	800ec00 <__assert_func>
 800cf08:	0052      	lsls	r2, r2, #1
 800cf0a:	3101      	adds	r1, #1
 800cf0c:	e7f0      	b.n	800cef0 <__s2b+0x18>
 800cf0e:	9b08      	ldr	r3, [sp, #32]
 800cf10:	6143      	str	r3, [r0, #20]
 800cf12:	2d09      	cmp	r5, #9
 800cf14:	f04f 0301 	mov.w	r3, #1
 800cf18:	6103      	str	r3, [r0, #16]
 800cf1a:	dd16      	ble.n	800cf4a <__s2b+0x72>
 800cf1c:	f104 0909 	add.w	r9, r4, #9
 800cf20:	46c8      	mov	r8, r9
 800cf22:	442c      	add	r4, r5
 800cf24:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cf28:	4601      	mov	r1, r0
 800cf2a:	3b30      	subs	r3, #48	@ 0x30
 800cf2c:	220a      	movs	r2, #10
 800cf2e:	4630      	mov	r0, r6
 800cf30:	f7ff ff8c 	bl	800ce4c <__multadd>
 800cf34:	45a0      	cmp	r8, r4
 800cf36:	d1f5      	bne.n	800cf24 <__s2b+0x4c>
 800cf38:	f1a5 0408 	sub.w	r4, r5, #8
 800cf3c:	444c      	add	r4, r9
 800cf3e:	1b2d      	subs	r5, r5, r4
 800cf40:	1963      	adds	r3, r4, r5
 800cf42:	42bb      	cmp	r3, r7
 800cf44:	db04      	blt.n	800cf50 <__s2b+0x78>
 800cf46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf4a:	340a      	adds	r4, #10
 800cf4c:	2509      	movs	r5, #9
 800cf4e:	e7f6      	b.n	800cf3e <__s2b+0x66>
 800cf50:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf54:	4601      	mov	r1, r0
 800cf56:	3b30      	subs	r3, #48	@ 0x30
 800cf58:	220a      	movs	r2, #10
 800cf5a:	4630      	mov	r0, r6
 800cf5c:	f7ff ff76 	bl	800ce4c <__multadd>
 800cf60:	e7ee      	b.n	800cf40 <__s2b+0x68>
 800cf62:	bf00      	nop
 800cf64:	080111e5 	.word	0x080111e5
 800cf68:	080111f6 	.word	0x080111f6

0800cf6c <__hi0bits>:
 800cf6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cf70:	4603      	mov	r3, r0
 800cf72:	bf36      	itet	cc
 800cf74:	0403      	lslcc	r3, r0, #16
 800cf76:	2000      	movcs	r0, #0
 800cf78:	2010      	movcc	r0, #16
 800cf7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cf7e:	bf3c      	itt	cc
 800cf80:	021b      	lslcc	r3, r3, #8
 800cf82:	3008      	addcc	r0, #8
 800cf84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf88:	bf3c      	itt	cc
 800cf8a:	011b      	lslcc	r3, r3, #4
 800cf8c:	3004      	addcc	r0, #4
 800cf8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf92:	bf3c      	itt	cc
 800cf94:	009b      	lslcc	r3, r3, #2
 800cf96:	3002      	addcc	r0, #2
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	db05      	blt.n	800cfa8 <__hi0bits+0x3c>
 800cf9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cfa0:	f100 0001 	add.w	r0, r0, #1
 800cfa4:	bf08      	it	eq
 800cfa6:	2020      	moveq	r0, #32
 800cfa8:	4770      	bx	lr

0800cfaa <__lo0bits>:
 800cfaa:	6803      	ldr	r3, [r0, #0]
 800cfac:	4602      	mov	r2, r0
 800cfae:	f013 0007 	ands.w	r0, r3, #7
 800cfb2:	d00b      	beq.n	800cfcc <__lo0bits+0x22>
 800cfb4:	07d9      	lsls	r1, r3, #31
 800cfb6:	d421      	bmi.n	800cffc <__lo0bits+0x52>
 800cfb8:	0798      	lsls	r0, r3, #30
 800cfba:	bf49      	itett	mi
 800cfbc:	085b      	lsrmi	r3, r3, #1
 800cfbe:	089b      	lsrpl	r3, r3, #2
 800cfc0:	2001      	movmi	r0, #1
 800cfc2:	6013      	strmi	r3, [r2, #0]
 800cfc4:	bf5c      	itt	pl
 800cfc6:	6013      	strpl	r3, [r2, #0]
 800cfc8:	2002      	movpl	r0, #2
 800cfca:	4770      	bx	lr
 800cfcc:	b299      	uxth	r1, r3
 800cfce:	b909      	cbnz	r1, 800cfd4 <__lo0bits+0x2a>
 800cfd0:	0c1b      	lsrs	r3, r3, #16
 800cfd2:	2010      	movs	r0, #16
 800cfd4:	b2d9      	uxtb	r1, r3
 800cfd6:	b909      	cbnz	r1, 800cfdc <__lo0bits+0x32>
 800cfd8:	3008      	adds	r0, #8
 800cfda:	0a1b      	lsrs	r3, r3, #8
 800cfdc:	0719      	lsls	r1, r3, #28
 800cfde:	bf04      	itt	eq
 800cfe0:	091b      	lsreq	r3, r3, #4
 800cfe2:	3004      	addeq	r0, #4
 800cfe4:	0799      	lsls	r1, r3, #30
 800cfe6:	bf04      	itt	eq
 800cfe8:	089b      	lsreq	r3, r3, #2
 800cfea:	3002      	addeq	r0, #2
 800cfec:	07d9      	lsls	r1, r3, #31
 800cfee:	d403      	bmi.n	800cff8 <__lo0bits+0x4e>
 800cff0:	085b      	lsrs	r3, r3, #1
 800cff2:	f100 0001 	add.w	r0, r0, #1
 800cff6:	d003      	beq.n	800d000 <__lo0bits+0x56>
 800cff8:	6013      	str	r3, [r2, #0]
 800cffa:	4770      	bx	lr
 800cffc:	2000      	movs	r0, #0
 800cffe:	4770      	bx	lr
 800d000:	2020      	movs	r0, #32
 800d002:	4770      	bx	lr

0800d004 <__i2b>:
 800d004:	b510      	push	{r4, lr}
 800d006:	460c      	mov	r4, r1
 800d008:	2101      	movs	r1, #1
 800d00a:	f7ff febd 	bl	800cd88 <_Balloc>
 800d00e:	4602      	mov	r2, r0
 800d010:	b928      	cbnz	r0, 800d01e <__i2b+0x1a>
 800d012:	4b05      	ldr	r3, [pc, #20]	@ (800d028 <__i2b+0x24>)
 800d014:	4805      	ldr	r0, [pc, #20]	@ (800d02c <__i2b+0x28>)
 800d016:	f240 1145 	movw	r1, #325	@ 0x145
 800d01a:	f001 fdf1 	bl	800ec00 <__assert_func>
 800d01e:	2301      	movs	r3, #1
 800d020:	6144      	str	r4, [r0, #20]
 800d022:	6103      	str	r3, [r0, #16]
 800d024:	bd10      	pop	{r4, pc}
 800d026:	bf00      	nop
 800d028:	080111e5 	.word	0x080111e5
 800d02c:	080111f6 	.word	0x080111f6

0800d030 <__multiply>:
 800d030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d034:	4617      	mov	r7, r2
 800d036:	690a      	ldr	r2, [r1, #16]
 800d038:	693b      	ldr	r3, [r7, #16]
 800d03a:	429a      	cmp	r2, r3
 800d03c:	bfa8      	it	ge
 800d03e:	463b      	movge	r3, r7
 800d040:	4689      	mov	r9, r1
 800d042:	bfa4      	itt	ge
 800d044:	460f      	movge	r7, r1
 800d046:	4699      	movge	r9, r3
 800d048:	693d      	ldr	r5, [r7, #16]
 800d04a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	6879      	ldr	r1, [r7, #4]
 800d052:	eb05 060a 	add.w	r6, r5, sl
 800d056:	42b3      	cmp	r3, r6
 800d058:	b085      	sub	sp, #20
 800d05a:	bfb8      	it	lt
 800d05c:	3101      	addlt	r1, #1
 800d05e:	f7ff fe93 	bl	800cd88 <_Balloc>
 800d062:	b930      	cbnz	r0, 800d072 <__multiply+0x42>
 800d064:	4602      	mov	r2, r0
 800d066:	4b41      	ldr	r3, [pc, #260]	@ (800d16c <__multiply+0x13c>)
 800d068:	4841      	ldr	r0, [pc, #260]	@ (800d170 <__multiply+0x140>)
 800d06a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d06e:	f001 fdc7 	bl	800ec00 <__assert_func>
 800d072:	f100 0414 	add.w	r4, r0, #20
 800d076:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d07a:	4623      	mov	r3, r4
 800d07c:	2200      	movs	r2, #0
 800d07e:	4573      	cmp	r3, lr
 800d080:	d320      	bcc.n	800d0c4 <__multiply+0x94>
 800d082:	f107 0814 	add.w	r8, r7, #20
 800d086:	f109 0114 	add.w	r1, r9, #20
 800d08a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d08e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d092:	9302      	str	r3, [sp, #8]
 800d094:	1beb      	subs	r3, r5, r7
 800d096:	3b15      	subs	r3, #21
 800d098:	f023 0303 	bic.w	r3, r3, #3
 800d09c:	3304      	adds	r3, #4
 800d09e:	3715      	adds	r7, #21
 800d0a0:	42bd      	cmp	r5, r7
 800d0a2:	bf38      	it	cc
 800d0a4:	2304      	movcc	r3, #4
 800d0a6:	9301      	str	r3, [sp, #4]
 800d0a8:	9b02      	ldr	r3, [sp, #8]
 800d0aa:	9103      	str	r1, [sp, #12]
 800d0ac:	428b      	cmp	r3, r1
 800d0ae:	d80c      	bhi.n	800d0ca <__multiply+0x9a>
 800d0b0:	2e00      	cmp	r6, #0
 800d0b2:	dd03      	ble.n	800d0bc <__multiply+0x8c>
 800d0b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d055      	beq.n	800d168 <__multiply+0x138>
 800d0bc:	6106      	str	r6, [r0, #16]
 800d0be:	b005      	add	sp, #20
 800d0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0c4:	f843 2b04 	str.w	r2, [r3], #4
 800d0c8:	e7d9      	b.n	800d07e <__multiply+0x4e>
 800d0ca:	f8b1 a000 	ldrh.w	sl, [r1]
 800d0ce:	f1ba 0f00 	cmp.w	sl, #0
 800d0d2:	d01f      	beq.n	800d114 <__multiply+0xe4>
 800d0d4:	46c4      	mov	ip, r8
 800d0d6:	46a1      	mov	r9, r4
 800d0d8:	2700      	movs	r7, #0
 800d0da:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d0de:	f8d9 3000 	ldr.w	r3, [r9]
 800d0e2:	fa1f fb82 	uxth.w	fp, r2
 800d0e6:	b29b      	uxth	r3, r3
 800d0e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d0ec:	443b      	add	r3, r7
 800d0ee:	f8d9 7000 	ldr.w	r7, [r9]
 800d0f2:	0c12      	lsrs	r2, r2, #16
 800d0f4:	0c3f      	lsrs	r7, r7, #16
 800d0f6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d0fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d0fe:	b29b      	uxth	r3, r3
 800d100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d104:	4565      	cmp	r5, ip
 800d106:	f849 3b04 	str.w	r3, [r9], #4
 800d10a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d10e:	d8e4      	bhi.n	800d0da <__multiply+0xaa>
 800d110:	9b01      	ldr	r3, [sp, #4]
 800d112:	50e7      	str	r7, [r4, r3]
 800d114:	9b03      	ldr	r3, [sp, #12]
 800d116:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d11a:	3104      	adds	r1, #4
 800d11c:	f1b9 0f00 	cmp.w	r9, #0
 800d120:	d020      	beq.n	800d164 <__multiply+0x134>
 800d122:	6823      	ldr	r3, [r4, #0]
 800d124:	4647      	mov	r7, r8
 800d126:	46a4      	mov	ip, r4
 800d128:	f04f 0a00 	mov.w	sl, #0
 800d12c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d130:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d134:	fb09 220b 	mla	r2, r9, fp, r2
 800d138:	4452      	add	r2, sl
 800d13a:	b29b      	uxth	r3, r3
 800d13c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d140:	f84c 3b04 	str.w	r3, [ip], #4
 800d144:	f857 3b04 	ldr.w	r3, [r7], #4
 800d148:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d14c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d150:	fb09 330a 	mla	r3, r9, sl, r3
 800d154:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d158:	42bd      	cmp	r5, r7
 800d15a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d15e:	d8e5      	bhi.n	800d12c <__multiply+0xfc>
 800d160:	9a01      	ldr	r2, [sp, #4]
 800d162:	50a3      	str	r3, [r4, r2]
 800d164:	3404      	adds	r4, #4
 800d166:	e79f      	b.n	800d0a8 <__multiply+0x78>
 800d168:	3e01      	subs	r6, #1
 800d16a:	e7a1      	b.n	800d0b0 <__multiply+0x80>
 800d16c:	080111e5 	.word	0x080111e5
 800d170:	080111f6 	.word	0x080111f6

0800d174 <__pow5mult>:
 800d174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d178:	4615      	mov	r5, r2
 800d17a:	f012 0203 	ands.w	r2, r2, #3
 800d17e:	4607      	mov	r7, r0
 800d180:	460e      	mov	r6, r1
 800d182:	d007      	beq.n	800d194 <__pow5mult+0x20>
 800d184:	4c25      	ldr	r4, [pc, #148]	@ (800d21c <__pow5mult+0xa8>)
 800d186:	3a01      	subs	r2, #1
 800d188:	2300      	movs	r3, #0
 800d18a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d18e:	f7ff fe5d 	bl	800ce4c <__multadd>
 800d192:	4606      	mov	r6, r0
 800d194:	10ad      	asrs	r5, r5, #2
 800d196:	d03d      	beq.n	800d214 <__pow5mult+0xa0>
 800d198:	69fc      	ldr	r4, [r7, #28]
 800d19a:	b97c      	cbnz	r4, 800d1bc <__pow5mult+0x48>
 800d19c:	2010      	movs	r0, #16
 800d19e:	f7ff fd3d 	bl	800cc1c <malloc>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	61f8      	str	r0, [r7, #28]
 800d1a6:	b928      	cbnz	r0, 800d1b4 <__pow5mult+0x40>
 800d1a8:	4b1d      	ldr	r3, [pc, #116]	@ (800d220 <__pow5mult+0xac>)
 800d1aa:	481e      	ldr	r0, [pc, #120]	@ (800d224 <__pow5mult+0xb0>)
 800d1ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d1b0:	f001 fd26 	bl	800ec00 <__assert_func>
 800d1b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1b8:	6004      	str	r4, [r0, #0]
 800d1ba:	60c4      	str	r4, [r0, #12]
 800d1bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d1c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d1c4:	b94c      	cbnz	r4, 800d1da <__pow5mult+0x66>
 800d1c6:	f240 2171 	movw	r1, #625	@ 0x271
 800d1ca:	4638      	mov	r0, r7
 800d1cc:	f7ff ff1a 	bl	800d004 <__i2b>
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d1d6:	4604      	mov	r4, r0
 800d1d8:	6003      	str	r3, [r0, #0]
 800d1da:	f04f 0900 	mov.w	r9, #0
 800d1de:	07eb      	lsls	r3, r5, #31
 800d1e0:	d50a      	bpl.n	800d1f8 <__pow5mult+0x84>
 800d1e2:	4631      	mov	r1, r6
 800d1e4:	4622      	mov	r2, r4
 800d1e6:	4638      	mov	r0, r7
 800d1e8:	f7ff ff22 	bl	800d030 <__multiply>
 800d1ec:	4631      	mov	r1, r6
 800d1ee:	4680      	mov	r8, r0
 800d1f0:	4638      	mov	r0, r7
 800d1f2:	f7ff fe09 	bl	800ce08 <_Bfree>
 800d1f6:	4646      	mov	r6, r8
 800d1f8:	106d      	asrs	r5, r5, #1
 800d1fa:	d00b      	beq.n	800d214 <__pow5mult+0xa0>
 800d1fc:	6820      	ldr	r0, [r4, #0]
 800d1fe:	b938      	cbnz	r0, 800d210 <__pow5mult+0x9c>
 800d200:	4622      	mov	r2, r4
 800d202:	4621      	mov	r1, r4
 800d204:	4638      	mov	r0, r7
 800d206:	f7ff ff13 	bl	800d030 <__multiply>
 800d20a:	6020      	str	r0, [r4, #0]
 800d20c:	f8c0 9000 	str.w	r9, [r0]
 800d210:	4604      	mov	r4, r0
 800d212:	e7e4      	b.n	800d1de <__pow5mult+0x6a>
 800d214:	4630      	mov	r0, r6
 800d216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d21a:	bf00      	nop
 800d21c:	08011308 	.word	0x08011308
 800d220:	08011176 	.word	0x08011176
 800d224:	080111f6 	.word	0x080111f6

0800d228 <__lshift>:
 800d228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d22c:	460c      	mov	r4, r1
 800d22e:	6849      	ldr	r1, [r1, #4]
 800d230:	6923      	ldr	r3, [r4, #16]
 800d232:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d236:	68a3      	ldr	r3, [r4, #8]
 800d238:	4607      	mov	r7, r0
 800d23a:	4691      	mov	r9, r2
 800d23c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d240:	f108 0601 	add.w	r6, r8, #1
 800d244:	42b3      	cmp	r3, r6
 800d246:	db0b      	blt.n	800d260 <__lshift+0x38>
 800d248:	4638      	mov	r0, r7
 800d24a:	f7ff fd9d 	bl	800cd88 <_Balloc>
 800d24e:	4605      	mov	r5, r0
 800d250:	b948      	cbnz	r0, 800d266 <__lshift+0x3e>
 800d252:	4602      	mov	r2, r0
 800d254:	4b28      	ldr	r3, [pc, #160]	@ (800d2f8 <__lshift+0xd0>)
 800d256:	4829      	ldr	r0, [pc, #164]	@ (800d2fc <__lshift+0xd4>)
 800d258:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d25c:	f001 fcd0 	bl	800ec00 <__assert_func>
 800d260:	3101      	adds	r1, #1
 800d262:	005b      	lsls	r3, r3, #1
 800d264:	e7ee      	b.n	800d244 <__lshift+0x1c>
 800d266:	2300      	movs	r3, #0
 800d268:	f100 0114 	add.w	r1, r0, #20
 800d26c:	f100 0210 	add.w	r2, r0, #16
 800d270:	4618      	mov	r0, r3
 800d272:	4553      	cmp	r3, sl
 800d274:	db33      	blt.n	800d2de <__lshift+0xb6>
 800d276:	6920      	ldr	r0, [r4, #16]
 800d278:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d27c:	f104 0314 	add.w	r3, r4, #20
 800d280:	f019 091f 	ands.w	r9, r9, #31
 800d284:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d288:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d28c:	d02b      	beq.n	800d2e6 <__lshift+0xbe>
 800d28e:	f1c9 0e20 	rsb	lr, r9, #32
 800d292:	468a      	mov	sl, r1
 800d294:	2200      	movs	r2, #0
 800d296:	6818      	ldr	r0, [r3, #0]
 800d298:	fa00 f009 	lsl.w	r0, r0, r9
 800d29c:	4310      	orrs	r0, r2
 800d29e:	f84a 0b04 	str.w	r0, [sl], #4
 800d2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a6:	459c      	cmp	ip, r3
 800d2a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d2ac:	d8f3      	bhi.n	800d296 <__lshift+0x6e>
 800d2ae:	ebac 0304 	sub.w	r3, ip, r4
 800d2b2:	3b15      	subs	r3, #21
 800d2b4:	f023 0303 	bic.w	r3, r3, #3
 800d2b8:	3304      	adds	r3, #4
 800d2ba:	f104 0015 	add.w	r0, r4, #21
 800d2be:	4560      	cmp	r0, ip
 800d2c0:	bf88      	it	hi
 800d2c2:	2304      	movhi	r3, #4
 800d2c4:	50ca      	str	r2, [r1, r3]
 800d2c6:	b10a      	cbz	r2, 800d2cc <__lshift+0xa4>
 800d2c8:	f108 0602 	add.w	r6, r8, #2
 800d2cc:	3e01      	subs	r6, #1
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	612e      	str	r6, [r5, #16]
 800d2d2:	4621      	mov	r1, r4
 800d2d4:	f7ff fd98 	bl	800ce08 <_Bfree>
 800d2d8:	4628      	mov	r0, r5
 800d2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2de:	f842 0f04 	str.w	r0, [r2, #4]!
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	e7c5      	b.n	800d272 <__lshift+0x4a>
 800d2e6:	3904      	subs	r1, #4
 800d2e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800d2f0:	459c      	cmp	ip, r3
 800d2f2:	d8f9      	bhi.n	800d2e8 <__lshift+0xc0>
 800d2f4:	e7ea      	b.n	800d2cc <__lshift+0xa4>
 800d2f6:	bf00      	nop
 800d2f8:	080111e5 	.word	0x080111e5
 800d2fc:	080111f6 	.word	0x080111f6

0800d300 <__mcmp>:
 800d300:	690a      	ldr	r2, [r1, #16]
 800d302:	4603      	mov	r3, r0
 800d304:	6900      	ldr	r0, [r0, #16]
 800d306:	1a80      	subs	r0, r0, r2
 800d308:	b530      	push	{r4, r5, lr}
 800d30a:	d10e      	bne.n	800d32a <__mcmp+0x2a>
 800d30c:	3314      	adds	r3, #20
 800d30e:	3114      	adds	r1, #20
 800d310:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d314:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d318:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d31c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d320:	4295      	cmp	r5, r2
 800d322:	d003      	beq.n	800d32c <__mcmp+0x2c>
 800d324:	d205      	bcs.n	800d332 <__mcmp+0x32>
 800d326:	f04f 30ff 	mov.w	r0, #4294967295
 800d32a:	bd30      	pop	{r4, r5, pc}
 800d32c:	42a3      	cmp	r3, r4
 800d32e:	d3f3      	bcc.n	800d318 <__mcmp+0x18>
 800d330:	e7fb      	b.n	800d32a <__mcmp+0x2a>
 800d332:	2001      	movs	r0, #1
 800d334:	e7f9      	b.n	800d32a <__mcmp+0x2a>
	...

0800d338 <__mdiff>:
 800d338:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	4689      	mov	r9, r1
 800d33e:	4606      	mov	r6, r0
 800d340:	4611      	mov	r1, r2
 800d342:	4648      	mov	r0, r9
 800d344:	4614      	mov	r4, r2
 800d346:	f7ff ffdb 	bl	800d300 <__mcmp>
 800d34a:	1e05      	subs	r5, r0, #0
 800d34c:	d112      	bne.n	800d374 <__mdiff+0x3c>
 800d34e:	4629      	mov	r1, r5
 800d350:	4630      	mov	r0, r6
 800d352:	f7ff fd19 	bl	800cd88 <_Balloc>
 800d356:	4602      	mov	r2, r0
 800d358:	b928      	cbnz	r0, 800d366 <__mdiff+0x2e>
 800d35a:	4b3f      	ldr	r3, [pc, #252]	@ (800d458 <__mdiff+0x120>)
 800d35c:	f240 2137 	movw	r1, #567	@ 0x237
 800d360:	483e      	ldr	r0, [pc, #248]	@ (800d45c <__mdiff+0x124>)
 800d362:	f001 fc4d 	bl	800ec00 <__assert_func>
 800d366:	2301      	movs	r3, #1
 800d368:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d36c:	4610      	mov	r0, r2
 800d36e:	b003      	add	sp, #12
 800d370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d374:	bfbc      	itt	lt
 800d376:	464b      	movlt	r3, r9
 800d378:	46a1      	movlt	r9, r4
 800d37a:	4630      	mov	r0, r6
 800d37c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d380:	bfba      	itte	lt
 800d382:	461c      	movlt	r4, r3
 800d384:	2501      	movlt	r5, #1
 800d386:	2500      	movge	r5, #0
 800d388:	f7ff fcfe 	bl	800cd88 <_Balloc>
 800d38c:	4602      	mov	r2, r0
 800d38e:	b918      	cbnz	r0, 800d398 <__mdiff+0x60>
 800d390:	4b31      	ldr	r3, [pc, #196]	@ (800d458 <__mdiff+0x120>)
 800d392:	f240 2145 	movw	r1, #581	@ 0x245
 800d396:	e7e3      	b.n	800d360 <__mdiff+0x28>
 800d398:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d39c:	6926      	ldr	r6, [r4, #16]
 800d39e:	60c5      	str	r5, [r0, #12]
 800d3a0:	f109 0310 	add.w	r3, r9, #16
 800d3a4:	f109 0514 	add.w	r5, r9, #20
 800d3a8:	f104 0e14 	add.w	lr, r4, #20
 800d3ac:	f100 0b14 	add.w	fp, r0, #20
 800d3b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d3b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d3b8:	9301      	str	r3, [sp, #4]
 800d3ba:	46d9      	mov	r9, fp
 800d3bc:	f04f 0c00 	mov.w	ip, #0
 800d3c0:	9b01      	ldr	r3, [sp, #4]
 800d3c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d3c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d3ca:	9301      	str	r3, [sp, #4]
 800d3cc:	fa1f f38a 	uxth.w	r3, sl
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	b283      	uxth	r3, r0
 800d3d4:	1acb      	subs	r3, r1, r3
 800d3d6:	0c00      	lsrs	r0, r0, #16
 800d3d8:	4463      	add	r3, ip
 800d3da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d3de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d3e8:	4576      	cmp	r6, lr
 800d3ea:	f849 3b04 	str.w	r3, [r9], #4
 800d3ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d3f2:	d8e5      	bhi.n	800d3c0 <__mdiff+0x88>
 800d3f4:	1b33      	subs	r3, r6, r4
 800d3f6:	3b15      	subs	r3, #21
 800d3f8:	f023 0303 	bic.w	r3, r3, #3
 800d3fc:	3415      	adds	r4, #21
 800d3fe:	3304      	adds	r3, #4
 800d400:	42a6      	cmp	r6, r4
 800d402:	bf38      	it	cc
 800d404:	2304      	movcc	r3, #4
 800d406:	441d      	add	r5, r3
 800d408:	445b      	add	r3, fp
 800d40a:	461e      	mov	r6, r3
 800d40c:	462c      	mov	r4, r5
 800d40e:	4544      	cmp	r4, r8
 800d410:	d30e      	bcc.n	800d430 <__mdiff+0xf8>
 800d412:	f108 0103 	add.w	r1, r8, #3
 800d416:	1b49      	subs	r1, r1, r5
 800d418:	f021 0103 	bic.w	r1, r1, #3
 800d41c:	3d03      	subs	r5, #3
 800d41e:	45a8      	cmp	r8, r5
 800d420:	bf38      	it	cc
 800d422:	2100      	movcc	r1, #0
 800d424:	440b      	add	r3, r1
 800d426:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d42a:	b191      	cbz	r1, 800d452 <__mdiff+0x11a>
 800d42c:	6117      	str	r7, [r2, #16]
 800d42e:	e79d      	b.n	800d36c <__mdiff+0x34>
 800d430:	f854 1b04 	ldr.w	r1, [r4], #4
 800d434:	46e6      	mov	lr, ip
 800d436:	0c08      	lsrs	r0, r1, #16
 800d438:	fa1c fc81 	uxtah	ip, ip, r1
 800d43c:	4471      	add	r1, lr
 800d43e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d442:	b289      	uxth	r1, r1
 800d444:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d448:	f846 1b04 	str.w	r1, [r6], #4
 800d44c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d450:	e7dd      	b.n	800d40e <__mdiff+0xd6>
 800d452:	3f01      	subs	r7, #1
 800d454:	e7e7      	b.n	800d426 <__mdiff+0xee>
 800d456:	bf00      	nop
 800d458:	080111e5 	.word	0x080111e5
 800d45c:	080111f6 	.word	0x080111f6

0800d460 <__ulp>:
 800d460:	b082      	sub	sp, #8
 800d462:	ed8d 0b00 	vstr	d0, [sp]
 800d466:	9a01      	ldr	r2, [sp, #4]
 800d468:	4b0f      	ldr	r3, [pc, #60]	@ (800d4a8 <__ulp+0x48>)
 800d46a:	4013      	ands	r3, r2
 800d46c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d470:	2b00      	cmp	r3, #0
 800d472:	dc08      	bgt.n	800d486 <__ulp+0x26>
 800d474:	425b      	negs	r3, r3
 800d476:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d47a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d47e:	da04      	bge.n	800d48a <__ulp+0x2a>
 800d480:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d484:	4113      	asrs	r3, r2
 800d486:	2200      	movs	r2, #0
 800d488:	e008      	b.n	800d49c <__ulp+0x3c>
 800d48a:	f1a2 0314 	sub.w	r3, r2, #20
 800d48e:	2b1e      	cmp	r3, #30
 800d490:	bfda      	itte	le
 800d492:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d496:	40da      	lsrle	r2, r3
 800d498:	2201      	movgt	r2, #1
 800d49a:	2300      	movs	r3, #0
 800d49c:	4619      	mov	r1, r3
 800d49e:	4610      	mov	r0, r2
 800d4a0:	ec41 0b10 	vmov	d0, r0, r1
 800d4a4:	b002      	add	sp, #8
 800d4a6:	4770      	bx	lr
 800d4a8:	7ff00000 	.word	0x7ff00000

0800d4ac <__b2d>:
 800d4ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4b0:	6906      	ldr	r6, [r0, #16]
 800d4b2:	f100 0814 	add.w	r8, r0, #20
 800d4b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d4ba:	1f37      	subs	r7, r6, #4
 800d4bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d4c0:	4610      	mov	r0, r2
 800d4c2:	f7ff fd53 	bl	800cf6c <__hi0bits>
 800d4c6:	f1c0 0320 	rsb	r3, r0, #32
 800d4ca:	280a      	cmp	r0, #10
 800d4cc:	600b      	str	r3, [r1, #0]
 800d4ce:	491b      	ldr	r1, [pc, #108]	@ (800d53c <__b2d+0x90>)
 800d4d0:	dc15      	bgt.n	800d4fe <__b2d+0x52>
 800d4d2:	f1c0 0c0b 	rsb	ip, r0, #11
 800d4d6:	fa22 f30c 	lsr.w	r3, r2, ip
 800d4da:	45b8      	cmp	r8, r7
 800d4dc:	ea43 0501 	orr.w	r5, r3, r1
 800d4e0:	bf34      	ite	cc
 800d4e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d4e6:	2300      	movcs	r3, #0
 800d4e8:	3015      	adds	r0, #21
 800d4ea:	fa02 f000 	lsl.w	r0, r2, r0
 800d4ee:	fa23 f30c 	lsr.w	r3, r3, ip
 800d4f2:	4303      	orrs	r3, r0
 800d4f4:	461c      	mov	r4, r3
 800d4f6:	ec45 4b10 	vmov	d0, r4, r5
 800d4fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4fe:	45b8      	cmp	r8, r7
 800d500:	bf3a      	itte	cc
 800d502:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d506:	f1a6 0708 	subcc.w	r7, r6, #8
 800d50a:	2300      	movcs	r3, #0
 800d50c:	380b      	subs	r0, #11
 800d50e:	d012      	beq.n	800d536 <__b2d+0x8a>
 800d510:	f1c0 0120 	rsb	r1, r0, #32
 800d514:	fa23 f401 	lsr.w	r4, r3, r1
 800d518:	4082      	lsls	r2, r0
 800d51a:	4322      	orrs	r2, r4
 800d51c:	4547      	cmp	r7, r8
 800d51e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d522:	bf8c      	ite	hi
 800d524:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d528:	2200      	movls	r2, #0
 800d52a:	4083      	lsls	r3, r0
 800d52c:	40ca      	lsrs	r2, r1
 800d52e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d532:	4313      	orrs	r3, r2
 800d534:	e7de      	b.n	800d4f4 <__b2d+0x48>
 800d536:	ea42 0501 	orr.w	r5, r2, r1
 800d53a:	e7db      	b.n	800d4f4 <__b2d+0x48>
 800d53c:	3ff00000 	.word	0x3ff00000

0800d540 <__d2b>:
 800d540:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d544:	460f      	mov	r7, r1
 800d546:	2101      	movs	r1, #1
 800d548:	ec59 8b10 	vmov	r8, r9, d0
 800d54c:	4616      	mov	r6, r2
 800d54e:	f7ff fc1b 	bl	800cd88 <_Balloc>
 800d552:	4604      	mov	r4, r0
 800d554:	b930      	cbnz	r0, 800d564 <__d2b+0x24>
 800d556:	4602      	mov	r2, r0
 800d558:	4b23      	ldr	r3, [pc, #140]	@ (800d5e8 <__d2b+0xa8>)
 800d55a:	4824      	ldr	r0, [pc, #144]	@ (800d5ec <__d2b+0xac>)
 800d55c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d560:	f001 fb4e 	bl	800ec00 <__assert_func>
 800d564:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d568:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d56c:	b10d      	cbz	r5, 800d572 <__d2b+0x32>
 800d56e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d572:	9301      	str	r3, [sp, #4]
 800d574:	f1b8 0300 	subs.w	r3, r8, #0
 800d578:	d023      	beq.n	800d5c2 <__d2b+0x82>
 800d57a:	4668      	mov	r0, sp
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	f7ff fd14 	bl	800cfaa <__lo0bits>
 800d582:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d586:	b1d0      	cbz	r0, 800d5be <__d2b+0x7e>
 800d588:	f1c0 0320 	rsb	r3, r0, #32
 800d58c:	fa02 f303 	lsl.w	r3, r2, r3
 800d590:	430b      	orrs	r3, r1
 800d592:	40c2      	lsrs	r2, r0
 800d594:	6163      	str	r3, [r4, #20]
 800d596:	9201      	str	r2, [sp, #4]
 800d598:	9b01      	ldr	r3, [sp, #4]
 800d59a:	61a3      	str	r3, [r4, #24]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	bf0c      	ite	eq
 800d5a0:	2201      	moveq	r2, #1
 800d5a2:	2202      	movne	r2, #2
 800d5a4:	6122      	str	r2, [r4, #16]
 800d5a6:	b1a5      	cbz	r5, 800d5d2 <__d2b+0x92>
 800d5a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d5ac:	4405      	add	r5, r0
 800d5ae:	603d      	str	r5, [r7, #0]
 800d5b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d5b4:	6030      	str	r0, [r6, #0]
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	b003      	add	sp, #12
 800d5ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5be:	6161      	str	r1, [r4, #20]
 800d5c0:	e7ea      	b.n	800d598 <__d2b+0x58>
 800d5c2:	a801      	add	r0, sp, #4
 800d5c4:	f7ff fcf1 	bl	800cfaa <__lo0bits>
 800d5c8:	9b01      	ldr	r3, [sp, #4]
 800d5ca:	6163      	str	r3, [r4, #20]
 800d5cc:	3020      	adds	r0, #32
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	e7e8      	b.n	800d5a4 <__d2b+0x64>
 800d5d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5da:	6038      	str	r0, [r7, #0]
 800d5dc:	6918      	ldr	r0, [r3, #16]
 800d5de:	f7ff fcc5 	bl	800cf6c <__hi0bits>
 800d5e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5e6:	e7e5      	b.n	800d5b4 <__d2b+0x74>
 800d5e8:	080111e5 	.word	0x080111e5
 800d5ec:	080111f6 	.word	0x080111f6

0800d5f0 <__ratio>:
 800d5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5f4:	b085      	sub	sp, #20
 800d5f6:	e9cd 1000 	strd	r1, r0, [sp]
 800d5fa:	a902      	add	r1, sp, #8
 800d5fc:	f7ff ff56 	bl	800d4ac <__b2d>
 800d600:	9800      	ldr	r0, [sp, #0]
 800d602:	a903      	add	r1, sp, #12
 800d604:	ec55 4b10 	vmov	r4, r5, d0
 800d608:	f7ff ff50 	bl	800d4ac <__b2d>
 800d60c:	9b01      	ldr	r3, [sp, #4]
 800d60e:	6919      	ldr	r1, [r3, #16]
 800d610:	9b00      	ldr	r3, [sp, #0]
 800d612:	691b      	ldr	r3, [r3, #16]
 800d614:	1ac9      	subs	r1, r1, r3
 800d616:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d61a:	1a9b      	subs	r3, r3, r2
 800d61c:	ec5b ab10 	vmov	sl, fp, d0
 800d620:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d624:	2b00      	cmp	r3, #0
 800d626:	bfce      	itee	gt
 800d628:	462a      	movgt	r2, r5
 800d62a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d62e:	465a      	movle	r2, fp
 800d630:	462f      	mov	r7, r5
 800d632:	46d9      	mov	r9, fp
 800d634:	bfcc      	ite	gt
 800d636:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d63a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d63e:	464b      	mov	r3, r9
 800d640:	4652      	mov	r2, sl
 800d642:	4620      	mov	r0, r4
 800d644:	4639      	mov	r1, r7
 800d646:	f7f3 f901 	bl	800084c <__aeabi_ddiv>
 800d64a:	ec41 0b10 	vmov	d0, r0, r1
 800d64e:	b005      	add	sp, #20
 800d650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d654 <__copybits>:
 800d654:	3901      	subs	r1, #1
 800d656:	b570      	push	{r4, r5, r6, lr}
 800d658:	1149      	asrs	r1, r1, #5
 800d65a:	6914      	ldr	r4, [r2, #16]
 800d65c:	3101      	adds	r1, #1
 800d65e:	f102 0314 	add.w	r3, r2, #20
 800d662:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d666:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d66a:	1f05      	subs	r5, r0, #4
 800d66c:	42a3      	cmp	r3, r4
 800d66e:	d30c      	bcc.n	800d68a <__copybits+0x36>
 800d670:	1aa3      	subs	r3, r4, r2
 800d672:	3b11      	subs	r3, #17
 800d674:	f023 0303 	bic.w	r3, r3, #3
 800d678:	3211      	adds	r2, #17
 800d67a:	42a2      	cmp	r2, r4
 800d67c:	bf88      	it	hi
 800d67e:	2300      	movhi	r3, #0
 800d680:	4418      	add	r0, r3
 800d682:	2300      	movs	r3, #0
 800d684:	4288      	cmp	r0, r1
 800d686:	d305      	bcc.n	800d694 <__copybits+0x40>
 800d688:	bd70      	pop	{r4, r5, r6, pc}
 800d68a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d68e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d692:	e7eb      	b.n	800d66c <__copybits+0x18>
 800d694:	f840 3b04 	str.w	r3, [r0], #4
 800d698:	e7f4      	b.n	800d684 <__copybits+0x30>

0800d69a <__any_on>:
 800d69a:	f100 0214 	add.w	r2, r0, #20
 800d69e:	6900      	ldr	r0, [r0, #16]
 800d6a0:	114b      	asrs	r3, r1, #5
 800d6a2:	4298      	cmp	r0, r3
 800d6a4:	b510      	push	{r4, lr}
 800d6a6:	db11      	blt.n	800d6cc <__any_on+0x32>
 800d6a8:	dd0a      	ble.n	800d6c0 <__any_on+0x26>
 800d6aa:	f011 011f 	ands.w	r1, r1, #31
 800d6ae:	d007      	beq.n	800d6c0 <__any_on+0x26>
 800d6b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d6b4:	fa24 f001 	lsr.w	r0, r4, r1
 800d6b8:	fa00 f101 	lsl.w	r1, r0, r1
 800d6bc:	428c      	cmp	r4, r1
 800d6be:	d10b      	bne.n	800d6d8 <__any_on+0x3e>
 800d6c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	d803      	bhi.n	800d6d0 <__any_on+0x36>
 800d6c8:	2000      	movs	r0, #0
 800d6ca:	bd10      	pop	{r4, pc}
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	e7f7      	b.n	800d6c0 <__any_on+0x26>
 800d6d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d6d4:	2900      	cmp	r1, #0
 800d6d6:	d0f5      	beq.n	800d6c4 <__any_on+0x2a>
 800d6d8:	2001      	movs	r0, #1
 800d6da:	e7f6      	b.n	800d6ca <__any_on+0x30>

0800d6dc <sulp>:
 800d6dc:	b570      	push	{r4, r5, r6, lr}
 800d6de:	4604      	mov	r4, r0
 800d6e0:	460d      	mov	r5, r1
 800d6e2:	ec45 4b10 	vmov	d0, r4, r5
 800d6e6:	4616      	mov	r6, r2
 800d6e8:	f7ff feba 	bl	800d460 <__ulp>
 800d6ec:	ec51 0b10 	vmov	r0, r1, d0
 800d6f0:	b17e      	cbz	r6, 800d712 <sulp+0x36>
 800d6f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d6f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	dd09      	ble.n	800d712 <sulp+0x36>
 800d6fe:	051b      	lsls	r3, r3, #20
 800d700:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d704:	2400      	movs	r4, #0
 800d706:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d70a:	4622      	mov	r2, r4
 800d70c:	462b      	mov	r3, r5
 800d70e:	f7f2 ff73 	bl	80005f8 <__aeabi_dmul>
 800d712:	ec41 0b10 	vmov	d0, r0, r1
 800d716:	bd70      	pop	{r4, r5, r6, pc}

0800d718 <_strtod_l>:
 800d718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d71c:	b09f      	sub	sp, #124	@ 0x7c
 800d71e:	460c      	mov	r4, r1
 800d720:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d722:	2200      	movs	r2, #0
 800d724:	921a      	str	r2, [sp, #104]	@ 0x68
 800d726:	9005      	str	r0, [sp, #20]
 800d728:	f04f 0a00 	mov.w	sl, #0
 800d72c:	f04f 0b00 	mov.w	fp, #0
 800d730:	460a      	mov	r2, r1
 800d732:	9219      	str	r2, [sp, #100]	@ 0x64
 800d734:	7811      	ldrb	r1, [r2, #0]
 800d736:	292b      	cmp	r1, #43	@ 0x2b
 800d738:	d04a      	beq.n	800d7d0 <_strtod_l+0xb8>
 800d73a:	d838      	bhi.n	800d7ae <_strtod_l+0x96>
 800d73c:	290d      	cmp	r1, #13
 800d73e:	d832      	bhi.n	800d7a6 <_strtod_l+0x8e>
 800d740:	2908      	cmp	r1, #8
 800d742:	d832      	bhi.n	800d7aa <_strtod_l+0x92>
 800d744:	2900      	cmp	r1, #0
 800d746:	d03b      	beq.n	800d7c0 <_strtod_l+0xa8>
 800d748:	2200      	movs	r2, #0
 800d74a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d74c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d74e:	782a      	ldrb	r2, [r5, #0]
 800d750:	2a30      	cmp	r2, #48	@ 0x30
 800d752:	f040 80b2 	bne.w	800d8ba <_strtod_l+0x1a2>
 800d756:	786a      	ldrb	r2, [r5, #1]
 800d758:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d75c:	2a58      	cmp	r2, #88	@ 0x58
 800d75e:	d16e      	bne.n	800d83e <_strtod_l+0x126>
 800d760:	9302      	str	r3, [sp, #8]
 800d762:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d764:	9301      	str	r3, [sp, #4]
 800d766:	ab1a      	add	r3, sp, #104	@ 0x68
 800d768:	9300      	str	r3, [sp, #0]
 800d76a:	4a8f      	ldr	r2, [pc, #572]	@ (800d9a8 <_strtod_l+0x290>)
 800d76c:	9805      	ldr	r0, [sp, #20]
 800d76e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d770:	a919      	add	r1, sp, #100	@ 0x64
 800d772:	f001 fadf 	bl	800ed34 <__gethex>
 800d776:	f010 060f 	ands.w	r6, r0, #15
 800d77a:	4604      	mov	r4, r0
 800d77c:	d005      	beq.n	800d78a <_strtod_l+0x72>
 800d77e:	2e06      	cmp	r6, #6
 800d780:	d128      	bne.n	800d7d4 <_strtod_l+0xbc>
 800d782:	3501      	adds	r5, #1
 800d784:	2300      	movs	r3, #0
 800d786:	9519      	str	r5, [sp, #100]	@ 0x64
 800d788:	930e      	str	r3, [sp, #56]	@ 0x38
 800d78a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	f040 858e 	bne.w	800e2ae <_strtod_l+0xb96>
 800d792:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d794:	b1cb      	cbz	r3, 800d7ca <_strtod_l+0xb2>
 800d796:	4652      	mov	r2, sl
 800d798:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d79c:	ec43 2b10 	vmov	d0, r2, r3
 800d7a0:	b01f      	add	sp, #124	@ 0x7c
 800d7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a6:	2920      	cmp	r1, #32
 800d7a8:	d1ce      	bne.n	800d748 <_strtod_l+0x30>
 800d7aa:	3201      	adds	r2, #1
 800d7ac:	e7c1      	b.n	800d732 <_strtod_l+0x1a>
 800d7ae:	292d      	cmp	r1, #45	@ 0x2d
 800d7b0:	d1ca      	bne.n	800d748 <_strtod_l+0x30>
 800d7b2:	2101      	movs	r1, #1
 800d7b4:	910e      	str	r1, [sp, #56]	@ 0x38
 800d7b6:	1c51      	adds	r1, r2, #1
 800d7b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800d7ba:	7852      	ldrb	r2, [r2, #1]
 800d7bc:	2a00      	cmp	r2, #0
 800d7be:	d1c5      	bne.n	800d74c <_strtod_l+0x34>
 800d7c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d7c2:	9419      	str	r4, [sp, #100]	@ 0x64
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	f040 8570 	bne.w	800e2aa <_strtod_l+0xb92>
 800d7ca:	4652      	mov	r2, sl
 800d7cc:	465b      	mov	r3, fp
 800d7ce:	e7e5      	b.n	800d79c <_strtod_l+0x84>
 800d7d0:	2100      	movs	r1, #0
 800d7d2:	e7ef      	b.n	800d7b4 <_strtod_l+0x9c>
 800d7d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d7d6:	b13a      	cbz	r2, 800d7e8 <_strtod_l+0xd0>
 800d7d8:	2135      	movs	r1, #53	@ 0x35
 800d7da:	a81c      	add	r0, sp, #112	@ 0x70
 800d7dc:	f7ff ff3a 	bl	800d654 <__copybits>
 800d7e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d7e2:	9805      	ldr	r0, [sp, #20]
 800d7e4:	f7ff fb10 	bl	800ce08 <_Bfree>
 800d7e8:	3e01      	subs	r6, #1
 800d7ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d7ec:	2e04      	cmp	r6, #4
 800d7ee:	d806      	bhi.n	800d7fe <_strtod_l+0xe6>
 800d7f0:	e8df f006 	tbb	[pc, r6]
 800d7f4:	201d0314 	.word	0x201d0314
 800d7f8:	14          	.byte	0x14
 800d7f9:	00          	.byte	0x00
 800d7fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d7fe:	05e1      	lsls	r1, r4, #23
 800d800:	bf48      	it	mi
 800d802:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d806:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d80a:	0d1b      	lsrs	r3, r3, #20
 800d80c:	051b      	lsls	r3, r3, #20
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d1bb      	bne.n	800d78a <_strtod_l+0x72>
 800d812:	f7fe fb1f 	bl	800be54 <__errno>
 800d816:	2322      	movs	r3, #34	@ 0x22
 800d818:	6003      	str	r3, [r0, #0]
 800d81a:	e7b6      	b.n	800d78a <_strtod_l+0x72>
 800d81c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d820:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d824:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d828:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d82c:	e7e7      	b.n	800d7fe <_strtod_l+0xe6>
 800d82e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d9b0 <_strtod_l+0x298>
 800d832:	e7e4      	b.n	800d7fe <_strtod_l+0xe6>
 800d834:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d838:	f04f 3aff 	mov.w	sl, #4294967295
 800d83c:	e7df      	b.n	800d7fe <_strtod_l+0xe6>
 800d83e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d840:	1c5a      	adds	r2, r3, #1
 800d842:	9219      	str	r2, [sp, #100]	@ 0x64
 800d844:	785b      	ldrb	r3, [r3, #1]
 800d846:	2b30      	cmp	r3, #48	@ 0x30
 800d848:	d0f9      	beq.n	800d83e <_strtod_l+0x126>
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d09d      	beq.n	800d78a <_strtod_l+0x72>
 800d84e:	2301      	movs	r3, #1
 800d850:	2700      	movs	r7, #0
 800d852:	9308      	str	r3, [sp, #32]
 800d854:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d856:	930c      	str	r3, [sp, #48]	@ 0x30
 800d858:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d85a:	46b9      	mov	r9, r7
 800d85c:	220a      	movs	r2, #10
 800d85e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d860:	7805      	ldrb	r5, [r0, #0]
 800d862:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d866:	b2d9      	uxtb	r1, r3
 800d868:	2909      	cmp	r1, #9
 800d86a:	d928      	bls.n	800d8be <_strtod_l+0x1a6>
 800d86c:	494f      	ldr	r1, [pc, #316]	@ (800d9ac <_strtod_l+0x294>)
 800d86e:	2201      	movs	r2, #1
 800d870:	f001 f97a 	bl	800eb68 <strncmp>
 800d874:	2800      	cmp	r0, #0
 800d876:	d032      	beq.n	800d8de <_strtod_l+0x1c6>
 800d878:	2000      	movs	r0, #0
 800d87a:	462a      	mov	r2, r5
 800d87c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d87e:	464d      	mov	r5, r9
 800d880:	4603      	mov	r3, r0
 800d882:	2a65      	cmp	r2, #101	@ 0x65
 800d884:	d001      	beq.n	800d88a <_strtod_l+0x172>
 800d886:	2a45      	cmp	r2, #69	@ 0x45
 800d888:	d114      	bne.n	800d8b4 <_strtod_l+0x19c>
 800d88a:	b91d      	cbnz	r5, 800d894 <_strtod_l+0x17c>
 800d88c:	9a08      	ldr	r2, [sp, #32]
 800d88e:	4302      	orrs	r2, r0
 800d890:	d096      	beq.n	800d7c0 <_strtod_l+0xa8>
 800d892:	2500      	movs	r5, #0
 800d894:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d896:	1c62      	adds	r2, r4, #1
 800d898:	9219      	str	r2, [sp, #100]	@ 0x64
 800d89a:	7862      	ldrb	r2, [r4, #1]
 800d89c:	2a2b      	cmp	r2, #43	@ 0x2b
 800d89e:	d07a      	beq.n	800d996 <_strtod_l+0x27e>
 800d8a0:	2a2d      	cmp	r2, #45	@ 0x2d
 800d8a2:	d07e      	beq.n	800d9a2 <_strtod_l+0x28a>
 800d8a4:	f04f 0c00 	mov.w	ip, #0
 800d8a8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d8ac:	2909      	cmp	r1, #9
 800d8ae:	f240 8085 	bls.w	800d9bc <_strtod_l+0x2a4>
 800d8b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800d8b4:	f04f 0800 	mov.w	r8, #0
 800d8b8:	e0a5      	b.n	800da06 <_strtod_l+0x2ee>
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	e7c8      	b.n	800d850 <_strtod_l+0x138>
 800d8be:	f1b9 0f08 	cmp.w	r9, #8
 800d8c2:	bfd8      	it	le
 800d8c4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d8c6:	f100 0001 	add.w	r0, r0, #1
 800d8ca:	bfda      	itte	le
 800d8cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800d8d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d8d2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d8d6:	f109 0901 	add.w	r9, r9, #1
 800d8da:	9019      	str	r0, [sp, #100]	@ 0x64
 800d8dc:	e7bf      	b.n	800d85e <_strtod_l+0x146>
 800d8de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8e0:	1c5a      	adds	r2, r3, #1
 800d8e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d8e4:	785a      	ldrb	r2, [r3, #1]
 800d8e6:	f1b9 0f00 	cmp.w	r9, #0
 800d8ea:	d03b      	beq.n	800d964 <_strtod_l+0x24c>
 800d8ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800d8ee:	464d      	mov	r5, r9
 800d8f0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d8f4:	2b09      	cmp	r3, #9
 800d8f6:	d912      	bls.n	800d91e <_strtod_l+0x206>
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	e7c2      	b.n	800d882 <_strtod_l+0x16a>
 800d8fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8fe:	1c5a      	adds	r2, r3, #1
 800d900:	9219      	str	r2, [sp, #100]	@ 0x64
 800d902:	785a      	ldrb	r2, [r3, #1]
 800d904:	3001      	adds	r0, #1
 800d906:	2a30      	cmp	r2, #48	@ 0x30
 800d908:	d0f8      	beq.n	800d8fc <_strtod_l+0x1e4>
 800d90a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d90e:	2b08      	cmp	r3, #8
 800d910:	f200 84d2 	bhi.w	800e2b8 <_strtod_l+0xba0>
 800d914:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d916:	900a      	str	r0, [sp, #40]	@ 0x28
 800d918:	2000      	movs	r0, #0
 800d91a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d91c:	4605      	mov	r5, r0
 800d91e:	3a30      	subs	r2, #48	@ 0x30
 800d920:	f100 0301 	add.w	r3, r0, #1
 800d924:	d018      	beq.n	800d958 <_strtod_l+0x240>
 800d926:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d928:	4419      	add	r1, r3
 800d92a:	910a      	str	r1, [sp, #40]	@ 0x28
 800d92c:	462e      	mov	r6, r5
 800d92e:	f04f 0e0a 	mov.w	lr, #10
 800d932:	1c71      	adds	r1, r6, #1
 800d934:	eba1 0c05 	sub.w	ip, r1, r5
 800d938:	4563      	cmp	r3, ip
 800d93a:	dc15      	bgt.n	800d968 <_strtod_l+0x250>
 800d93c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d940:	182b      	adds	r3, r5, r0
 800d942:	2b08      	cmp	r3, #8
 800d944:	f105 0501 	add.w	r5, r5, #1
 800d948:	4405      	add	r5, r0
 800d94a:	dc1a      	bgt.n	800d982 <_strtod_l+0x26a>
 800d94c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d94e:	230a      	movs	r3, #10
 800d950:	fb03 2301 	mla	r3, r3, r1, r2
 800d954:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d956:	2300      	movs	r3, #0
 800d958:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d95a:	1c51      	adds	r1, r2, #1
 800d95c:	9119      	str	r1, [sp, #100]	@ 0x64
 800d95e:	7852      	ldrb	r2, [r2, #1]
 800d960:	4618      	mov	r0, r3
 800d962:	e7c5      	b.n	800d8f0 <_strtod_l+0x1d8>
 800d964:	4648      	mov	r0, r9
 800d966:	e7ce      	b.n	800d906 <_strtod_l+0x1ee>
 800d968:	2e08      	cmp	r6, #8
 800d96a:	dc05      	bgt.n	800d978 <_strtod_l+0x260>
 800d96c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d96e:	fb0e f606 	mul.w	r6, lr, r6
 800d972:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d974:	460e      	mov	r6, r1
 800d976:	e7dc      	b.n	800d932 <_strtod_l+0x21a>
 800d978:	2910      	cmp	r1, #16
 800d97a:	bfd8      	it	le
 800d97c:	fb0e f707 	mulle.w	r7, lr, r7
 800d980:	e7f8      	b.n	800d974 <_strtod_l+0x25c>
 800d982:	2b0f      	cmp	r3, #15
 800d984:	bfdc      	itt	le
 800d986:	230a      	movle	r3, #10
 800d988:	fb03 2707 	mlale	r7, r3, r7, r2
 800d98c:	e7e3      	b.n	800d956 <_strtod_l+0x23e>
 800d98e:	2300      	movs	r3, #0
 800d990:	930a      	str	r3, [sp, #40]	@ 0x28
 800d992:	2301      	movs	r3, #1
 800d994:	e77a      	b.n	800d88c <_strtod_l+0x174>
 800d996:	f04f 0c00 	mov.w	ip, #0
 800d99a:	1ca2      	adds	r2, r4, #2
 800d99c:	9219      	str	r2, [sp, #100]	@ 0x64
 800d99e:	78a2      	ldrb	r2, [r4, #2]
 800d9a0:	e782      	b.n	800d8a8 <_strtod_l+0x190>
 800d9a2:	f04f 0c01 	mov.w	ip, #1
 800d9a6:	e7f8      	b.n	800d99a <_strtod_l+0x282>
 800d9a8:	0801141c 	.word	0x0801141c
 800d9ac:	0801124f 	.word	0x0801124f
 800d9b0:	7ff00000 	.word	0x7ff00000
 800d9b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9b6:	1c51      	adds	r1, r2, #1
 800d9b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800d9ba:	7852      	ldrb	r2, [r2, #1]
 800d9bc:	2a30      	cmp	r2, #48	@ 0x30
 800d9be:	d0f9      	beq.n	800d9b4 <_strtod_l+0x29c>
 800d9c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d9c4:	2908      	cmp	r1, #8
 800d9c6:	f63f af75 	bhi.w	800d8b4 <_strtod_l+0x19c>
 800d9ca:	3a30      	subs	r2, #48	@ 0x30
 800d9cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d9d2:	f04f 080a 	mov.w	r8, #10
 800d9d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9d8:	1c56      	adds	r6, r2, #1
 800d9da:	9619      	str	r6, [sp, #100]	@ 0x64
 800d9dc:	7852      	ldrb	r2, [r2, #1]
 800d9de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d9e2:	f1be 0f09 	cmp.w	lr, #9
 800d9e6:	d939      	bls.n	800da5c <_strtod_l+0x344>
 800d9e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d9ea:	1a76      	subs	r6, r6, r1
 800d9ec:	2e08      	cmp	r6, #8
 800d9ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d9f2:	dc03      	bgt.n	800d9fc <_strtod_l+0x2e4>
 800d9f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d9f6:	4588      	cmp	r8, r1
 800d9f8:	bfa8      	it	ge
 800d9fa:	4688      	movge	r8, r1
 800d9fc:	f1bc 0f00 	cmp.w	ip, #0
 800da00:	d001      	beq.n	800da06 <_strtod_l+0x2ee>
 800da02:	f1c8 0800 	rsb	r8, r8, #0
 800da06:	2d00      	cmp	r5, #0
 800da08:	d14e      	bne.n	800daa8 <_strtod_l+0x390>
 800da0a:	9908      	ldr	r1, [sp, #32]
 800da0c:	4308      	orrs	r0, r1
 800da0e:	f47f aebc 	bne.w	800d78a <_strtod_l+0x72>
 800da12:	2b00      	cmp	r3, #0
 800da14:	f47f aed4 	bne.w	800d7c0 <_strtod_l+0xa8>
 800da18:	2a69      	cmp	r2, #105	@ 0x69
 800da1a:	d028      	beq.n	800da6e <_strtod_l+0x356>
 800da1c:	dc25      	bgt.n	800da6a <_strtod_l+0x352>
 800da1e:	2a49      	cmp	r2, #73	@ 0x49
 800da20:	d025      	beq.n	800da6e <_strtod_l+0x356>
 800da22:	2a4e      	cmp	r2, #78	@ 0x4e
 800da24:	f47f aecc 	bne.w	800d7c0 <_strtod_l+0xa8>
 800da28:	499a      	ldr	r1, [pc, #616]	@ (800dc94 <_strtod_l+0x57c>)
 800da2a:	a819      	add	r0, sp, #100	@ 0x64
 800da2c:	f001 fba4 	bl	800f178 <__match>
 800da30:	2800      	cmp	r0, #0
 800da32:	f43f aec5 	beq.w	800d7c0 <_strtod_l+0xa8>
 800da36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	2b28      	cmp	r3, #40	@ 0x28
 800da3c:	d12e      	bne.n	800da9c <_strtod_l+0x384>
 800da3e:	4996      	ldr	r1, [pc, #600]	@ (800dc98 <_strtod_l+0x580>)
 800da40:	aa1c      	add	r2, sp, #112	@ 0x70
 800da42:	a819      	add	r0, sp, #100	@ 0x64
 800da44:	f001 fbac 	bl	800f1a0 <__hexnan>
 800da48:	2805      	cmp	r0, #5
 800da4a:	d127      	bne.n	800da9c <_strtod_l+0x384>
 800da4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800da4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800da52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800da56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800da5a:	e696      	b.n	800d78a <_strtod_l+0x72>
 800da5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da5e:	fb08 2101 	mla	r1, r8, r1, r2
 800da62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800da66:	9209      	str	r2, [sp, #36]	@ 0x24
 800da68:	e7b5      	b.n	800d9d6 <_strtod_l+0x2be>
 800da6a:	2a6e      	cmp	r2, #110	@ 0x6e
 800da6c:	e7da      	b.n	800da24 <_strtod_l+0x30c>
 800da6e:	498b      	ldr	r1, [pc, #556]	@ (800dc9c <_strtod_l+0x584>)
 800da70:	a819      	add	r0, sp, #100	@ 0x64
 800da72:	f001 fb81 	bl	800f178 <__match>
 800da76:	2800      	cmp	r0, #0
 800da78:	f43f aea2 	beq.w	800d7c0 <_strtod_l+0xa8>
 800da7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da7e:	4988      	ldr	r1, [pc, #544]	@ (800dca0 <_strtod_l+0x588>)
 800da80:	3b01      	subs	r3, #1
 800da82:	a819      	add	r0, sp, #100	@ 0x64
 800da84:	9319      	str	r3, [sp, #100]	@ 0x64
 800da86:	f001 fb77 	bl	800f178 <__match>
 800da8a:	b910      	cbnz	r0, 800da92 <_strtod_l+0x37a>
 800da8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da8e:	3301      	adds	r3, #1
 800da90:	9319      	str	r3, [sp, #100]	@ 0x64
 800da92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800dcb0 <_strtod_l+0x598>
 800da96:	f04f 0a00 	mov.w	sl, #0
 800da9a:	e676      	b.n	800d78a <_strtod_l+0x72>
 800da9c:	4881      	ldr	r0, [pc, #516]	@ (800dca4 <_strtod_l+0x58c>)
 800da9e:	f001 f8a7 	bl	800ebf0 <nan>
 800daa2:	ec5b ab10 	vmov	sl, fp, d0
 800daa6:	e670      	b.n	800d78a <_strtod_l+0x72>
 800daa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800daac:	eba8 0303 	sub.w	r3, r8, r3
 800dab0:	f1b9 0f00 	cmp.w	r9, #0
 800dab4:	bf08      	it	eq
 800dab6:	46a9      	moveq	r9, r5
 800dab8:	2d10      	cmp	r5, #16
 800daba:	9309      	str	r3, [sp, #36]	@ 0x24
 800dabc:	462c      	mov	r4, r5
 800dabe:	bfa8      	it	ge
 800dac0:	2410      	movge	r4, #16
 800dac2:	f7f2 fd1f 	bl	8000504 <__aeabi_ui2d>
 800dac6:	2d09      	cmp	r5, #9
 800dac8:	4682      	mov	sl, r0
 800daca:	468b      	mov	fp, r1
 800dacc:	dc13      	bgt.n	800daf6 <_strtod_l+0x3de>
 800dace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	f43f ae5a 	beq.w	800d78a <_strtod_l+0x72>
 800dad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dad8:	dd78      	ble.n	800dbcc <_strtod_l+0x4b4>
 800dada:	2b16      	cmp	r3, #22
 800dadc:	dc5f      	bgt.n	800db9e <_strtod_l+0x486>
 800dade:	4972      	ldr	r1, [pc, #456]	@ (800dca8 <_strtod_l+0x590>)
 800dae0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dae4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dae8:	4652      	mov	r2, sl
 800daea:	465b      	mov	r3, fp
 800daec:	f7f2 fd84 	bl	80005f8 <__aeabi_dmul>
 800daf0:	4682      	mov	sl, r0
 800daf2:	468b      	mov	fp, r1
 800daf4:	e649      	b.n	800d78a <_strtod_l+0x72>
 800daf6:	4b6c      	ldr	r3, [pc, #432]	@ (800dca8 <_strtod_l+0x590>)
 800daf8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dafc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800db00:	f7f2 fd7a 	bl	80005f8 <__aeabi_dmul>
 800db04:	4682      	mov	sl, r0
 800db06:	4638      	mov	r0, r7
 800db08:	468b      	mov	fp, r1
 800db0a:	f7f2 fcfb 	bl	8000504 <__aeabi_ui2d>
 800db0e:	4602      	mov	r2, r0
 800db10:	460b      	mov	r3, r1
 800db12:	4650      	mov	r0, sl
 800db14:	4659      	mov	r1, fp
 800db16:	f7f2 fbb9 	bl	800028c <__adddf3>
 800db1a:	2d0f      	cmp	r5, #15
 800db1c:	4682      	mov	sl, r0
 800db1e:	468b      	mov	fp, r1
 800db20:	ddd5      	ble.n	800dace <_strtod_l+0x3b6>
 800db22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db24:	1b2c      	subs	r4, r5, r4
 800db26:	441c      	add	r4, r3
 800db28:	2c00      	cmp	r4, #0
 800db2a:	f340 8093 	ble.w	800dc54 <_strtod_l+0x53c>
 800db2e:	f014 030f 	ands.w	r3, r4, #15
 800db32:	d00a      	beq.n	800db4a <_strtod_l+0x432>
 800db34:	495c      	ldr	r1, [pc, #368]	@ (800dca8 <_strtod_l+0x590>)
 800db36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800db3a:	4652      	mov	r2, sl
 800db3c:	465b      	mov	r3, fp
 800db3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db42:	f7f2 fd59 	bl	80005f8 <__aeabi_dmul>
 800db46:	4682      	mov	sl, r0
 800db48:	468b      	mov	fp, r1
 800db4a:	f034 040f 	bics.w	r4, r4, #15
 800db4e:	d073      	beq.n	800dc38 <_strtod_l+0x520>
 800db50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800db54:	dd49      	ble.n	800dbea <_strtod_l+0x4d2>
 800db56:	2400      	movs	r4, #0
 800db58:	46a0      	mov	r8, r4
 800db5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800db5c:	46a1      	mov	r9, r4
 800db5e:	9a05      	ldr	r2, [sp, #20]
 800db60:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800dcb0 <_strtod_l+0x598>
 800db64:	2322      	movs	r3, #34	@ 0x22
 800db66:	6013      	str	r3, [r2, #0]
 800db68:	f04f 0a00 	mov.w	sl, #0
 800db6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db6e:	2b00      	cmp	r3, #0
 800db70:	f43f ae0b 	beq.w	800d78a <_strtod_l+0x72>
 800db74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800db76:	9805      	ldr	r0, [sp, #20]
 800db78:	f7ff f946 	bl	800ce08 <_Bfree>
 800db7c:	9805      	ldr	r0, [sp, #20]
 800db7e:	4649      	mov	r1, r9
 800db80:	f7ff f942 	bl	800ce08 <_Bfree>
 800db84:	9805      	ldr	r0, [sp, #20]
 800db86:	4641      	mov	r1, r8
 800db88:	f7ff f93e 	bl	800ce08 <_Bfree>
 800db8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800db8e:	9805      	ldr	r0, [sp, #20]
 800db90:	f7ff f93a 	bl	800ce08 <_Bfree>
 800db94:	9805      	ldr	r0, [sp, #20]
 800db96:	4621      	mov	r1, r4
 800db98:	f7ff f936 	bl	800ce08 <_Bfree>
 800db9c:	e5f5      	b.n	800d78a <_strtod_l+0x72>
 800db9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dba0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800dba4:	4293      	cmp	r3, r2
 800dba6:	dbbc      	blt.n	800db22 <_strtod_l+0x40a>
 800dba8:	4c3f      	ldr	r4, [pc, #252]	@ (800dca8 <_strtod_l+0x590>)
 800dbaa:	f1c5 050f 	rsb	r5, r5, #15
 800dbae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800dbb2:	4652      	mov	r2, sl
 800dbb4:	465b      	mov	r3, fp
 800dbb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbba:	f7f2 fd1d 	bl	80005f8 <__aeabi_dmul>
 800dbbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbc0:	1b5d      	subs	r5, r3, r5
 800dbc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dbc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dbca:	e78f      	b.n	800daec <_strtod_l+0x3d4>
 800dbcc:	3316      	adds	r3, #22
 800dbce:	dba8      	blt.n	800db22 <_strtod_l+0x40a>
 800dbd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbd2:	eba3 0808 	sub.w	r8, r3, r8
 800dbd6:	4b34      	ldr	r3, [pc, #208]	@ (800dca8 <_strtod_l+0x590>)
 800dbd8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800dbdc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800dbe0:	4650      	mov	r0, sl
 800dbe2:	4659      	mov	r1, fp
 800dbe4:	f7f2 fe32 	bl	800084c <__aeabi_ddiv>
 800dbe8:	e782      	b.n	800daf0 <_strtod_l+0x3d8>
 800dbea:	2300      	movs	r3, #0
 800dbec:	4f2f      	ldr	r7, [pc, #188]	@ (800dcac <_strtod_l+0x594>)
 800dbee:	1124      	asrs	r4, r4, #4
 800dbf0:	4650      	mov	r0, sl
 800dbf2:	4659      	mov	r1, fp
 800dbf4:	461e      	mov	r6, r3
 800dbf6:	2c01      	cmp	r4, #1
 800dbf8:	dc21      	bgt.n	800dc3e <_strtod_l+0x526>
 800dbfa:	b10b      	cbz	r3, 800dc00 <_strtod_l+0x4e8>
 800dbfc:	4682      	mov	sl, r0
 800dbfe:	468b      	mov	fp, r1
 800dc00:	492a      	ldr	r1, [pc, #168]	@ (800dcac <_strtod_l+0x594>)
 800dc02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dc06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800dc0a:	4652      	mov	r2, sl
 800dc0c:	465b      	mov	r3, fp
 800dc0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc12:	f7f2 fcf1 	bl	80005f8 <__aeabi_dmul>
 800dc16:	4b26      	ldr	r3, [pc, #152]	@ (800dcb0 <_strtod_l+0x598>)
 800dc18:	460a      	mov	r2, r1
 800dc1a:	400b      	ands	r3, r1
 800dc1c:	4925      	ldr	r1, [pc, #148]	@ (800dcb4 <_strtod_l+0x59c>)
 800dc1e:	428b      	cmp	r3, r1
 800dc20:	4682      	mov	sl, r0
 800dc22:	d898      	bhi.n	800db56 <_strtod_l+0x43e>
 800dc24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800dc28:	428b      	cmp	r3, r1
 800dc2a:	bf86      	itte	hi
 800dc2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800dcb8 <_strtod_l+0x5a0>
 800dc30:	f04f 3aff 	movhi.w	sl, #4294967295
 800dc34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800dc38:	2300      	movs	r3, #0
 800dc3a:	9308      	str	r3, [sp, #32]
 800dc3c:	e076      	b.n	800dd2c <_strtod_l+0x614>
 800dc3e:	07e2      	lsls	r2, r4, #31
 800dc40:	d504      	bpl.n	800dc4c <_strtod_l+0x534>
 800dc42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc46:	f7f2 fcd7 	bl	80005f8 <__aeabi_dmul>
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	3601      	adds	r6, #1
 800dc4e:	1064      	asrs	r4, r4, #1
 800dc50:	3708      	adds	r7, #8
 800dc52:	e7d0      	b.n	800dbf6 <_strtod_l+0x4de>
 800dc54:	d0f0      	beq.n	800dc38 <_strtod_l+0x520>
 800dc56:	4264      	negs	r4, r4
 800dc58:	f014 020f 	ands.w	r2, r4, #15
 800dc5c:	d00a      	beq.n	800dc74 <_strtod_l+0x55c>
 800dc5e:	4b12      	ldr	r3, [pc, #72]	@ (800dca8 <_strtod_l+0x590>)
 800dc60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc64:	4650      	mov	r0, sl
 800dc66:	4659      	mov	r1, fp
 800dc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6c:	f7f2 fdee 	bl	800084c <__aeabi_ddiv>
 800dc70:	4682      	mov	sl, r0
 800dc72:	468b      	mov	fp, r1
 800dc74:	1124      	asrs	r4, r4, #4
 800dc76:	d0df      	beq.n	800dc38 <_strtod_l+0x520>
 800dc78:	2c1f      	cmp	r4, #31
 800dc7a:	dd1f      	ble.n	800dcbc <_strtod_l+0x5a4>
 800dc7c:	2400      	movs	r4, #0
 800dc7e:	46a0      	mov	r8, r4
 800dc80:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dc82:	46a1      	mov	r9, r4
 800dc84:	9a05      	ldr	r2, [sp, #20]
 800dc86:	2322      	movs	r3, #34	@ 0x22
 800dc88:	f04f 0a00 	mov.w	sl, #0
 800dc8c:	f04f 0b00 	mov.w	fp, #0
 800dc90:	6013      	str	r3, [r2, #0]
 800dc92:	e76b      	b.n	800db6c <_strtod_l+0x454>
 800dc94:	0801113d 	.word	0x0801113d
 800dc98:	08011408 	.word	0x08011408
 800dc9c:	08011135 	.word	0x08011135
 800dca0:	0801116c 	.word	0x0801116c
 800dca4:	080112a5 	.word	0x080112a5
 800dca8:	08011340 	.word	0x08011340
 800dcac:	08011318 	.word	0x08011318
 800dcb0:	7ff00000 	.word	0x7ff00000
 800dcb4:	7ca00000 	.word	0x7ca00000
 800dcb8:	7fefffff 	.word	0x7fefffff
 800dcbc:	f014 0310 	ands.w	r3, r4, #16
 800dcc0:	bf18      	it	ne
 800dcc2:	236a      	movne	r3, #106	@ 0x6a
 800dcc4:	4ea9      	ldr	r6, [pc, #676]	@ (800df6c <_strtod_l+0x854>)
 800dcc6:	9308      	str	r3, [sp, #32]
 800dcc8:	4650      	mov	r0, sl
 800dcca:	4659      	mov	r1, fp
 800dccc:	2300      	movs	r3, #0
 800dcce:	07e7      	lsls	r7, r4, #31
 800dcd0:	d504      	bpl.n	800dcdc <_strtod_l+0x5c4>
 800dcd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dcd6:	f7f2 fc8f 	bl	80005f8 <__aeabi_dmul>
 800dcda:	2301      	movs	r3, #1
 800dcdc:	1064      	asrs	r4, r4, #1
 800dcde:	f106 0608 	add.w	r6, r6, #8
 800dce2:	d1f4      	bne.n	800dcce <_strtod_l+0x5b6>
 800dce4:	b10b      	cbz	r3, 800dcea <_strtod_l+0x5d2>
 800dce6:	4682      	mov	sl, r0
 800dce8:	468b      	mov	fp, r1
 800dcea:	9b08      	ldr	r3, [sp, #32]
 800dcec:	b1b3      	cbz	r3, 800dd1c <_strtod_l+0x604>
 800dcee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dcf2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	4659      	mov	r1, fp
 800dcfa:	dd0f      	ble.n	800dd1c <_strtod_l+0x604>
 800dcfc:	2b1f      	cmp	r3, #31
 800dcfe:	dd56      	ble.n	800ddae <_strtod_l+0x696>
 800dd00:	2b34      	cmp	r3, #52	@ 0x34
 800dd02:	bfde      	ittt	le
 800dd04:	f04f 33ff 	movle.w	r3, #4294967295
 800dd08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dd0c:	4093      	lslle	r3, r2
 800dd0e:	f04f 0a00 	mov.w	sl, #0
 800dd12:	bfcc      	ite	gt
 800dd14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dd18:	ea03 0b01 	andle.w	fp, r3, r1
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	2300      	movs	r3, #0
 800dd20:	4650      	mov	r0, sl
 800dd22:	4659      	mov	r1, fp
 800dd24:	f7f2 fed0 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	d1a7      	bne.n	800dc7c <_strtod_l+0x564>
 800dd2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd2e:	9300      	str	r3, [sp, #0]
 800dd30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dd32:	9805      	ldr	r0, [sp, #20]
 800dd34:	462b      	mov	r3, r5
 800dd36:	464a      	mov	r2, r9
 800dd38:	f7ff f8ce 	bl	800ced8 <__s2b>
 800dd3c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	f43f af09 	beq.w	800db56 <_strtod_l+0x43e>
 800dd44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd48:	2a00      	cmp	r2, #0
 800dd4a:	eba3 0308 	sub.w	r3, r3, r8
 800dd4e:	bfa8      	it	ge
 800dd50:	2300      	movge	r3, #0
 800dd52:	9312      	str	r3, [sp, #72]	@ 0x48
 800dd54:	2400      	movs	r4, #0
 800dd56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dd5a:	9316      	str	r3, [sp, #88]	@ 0x58
 800dd5c:	46a0      	mov	r8, r4
 800dd5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd60:	9805      	ldr	r0, [sp, #20]
 800dd62:	6859      	ldr	r1, [r3, #4]
 800dd64:	f7ff f810 	bl	800cd88 <_Balloc>
 800dd68:	4681      	mov	r9, r0
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	f43f aef7 	beq.w	800db5e <_strtod_l+0x446>
 800dd70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd72:	691a      	ldr	r2, [r3, #16]
 800dd74:	3202      	adds	r2, #2
 800dd76:	f103 010c 	add.w	r1, r3, #12
 800dd7a:	0092      	lsls	r2, r2, #2
 800dd7c:	300c      	adds	r0, #12
 800dd7e:	f7fe f896 	bl	800beae <memcpy>
 800dd82:	ec4b ab10 	vmov	d0, sl, fp
 800dd86:	9805      	ldr	r0, [sp, #20]
 800dd88:	aa1c      	add	r2, sp, #112	@ 0x70
 800dd8a:	a91b      	add	r1, sp, #108	@ 0x6c
 800dd8c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dd90:	f7ff fbd6 	bl	800d540 <__d2b>
 800dd94:	901a      	str	r0, [sp, #104]	@ 0x68
 800dd96:	2800      	cmp	r0, #0
 800dd98:	f43f aee1 	beq.w	800db5e <_strtod_l+0x446>
 800dd9c:	9805      	ldr	r0, [sp, #20]
 800dd9e:	2101      	movs	r1, #1
 800dda0:	f7ff f930 	bl	800d004 <__i2b>
 800dda4:	4680      	mov	r8, r0
 800dda6:	b948      	cbnz	r0, 800ddbc <_strtod_l+0x6a4>
 800dda8:	f04f 0800 	mov.w	r8, #0
 800ddac:	e6d7      	b.n	800db5e <_strtod_l+0x446>
 800ddae:	f04f 32ff 	mov.w	r2, #4294967295
 800ddb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ddb6:	ea03 0a0a 	and.w	sl, r3, sl
 800ddba:	e7af      	b.n	800dd1c <_strtod_l+0x604>
 800ddbc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ddbe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ddc0:	2d00      	cmp	r5, #0
 800ddc2:	bfab      	itete	ge
 800ddc4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ddc6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ddc8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ddca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ddcc:	bfac      	ite	ge
 800ddce:	18ef      	addge	r7, r5, r3
 800ddd0:	1b5e      	sublt	r6, r3, r5
 800ddd2:	9b08      	ldr	r3, [sp, #32]
 800ddd4:	1aed      	subs	r5, r5, r3
 800ddd6:	4415      	add	r5, r2
 800ddd8:	4b65      	ldr	r3, [pc, #404]	@ (800df70 <_strtod_l+0x858>)
 800ddda:	3d01      	subs	r5, #1
 800dddc:	429d      	cmp	r5, r3
 800ddde:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dde2:	da50      	bge.n	800de86 <_strtod_l+0x76e>
 800dde4:	1b5b      	subs	r3, r3, r5
 800dde6:	2b1f      	cmp	r3, #31
 800dde8:	eba2 0203 	sub.w	r2, r2, r3
 800ddec:	f04f 0101 	mov.w	r1, #1
 800ddf0:	dc3d      	bgt.n	800de6e <_strtod_l+0x756>
 800ddf2:	fa01 f303 	lsl.w	r3, r1, r3
 800ddf6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	9310      	str	r3, [sp, #64]	@ 0x40
 800ddfc:	18bd      	adds	r5, r7, r2
 800ddfe:	9b08      	ldr	r3, [sp, #32]
 800de00:	42af      	cmp	r7, r5
 800de02:	4416      	add	r6, r2
 800de04:	441e      	add	r6, r3
 800de06:	463b      	mov	r3, r7
 800de08:	bfa8      	it	ge
 800de0a:	462b      	movge	r3, r5
 800de0c:	42b3      	cmp	r3, r6
 800de0e:	bfa8      	it	ge
 800de10:	4633      	movge	r3, r6
 800de12:	2b00      	cmp	r3, #0
 800de14:	bfc2      	ittt	gt
 800de16:	1aed      	subgt	r5, r5, r3
 800de18:	1af6      	subgt	r6, r6, r3
 800de1a:	1aff      	subgt	r7, r7, r3
 800de1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800de1e:	2b00      	cmp	r3, #0
 800de20:	dd16      	ble.n	800de50 <_strtod_l+0x738>
 800de22:	4641      	mov	r1, r8
 800de24:	9805      	ldr	r0, [sp, #20]
 800de26:	461a      	mov	r2, r3
 800de28:	f7ff f9a4 	bl	800d174 <__pow5mult>
 800de2c:	4680      	mov	r8, r0
 800de2e:	2800      	cmp	r0, #0
 800de30:	d0ba      	beq.n	800dda8 <_strtod_l+0x690>
 800de32:	4601      	mov	r1, r0
 800de34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800de36:	9805      	ldr	r0, [sp, #20]
 800de38:	f7ff f8fa 	bl	800d030 <__multiply>
 800de3c:	900a      	str	r0, [sp, #40]	@ 0x28
 800de3e:	2800      	cmp	r0, #0
 800de40:	f43f ae8d 	beq.w	800db5e <_strtod_l+0x446>
 800de44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de46:	9805      	ldr	r0, [sp, #20]
 800de48:	f7fe ffde 	bl	800ce08 <_Bfree>
 800de4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de4e:	931a      	str	r3, [sp, #104]	@ 0x68
 800de50:	2d00      	cmp	r5, #0
 800de52:	dc1d      	bgt.n	800de90 <_strtod_l+0x778>
 800de54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de56:	2b00      	cmp	r3, #0
 800de58:	dd23      	ble.n	800dea2 <_strtod_l+0x78a>
 800de5a:	4649      	mov	r1, r9
 800de5c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800de5e:	9805      	ldr	r0, [sp, #20]
 800de60:	f7ff f988 	bl	800d174 <__pow5mult>
 800de64:	4681      	mov	r9, r0
 800de66:	b9e0      	cbnz	r0, 800dea2 <_strtod_l+0x78a>
 800de68:	f04f 0900 	mov.w	r9, #0
 800de6c:	e677      	b.n	800db5e <_strtod_l+0x446>
 800de6e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800de72:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800de76:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800de7a:	35e2      	adds	r5, #226	@ 0xe2
 800de7c:	fa01 f305 	lsl.w	r3, r1, r5
 800de80:	9310      	str	r3, [sp, #64]	@ 0x40
 800de82:	9113      	str	r1, [sp, #76]	@ 0x4c
 800de84:	e7ba      	b.n	800ddfc <_strtod_l+0x6e4>
 800de86:	2300      	movs	r3, #0
 800de88:	9310      	str	r3, [sp, #64]	@ 0x40
 800de8a:	2301      	movs	r3, #1
 800de8c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800de8e:	e7b5      	b.n	800ddfc <_strtod_l+0x6e4>
 800de90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de92:	9805      	ldr	r0, [sp, #20]
 800de94:	462a      	mov	r2, r5
 800de96:	f7ff f9c7 	bl	800d228 <__lshift>
 800de9a:	901a      	str	r0, [sp, #104]	@ 0x68
 800de9c:	2800      	cmp	r0, #0
 800de9e:	d1d9      	bne.n	800de54 <_strtod_l+0x73c>
 800dea0:	e65d      	b.n	800db5e <_strtod_l+0x446>
 800dea2:	2e00      	cmp	r6, #0
 800dea4:	dd07      	ble.n	800deb6 <_strtod_l+0x79e>
 800dea6:	4649      	mov	r1, r9
 800dea8:	9805      	ldr	r0, [sp, #20]
 800deaa:	4632      	mov	r2, r6
 800deac:	f7ff f9bc 	bl	800d228 <__lshift>
 800deb0:	4681      	mov	r9, r0
 800deb2:	2800      	cmp	r0, #0
 800deb4:	d0d8      	beq.n	800de68 <_strtod_l+0x750>
 800deb6:	2f00      	cmp	r7, #0
 800deb8:	dd08      	ble.n	800decc <_strtod_l+0x7b4>
 800deba:	4641      	mov	r1, r8
 800debc:	9805      	ldr	r0, [sp, #20]
 800debe:	463a      	mov	r2, r7
 800dec0:	f7ff f9b2 	bl	800d228 <__lshift>
 800dec4:	4680      	mov	r8, r0
 800dec6:	2800      	cmp	r0, #0
 800dec8:	f43f ae49 	beq.w	800db5e <_strtod_l+0x446>
 800decc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dece:	9805      	ldr	r0, [sp, #20]
 800ded0:	464a      	mov	r2, r9
 800ded2:	f7ff fa31 	bl	800d338 <__mdiff>
 800ded6:	4604      	mov	r4, r0
 800ded8:	2800      	cmp	r0, #0
 800deda:	f43f ae40 	beq.w	800db5e <_strtod_l+0x446>
 800dede:	68c3      	ldr	r3, [r0, #12]
 800dee0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dee2:	2300      	movs	r3, #0
 800dee4:	60c3      	str	r3, [r0, #12]
 800dee6:	4641      	mov	r1, r8
 800dee8:	f7ff fa0a 	bl	800d300 <__mcmp>
 800deec:	2800      	cmp	r0, #0
 800deee:	da45      	bge.n	800df7c <_strtod_l+0x864>
 800def0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800def2:	ea53 030a 	orrs.w	r3, r3, sl
 800def6:	d16b      	bne.n	800dfd0 <_strtod_l+0x8b8>
 800def8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800defc:	2b00      	cmp	r3, #0
 800defe:	d167      	bne.n	800dfd0 <_strtod_l+0x8b8>
 800df00:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df04:	0d1b      	lsrs	r3, r3, #20
 800df06:	051b      	lsls	r3, r3, #20
 800df08:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800df0c:	d960      	bls.n	800dfd0 <_strtod_l+0x8b8>
 800df0e:	6963      	ldr	r3, [r4, #20]
 800df10:	b913      	cbnz	r3, 800df18 <_strtod_l+0x800>
 800df12:	6923      	ldr	r3, [r4, #16]
 800df14:	2b01      	cmp	r3, #1
 800df16:	dd5b      	ble.n	800dfd0 <_strtod_l+0x8b8>
 800df18:	4621      	mov	r1, r4
 800df1a:	2201      	movs	r2, #1
 800df1c:	9805      	ldr	r0, [sp, #20]
 800df1e:	f7ff f983 	bl	800d228 <__lshift>
 800df22:	4641      	mov	r1, r8
 800df24:	4604      	mov	r4, r0
 800df26:	f7ff f9eb 	bl	800d300 <__mcmp>
 800df2a:	2800      	cmp	r0, #0
 800df2c:	dd50      	ble.n	800dfd0 <_strtod_l+0x8b8>
 800df2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df32:	9a08      	ldr	r2, [sp, #32]
 800df34:	0d1b      	lsrs	r3, r3, #20
 800df36:	051b      	lsls	r3, r3, #20
 800df38:	2a00      	cmp	r2, #0
 800df3a:	d06a      	beq.n	800e012 <_strtod_l+0x8fa>
 800df3c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800df40:	d867      	bhi.n	800e012 <_strtod_l+0x8fa>
 800df42:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800df46:	f67f ae9d 	bls.w	800dc84 <_strtod_l+0x56c>
 800df4a:	4b0a      	ldr	r3, [pc, #40]	@ (800df74 <_strtod_l+0x85c>)
 800df4c:	4650      	mov	r0, sl
 800df4e:	4659      	mov	r1, fp
 800df50:	2200      	movs	r2, #0
 800df52:	f7f2 fb51 	bl	80005f8 <__aeabi_dmul>
 800df56:	4b08      	ldr	r3, [pc, #32]	@ (800df78 <_strtod_l+0x860>)
 800df58:	400b      	ands	r3, r1
 800df5a:	4682      	mov	sl, r0
 800df5c:	468b      	mov	fp, r1
 800df5e:	2b00      	cmp	r3, #0
 800df60:	f47f ae08 	bne.w	800db74 <_strtod_l+0x45c>
 800df64:	9a05      	ldr	r2, [sp, #20]
 800df66:	2322      	movs	r3, #34	@ 0x22
 800df68:	6013      	str	r3, [r2, #0]
 800df6a:	e603      	b.n	800db74 <_strtod_l+0x45c>
 800df6c:	08011430 	.word	0x08011430
 800df70:	fffffc02 	.word	0xfffffc02
 800df74:	39500000 	.word	0x39500000
 800df78:	7ff00000 	.word	0x7ff00000
 800df7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800df80:	d165      	bne.n	800e04e <_strtod_l+0x936>
 800df82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800df84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800df88:	b35a      	cbz	r2, 800dfe2 <_strtod_l+0x8ca>
 800df8a:	4a9f      	ldr	r2, [pc, #636]	@ (800e208 <_strtod_l+0xaf0>)
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d12b      	bne.n	800dfe8 <_strtod_l+0x8d0>
 800df90:	9b08      	ldr	r3, [sp, #32]
 800df92:	4651      	mov	r1, sl
 800df94:	b303      	cbz	r3, 800dfd8 <_strtod_l+0x8c0>
 800df96:	4b9d      	ldr	r3, [pc, #628]	@ (800e20c <_strtod_l+0xaf4>)
 800df98:	465a      	mov	r2, fp
 800df9a:	4013      	ands	r3, r2
 800df9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dfa0:	f04f 32ff 	mov.w	r2, #4294967295
 800dfa4:	d81b      	bhi.n	800dfde <_strtod_l+0x8c6>
 800dfa6:	0d1b      	lsrs	r3, r3, #20
 800dfa8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dfac:	fa02 f303 	lsl.w	r3, r2, r3
 800dfb0:	4299      	cmp	r1, r3
 800dfb2:	d119      	bne.n	800dfe8 <_strtod_l+0x8d0>
 800dfb4:	4b96      	ldr	r3, [pc, #600]	@ (800e210 <_strtod_l+0xaf8>)
 800dfb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfb8:	429a      	cmp	r2, r3
 800dfba:	d102      	bne.n	800dfc2 <_strtod_l+0x8aa>
 800dfbc:	3101      	adds	r1, #1
 800dfbe:	f43f adce 	beq.w	800db5e <_strtod_l+0x446>
 800dfc2:	4b92      	ldr	r3, [pc, #584]	@ (800e20c <_strtod_l+0xaf4>)
 800dfc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfc6:	401a      	ands	r2, r3
 800dfc8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800dfcc:	f04f 0a00 	mov.w	sl, #0
 800dfd0:	9b08      	ldr	r3, [sp, #32]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d1b9      	bne.n	800df4a <_strtod_l+0x832>
 800dfd6:	e5cd      	b.n	800db74 <_strtod_l+0x45c>
 800dfd8:	f04f 33ff 	mov.w	r3, #4294967295
 800dfdc:	e7e8      	b.n	800dfb0 <_strtod_l+0x898>
 800dfde:	4613      	mov	r3, r2
 800dfe0:	e7e6      	b.n	800dfb0 <_strtod_l+0x898>
 800dfe2:	ea53 030a 	orrs.w	r3, r3, sl
 800dfe6:	d0a2      	beq.n	800df2e <_strtod_l+0x816>
 800dfe8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dfea:	b1db      	cbz	r3, 800e024 <_strtod_l+0x90c>
 800dfec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfee:	4213      	tst	r3, r2
 800dff0:	d0ee      	beq.n	800dfd0 <_strtod_l+0x8b8>
 800dff2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dff4:	9a08      	ldr	r2, [sp, #32]
 800dff6:	4650      	mov	r0, sl
 800dff8:	4659      	mov	r1, fp
 800dffa:	b1bb      	cbz	r3, 800e02c <_strtod_l+0x914>
 800dffc:	f7ff fb6e 	bl	800d6dc <sulp>
 800e000:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e004:	ec53 2b10 	vmov	r2, r3, d0
 800e008:	f7f2 f940 	bl	800028c <__adddf3>
 800e00c:	4682      	mov	sl, r0
 800e00e:	468b      	mov	fp, r1
 800e010:	e7de      	b.n	800dfd0 <_strtod_l+0x8b8>
 800e012:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e016:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e01a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e01e:	f04f 3aff 	mov.w	sl, #4294967295
 800e022:	e7d5      	b.n	800dfd0 <_strtod_l+0x8b8>
 800e024:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e026:	ea13 0f0a 	tst.w	r3, sl
 800e02a:	e7e1      	b.n	800dff0 <_strtod_l+0x8d8>
 800e02c:	f7ff fb56 	bl	800d6dc <sulp>
 800e030:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e034:	ec53 2b10 	vmov	r2, r3, d0
 800e038:	f7f2 f926 	bl	8000288 <__aeabi_dsub>
 800e03c:	2200      	movs	r2, #0
 800e03e:	2300      	movs	r3, #0
 800e040:	4682      	mov	sl, r0
 800e042:	468b      	mov	fp, r1
 800e044:	f7f2 fd40 	bl	8000ac8 <__aeabi_dcmpeq>
 800e048:	2800      	cmp	r0, #0
 800e04a:	d0c1      	beq.n	800dfd0 <_strtod_l+0x8b8>
 800e04c:	e61a      	b.n	800dc84 <_strtod_l+0x56c>
 800e04e:	4641      	mov	r1, r8
 800e050:	4620      	mov	r0, r4
 800e052:	f7ff facd 	bl	800d5f0 <__ratio>
 800e056:	ec57 6b10 	vmov	r6, r7, d0
 800e05a:	2200      	movs	r2, #0
 800e05c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e060:	4630      	mov	r0, r6
 800e062:	4639      	mov	r1, r7
 800e064:	f7f2 fd44 	bl	8000af0 <__aeabi_dcmple>
 800e068:	2800      	cmp	r0, #0
 800e06a:	d06f      	beq.n	800e14c <_strtod_l+0xa34>
 800e06c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d17a      	bne.n	800e168 <_strtod_l+0xa50>
 800e072:	f1ba 0f00 	cmp.w	sl, #0
 800e076:	d158      	bne.n	800e12a <_strtod_l+0xa12>
 800e078:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e07a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d15a      	bne.n	800e138 <_strtod_l+0xa20>
 800e082:	4b64      	ldr	r3, [pc, #400]	@ (800e214 <_strtod_l+0xafc>)
 800e084:	2200      	movs	r2, #0
 800e086:	4630      	mov	r0, r6
 800e088:	4639      	mov	r1, r7
 800e08a:	f7f2 fd27 	bl	8000adc <__aeabi_dcmplt>
 800e08e:	2800      	cmp	r0, #0
 800e090:	d159      	bne.n	800e146 <_strtod_l+0xa2e>
 800e092:	4630      	mov	r0, r6
 800e094:	4639      	mov	r1, r7
 800e096:	4b60      	ldr	r3, [pc, #384]	@ (800e218 <_strtod_l+0xb00>)
 800e098:	2200      	movs	r2, #0
 800e09a:	f7f2 faad 	bl	80005f8 <__aeabi_dmul>
 800e09e:	4606      	mov	r6, r0
 800e0a0:	460f      	mov	r7, r1
 800e0a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e0a6:	9606      	str	r6, [sp, #24]
 800e0a8:	9307      	str	r3, [sp, #28]
 800e0aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e0ae:	4d57      	ldr	r5, [pc, #348]	@ (800e20c <_strtod_l+0xaf4>)
 800e0b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e0b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0b6:	401d      	ands	r5, r3
 800e0b8:	4b58      	ldr	r3, [pc, #352]	@ (800e21c <_strtod_l+0xb04>)
 800e0ba:	429d      	cmp	r5, r3
 800e0bc:	f040 80b2 	bne.w	800e224 <_strtod_l+0xb0c>
 800e0c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e0c6:	ec4b ab10 	vmov	d0, sl, fp
 800e0ca:	f7ff f9c9 	bl	800d460 <__ulp>
 800e0ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e0d2:	ec51 0b10 	vmov	r0, r1, d0
 800e0d6:	f7f2 fa8f 	bl	80005f8 <__aeabi_dmul>
 800e0da:	4652      	mov	r2, sl
 800e0dc:	465b      	mov	r3, fp
 800e0de:	f7f2 f8d5 	bl	800028c <__adddf3>
 800e0e2:	460b      	mov	r3, r1
 800e0e4:	4949      	ldr	r1, [pc, #292]	@ (800e20c <_strtod_l+0xaf4>)
 800e0e6:	4a4e      	ldr	r2, [pc, #312]	@ (800e220 <_strtod_l+0xb08>)
 800e0e8:	4019      	ands	r1, r3
 800e0ea:	4291      	cmp	r1, r2
 800e0ec:	4682      	mov	sl, r0
 800e0ee:	d942      	bls.n	800e176 <_strtod_l+0xa5e>
 800e0f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e0f2:	4b47      	ldr	r3, [pc, #284]	@ (800e210 <_strtod_l+0xaf8>)
 800e0f4:	429a      	cmp	r2, r3
 800e0f6:	d103      	bne.n	800e100 <_strtod_l+0x9e8>
 800e0f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0fa:	3301      	adds	r3, #1
 800e0fc:	f43f ad2f 	beq.w	800db5e <_strtod_l+0x446>
 800e100:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e210 <_strtod_l+0xaf8>
 800e104:	f04f 3aff 	mov.w	sl, #4294967295
 800e108:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e10a:	9805      	ldr	r0, [sp, #20]
 800e10c:	f7fe fe7c 	bl	800ce08 <_Bfree>
 800e110:	9805      	ldr	r0, [sp, #20]
 800e112:	4649      	mov	r1, r9
 800e114:	f7fe fe78 	bl	800ce08 <_Bfree>
 800e118:	9805      	ldr	r0, [sp, #20]
 800e11a:	4641      	mov	r1, r8
 800e11c:	f7fe fe74 	bl	800ce08 <_Bfree>
 800e120:	9805      	ldr	r0, [sp, #20]
 800e122:	4621      	mov	r1, r4
 800e124:	f7fe fe70 	bl	800ce08 <_Bfree>
 800e128:	e619      	b.n	800dd5e <_strtod_l+0x646>
 800e12a:	f1ba 0f01 	cmp.w	sl, #1
 800e12e:	d103      	bne.n	800e138 <_strtod_l+0xa20>
 800e130:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e132:	2b00      	cmp	r3, #0
 800e134:	f43f ada6 	beq.w	800dc84 <_strtod_l+0x56c>
 800e138:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e1e8 <_strtod_l+0xad0>
 800e13c:	4f35      	ldr	r7, [pc, #212]	@ (800e214 <_strtod_l+0xafc>)
 800e13e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e142:	2600      	movs	r6, #0
 800e144:	e7b1      	b.n	800e0aa <_strtod_l+0x992>
 800e146:	4f34      	ldr	r7, [pc, #208]	@ (800e218 <_strtod_l+0xb00>)
 800e148:	2600      	movs	r6, #0
 800e14a:	e7aa      	b.n	800e0a2 <_strtod_l+0x98a>
 800e14c:	4b32      	ldr	r3, [pc, #200]	@ (800e218 <_strtod_l+0xb00>)
 800e14e:	4630      	mov	r0, r6
 800e150:	4639      	mov	r1, r7
 800e152:	2200      	movs	r2, #0
 800e154:	f7f2 fa50 	bl	80005f8 <__aeabi_dmul>
 800e158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e15a:	4606      	mov	r6, r0
 800e15c:	460f      	mov	r7, r1
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d09f      	beq.n	800e0a2 <_strtod_l+0x98a>
 800e162:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e166:	e7a0      	b.n	800e0aa <_strtod_l+0x992>
 800e168:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e1f0 <_strtod_l+0xad8>
 800e16c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e170:	ec57 6b17 	vmov	r6, r7, d7
 800e174:	e799      	b.n	800e0aa <_strtod_l+0x992>
 800e176:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e17a:	9b08      	ldr	r3, [sp, #32]
 800e17c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1c1      	bne.n	800e108 <_strtod_l+0x9f0>
 800e184:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e188:	0d1b      	lsrs	r3, r3, #20
 800e18a:	051b      	lsls	r3, r3, #20
 800e18c:	429d      	cmp	r5, r3
 800e18e:	d1bb      	bne.n	800e108 <_strtod_l+0x9f0>
 800e190:	4630      	mov	r0, r6
 800e192:	4639      	mov	r1, r7
 800e194:	f7f2 fd90 	bl	8000cb8 <__aeabi_d2lz>
 800e198:	f7f2 fa00 	bl	800059c <__aeabi_l2d>
 800e19c:	4602      	mov	r2, r0
 800e19e:	460b      	mov	r3, r1
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	4639      	mov	r1, r7
 800e1a4:	f7f2 f870 	bl	8000288 <__aeabi_dsub>
 800e1a8:	460b      	mov	r3, r1
 800e1aa:	4602      	mov	r2, r0
 800e1ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e1b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e1b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1b6:	ea46 060a 	orr.w	r6, r6, sl
 800e1ba:	431e      	orrs	r6, r3
 800e1bc:	d06f      	beq.n	800e29e <_strtod_l+0xb86>
 800e1be:	a30e      	add	r3, pc, #56	@ (adr r3, 800e1f8 <_strtod_l+0xae0>)
 800e1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c4:	f7f2 fc8a 	bl	8000adc <__aeabi_dcmplt>
 800e1c8:	2800      	cmp	r0, #0
 800e1ca:	f47f acd3 	bne.w	800db74 <_strtod_l+0x45c>
 800e1ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800e200 <_strtod_l+0xae8>)
 800e1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e1d8:	f7f2 fc9e 	bl	8000b18 <__aeabi_dcmpgt>
 800e1dc:	2800      	cmp	r0, #0
 800e1de:	d093      	beq.n	800e108 <_strtod_l+0x9f0>
 800e1e0:	e4c8      	b.n	800db74 <_strtod_l+0x45c>
 800e1e2:	bf00      	nop
 800e1e4:	f3af 8000 	nop.w
 800e1e8:	00000000 	.word	0x00000000
 800e1ec:	bff00000 	.word	0xbff00000
 800e1f0:	00000000 	.word	0x00000000
 800e1f4:	3ff00000 	.word	0x3ff00000
 800e1f8:	94a03595 	.word	0x94a03595
 800e1fc:	3fdfffff 	.word	0x3fdfffff
 800e200:	35afe535 	.word	0x35afe535
 800e204:	3fe00000 	.word	0x3fe00000
 800e208:	000fffff 	.word	0x000fffff
 800e20c:	7ff00000 	.word	0x7ff00000
 800e210:	7fefffff 	.word	0x7fefffff
 800e214:	3ff00000 	.word	0x3ff00000
 800e218:	3fe00000 	.word	0x3fe00000
 800e21c:	7fe00000 	.word	0x7fe00000
 800e220:	7c9fffff 	.word	0x7c9fffff
 800e224:	9b08      	ldr	r3, [sp, #32]
 800e226:	b323      	cbz	r3, 800e272 <_strtod_l+0xb5a>
 800e228:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e22c:	d821      	bhi.n	800e272 <_strtod_l+0xb5a>
 800e22e:	a328      	add	r3, pc, #160	@ (adr r3, 800e2d0 <_strtod_l+0xbb8>)
 800e230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e234:	4630      	mov	r0, r6
 800e236:	4639      	mov	r1, r7
 800e238:	f7f2 fc5a 	bl	8000af0 <__aeabi_dcmple>
 800e23c:	b1a0      	cbz	r0, 800e268 <_strtod_l+0xb50>
 800e23e:	4639      	mov	r1, r7
 800e240:	4630      	mov	r0, r6
 800e242:	f7f2 fcb1 	bl	8000ba8 <__aeabi_d2uiz>
 800e246:	2801      	cmp	r0, #1
 800e248:	bf38      	it	cc
 800e24a:	2001      	movcc	r0, #1
 800e24c:	f7f2 f95a 	bl	8000504 <__aeabi_ui2d>
 800e250:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e252:	4606      	mov	r6, r0
 800e254:	460f      	mov	r7, r1
 800e256:	b9fb      	cbnz	r3, 800e298 <_strtod_l+0xb80>
 800e258:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e25c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e25e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e260:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e264:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e268:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e26a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e26e:	1b5b      	subs	r3, r3, r5
 800e270:	9311      	str	r3, [sp, #68]	@ 0x44
 800e272:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e276:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e27a:	f7ff f8f1 	bl	800d460 <__ulp>
 800e27e:	4650      	mov	r0, sl
 800e280:	ec53 2b10 	vmov	r2, r3, d0
 800e284:	4659      	mov	r1, fp
 800e286:	f7f2 f9b7 	bl	80005f8 <__aeabi_dmul>
 800e28a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e28e:	f7f1 fffd 	bl	800028c <__adddf3>
 800e292:	4682      	mov	sl, r0
 800e294:	468b      	mov	fp, r1
 800e296:	e770      	b.n	800e17a <_strtod_l+0xa62>
 800e298:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e29c:	e7e0      	b.n	800e260 <_strtod_l+0xb48>
 800e29e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e2d8 <_strtod_l+0xbc0>)
 800e2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a4:	f7f2 fc1a 	bl	8000adc <__aeabi_dcmplt>
 800e2a8:	e798      	b.n	800e1dc <_strtod_l+0xac4>
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800e2ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e2b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2b2:	6013      	str	r3, [r2, #0]
 800e2b4:	f7ff ba6d 	b.w	800d792 <_strtod_l+0x7a>
 800e2b8:	2a65      	cmp	r2, #101	@ 0x65
 800e2ba:	f43f ab68 	beq.w	800d98e <_strtod_l+0x276>
 800e2be:	2a45      	cmp	r2, #69	@ 0x45
 800e2c0:	f43f ab65 	beq.w	800d98e <_strtod_l+0x276>
 800e2c4:	2301      	movs	r3, #1
 800e2c6:	f7ff bba0 	b.w	800da0a <_strtod_l+0x2f2>
 800e2ca:	bf00      	nop
 800e2cc:	f3af 8000 	nop.w
 800e2d0:	ffc00000 	.word	0xffc00000
 800e2d4:	41dfffff 	.word	0x41dfffff
 800e2d8:	94a03595 	.word	0x94a03595
 800e2dc:	3fcfffff 	.word	0x3fcfffff

0800e2e0 <_strtod_r>:
 800e2e0:	4b01      	ldr	r3, [pc, #4]	@ (800e2e8 <_strtod_r+0x8>)
 800e2e2:	f7ff ba19 	b.w	800d718 <_strtod_l>
 800e2e6:	bf00      	nop
 800e2e8:	20000100 	.word	0x20000100

0800e2ec <_strtol_l.isra.0>:
 800e2ec:	2b24      	cmp	r3, #36	@ 0x24
 800e2ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2f2:	4686      	mov	lr, r0
 800e2f4:	4690      	mov	r8, r2
 800e2f6:	d801      	bhi.n	800e2fc <_strtol_l.isra.0+0x10>
 800e2f8:	2b01      	cmp	r3, #1
 800e2fa:	d106      	bne.n	800e30a <_strtol_l.isra.0+0x1e>
 800e2fc:	f7fd fdaa 	bl	800be54 <__errno>
 800e300:	2316      	movs	r3, #22
 800e302:	6003      	str	r3, [r0, #0]
 800e304:	2000      	movs	r0, #0
 800e306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e30a:	4834      	ldr	r0, [pc, #208]	@ (800e3dc <_strtol_l.isra.0+0xf0>)
 800e30c:	460d      	mov	r5, r1
 800e30e:	462a      	mov	r2, r5
 800e310:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e314:	5d06      	ldrb	r6, [r0, r4]
 800e316:	f016 0608 	ands.w	r6, r6, #8
 800e31a:	d1f8      	bne.n	800e30e <_strtol_l.isra.0+0x22>
 800e31c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e31e:	d110      	bne.n	800e342 <_strtol_l.isra.0+0x56>
 800e320:	782c      	ldrb	r4, [r5, #0]
 800e322:	2601      	movs	r6, #1
 800e324:	1c95      	adds	r5, r2, #2
 800e326:	f033 0210 	bics.w	r2, r3, #16
 800e32a:	d115      	bne.n	800e358 <_strtol_l.isra.0+0x6c>
 800e32c:	2c30      	cmp	r4, #48	@ 0x30
 800e32e:	d10d      	bne.n	800e34c <_strtol_l.isra.0+0x60>
 800e330:	782a      	ldrb	r2, [r5, #0]
 800e332:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e336:	2a58      	cmp	r2, #88	@ 0x58
 800e338:	d108      	bne.n	800e34c <_strtol_l.isra.0+0x60>
 800e33a:	786c      	ldrb	r4, [r5, #1]
 800e33c:	3502      	adds	r5, #2
 800e33e:	2310      	movs	r3, #16
 800e340:	e00a      	b.n	800e358 <_strtol_l.isra.0+0x6c>
 800e342:	2c2b      	cmp	r4, #43	@ 0x2b
 800e344:	bf04      	itt	eq
 800e346:	782c      	ldrbeq	r4, [r5, #0]
 800e348:	1c95      	addeq	r5, r2, #2
 800e34a:	e7ec      	b.n	800e326 <_strtol_l.isra.0+0x3a>
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d1f6      	bne.n	800e33e <_strtol_l.isra.0+0x52>
 800e350:	2c30      	cmp	r4, #48	@ 0x30
 800e352:	bf14      	ite	ne
 800e354:	230a      	movne	r3, #10
 800e356:	2308      	moveq	r3, #8
 800e358:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e35c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e360:	2200      	movs	r2, #0
 800e362:	fbbc f9f3 	udiv	r9, ip, r3
 800e366:	4610      	mov	r0, r2
 800e368:	fb03 ca19 	mls	sl, r3, r9, ip
 800e36c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e370:	2f09      	cmp	r7, #9
 800e372:	d80f      	bhi.n	800e394 <_strtol_l.isra.0+0xa8>
 800e374:	463c      	mov	r4, r7
 800e376:	42a3      	cmp	r3, r4
 800e378:	dd1b      	ble.n	800e3b2 <_strtol_l.isra.0+0xc6>
 800e37a:	1c57      	adds	r7, r2, #1
 800e37c:	d007      	beq.n	800e38e <_strtol_l.isra.0+0xa2>
 800e37e:	4581      	cmp	r9, r0
 800e380:	d314      	bcc.n	800e3ac <_strtol_l.isra.0+0xc0>
 800e382:	d101      	bne.n	800e388 <_strtol_l.isra.0+0x9c>
 800e384:	45a2      	cmp	sl, r4
 800e386:	db11      	blt.n	800e3ac <_strtol_l.isra.0+0xc0>
 800e388:	fb00 4003 	mla	r0, r0, r3, r4
 800e38c:	2201      	movs	r2, #1
 800e38e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e392:	e7eb      	b.n	800e36c <_strtol_l.isra.0+0x80>
 800e394:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e398:	2f19      	cmp	r7, #25
 800e39a:	d801      	bhi.n	800e3a0 <_strtol_l.isra.0+0xb4>
 800e39c:	3c37      	subs	r4, #55	@ 0x37
 800e39e:	e7ea      	b.n	800e376 <_strtol_l.isra.0+0x8a>
 800e3a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e3a4:	2f19      	cmp	r7, #25
 800e3a6:	d804      	bhi.n	800e3b2 <_strtol_l.isra.0+0xc6>
 800e3a8:	3c57      	subs	r4, #87	@ 0x57
 800e3aa:	e7e4      	b.n	800e376 <_strtol_l.isra.0+0x8a>
 800e3ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b0:	e7ed      	b.n	800e38e <_strtol_l.isra.0+0xa2>
 800e3b2:	1c53      	adds	r3, r2, #1
 800e3b4:	d108      	bne.n	800e3c8 <_strtol_l.isra.0+0xdc>
 800e3b6:	2322      	movs	r3, #34	@ 0x22
 800e3b8:	f8ce 3000 	str.w	r3, [lr]
 800e3bc:	4660      	mov	r0, ip
 800e3be:	f1b8 0f00 	cmp.w	r8, #0
 800e3c2:	d0a0      	beq.n	800e306 <_strtol_l.isra.0+0x1a>
 800e3c4:	1e69      	subs	r1, r5, #1
 800e3c6:	e006      	b.n	800e3d6 <_strtol_l.isra.0+0xea>
 800e3c8:	b106      	cbz	r6, 800e3cc <_strtol_l.isra.0+0xe0>
 800e3ca:	4240      	negs	r0, r0
 800e3cc:	f1b8 0f00 	cmp.w	r8, #0
 800e3d0:	d099      	beq.n	800e306 <_strtol_l.isra.0+0x1a>
 800e3d2:	2a00      	cmp	r2, #0
 800e3d4:	d1f6      	bne.n	800e3c4 <_strtol_l.isra.0+0xd8>
 800e3d6:	f8c8 1000 	str.w	r1, [r8]
 800e3da:	e794      	b.n	800e306 <_strtol_l.isra.0+0x1a>
 800e3dc:	08011459 	.word	0x08011459

0800e3e0 <_strtol_r>:
 800e3e0:	f7ff bf84 	b.w	800e2ec <_strtol_l.isra.0>

0800e3e4 <__ssputs_r>:
 800e3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3e8:	688e      	ldr	r6, [r1, #8]
 800e3ea:	461f      	mov	r7, r3
 800e3ec:	42be      	cmp	r6, r7
 800e3ee:	680b      	ldr	r3, [r1, #0]
 800e3f0:	4682      	mov	sl, r0
 800e3f2:	460c      	mov	r4, r1
 800e3f4:	4690      	mov	r8, r2
 800e3f6:	d82d      	bhi.n	800e454 <__ssputs_r+0x70>
 800e3f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e400:	d026      	beq.n	800e450 <__ssputs_r+0x6c>
 800e402:	6965      	ldr	r5, [r4, #20]
 800e404:	6909      	ldr	r1, [r1, #16]
 800e406:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e40a:	eba3 0901 	sub.w	r9, r3, r1
 800e40e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e412:	1c7b      	adds	r3, r7, #1
 800e414:	444b      	add	r3, r9
 800e416:	106d      	asrs	r5, r5, #1
 800e418:	429d      	cmp	r5, r3
 800e41a:	bf38      	it	cc
 800e41c:	461d      	movcc	r5, r3
 800e41e:	0553      	lsls	r3, r2, #21
 800e420:	d527      	bpl.n	800e472 <__ssputs_r+0x8e>
 800e422:	4629      	mov	r1, r5
 800e424:	f7fe fc24 	bl	800cc70 <_malloc_r>
 800e428:	4606      	mov	r6, r0
 800e42a:	b360      	cbz	r0, 800e486 <__ssputs_r+0xa2>
 800e42c:	6921      	ldr	r1, [r4, #16]
 800e42e:	464a      	mov	r2, r9
 800e430:	f7fd fd3d 	bl	800beae <memcpy>
 800e434:	89a3      	ldrh	r3, [r4, #12]
 800e436:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e43a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e43e:	81a3      	strh	r3, [r4, #12]
 800e440:	6126      	str	r6, [r4, #16]
 800e442:	6165      	str	r5, [r4, #20]
 800e444:	444e      	add	r6, r9
 800e446:	eba5 0509 	sub.w	r5, r5, r9
 800e44a:	6026      	str	r6, [r4, #0]
 800e44c:	60a5      	str	r5, [r4, #8]
 800e44e:	463e      	mov	r6, r7
 800e450:	42be      	cmp	r6, r7
 800e452:	d900      	bls.n	800e456 <__ssputs_r+0x72>
 800e454:	463e      	mov	r6, r7
 800e456:	6820      	ldr	r0, [r4, #0]
 800e458:	4632      	mov	r2, r6
 800e45a:	4641      	mov	r1, r8
 800e45c:	f000 fb6a 	bl	800eb34 <memmove>
 800e460:	68a3      	ldr	r3, [r4, #8]
 800e462:	1b9b      	subs	r3, r3, r6
 800e464:	60a3      	str	r3, [r4, #8]
 800e466:	6823      	ldr	r3, [r4, #0]
 800e468:	4433      	add	r3, r6
 800e46a:	6023      	str	r3, [r4, #0]
 800e46c:	2000      	movs	r0, #0
 800e46e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e472:	462a      	mov	r2, r5
 800e474:	f000 ff41 	bl	800f2fa <_realloc_r>
 800e478:	4606      	mov	r6, r0
 800e47a:	2800      	cmp	r0, #0
 800e47c:	d1e0      	bne.n	800e440 <__ssputs_r+0x5c>
 800e47e:	6921      	ldr	r1, [r4, #16]
 800e480:	4650      	mov	r0, sl
 800e482:	f7fe fb81 	bl	800cb88 <_free_r>
 800e486:	230c      	movs	r3, #12
 800e488:	f8ca 3000 	str.w	r3, [sl]
 800e48c:	89a3      	ldrh	r3, [r4, #12]
 800e48e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e492:	81a3      	strh	r3, [r4, #12]
 800e494:	f04f 30ff 	mov.w	r0, #4294967295
 800e498:	e7e9      	b.n	800e46e <__ssputs_r+0x8a>
	...

0800e49c <_svfiprintf_r>:
 800e49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4a0:	4698      	mov	r8, r3
 800e4a2:	898b      	ldrh	r3, [r1, #12]
 800e4a4:	061b      	lsls	r3, r3, #24
 800e4a6:	b09d      	sub	sp, #116	@ 0x74
 800e4a8:	4607      	mov	r7, r0
 800e4aa:	460d      	mov	r5, r1
 800e4ac:	4614      	mov	r4, r2
 800e4ae:	d510      	bpl.n	800e4d2 <_svfiprintf_r+0x36>
 800e4b0:	690b      	ldr	r3, [r1, #16]
 800e4b2:	b973      	cbnz	r3, 800e4d2 <_svfiprintf_r+0x36>
 800e4b4:	2140      	movs	r1, #64	@ 0x40
 800e4b6:	f7fe fbdb 	bl	800cc70 <_malloc_r>
 800e4ba:	6028      	str	r0, [r5, #0]
 800e4bc:	6128      	str	r0, [r5, #16]
 800e4be:	b930      	cbnz	r0, 800e4ce <_svfiprintf_r+0x32>
 800e4c0:	230c      	movs	r3, #12
 800e4c2:	603b      	str	r3, [r7, #0]
 800e4c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c8:	b01d      	add	sp, #116	@ 0x74
 800e4ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4ce:	2340      	movs	r3, #64	@ 0x40
 800e4d0:	616b      	str	r3, [r5, #20]
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4d6:	2320      	movs	r3, #32
 800e4d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e4dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4e0:	2330      	movs	r3, #48	@ 0x30
 800e4e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e680 <_svfiprintf_r+0x1e4>
 800e4e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4ea:	f04f 0901 	mov.w	r9, #1
 800e4ee:	4623      	mov	r3, r4
 800e4f0:	469a      	mov	sl, r3
 800e4f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4f6:	b10a      	cbz	r2, 800e4fc <_svfiprintf_r+0x60>
 800e4f8:	2a25      	cmp	r2, #37	@ 0x25
 800e4fa:	d1f9      	bne.n	800e4f0 <_svfiprintf_r+0x54>
 800e4fc:	ebba 0b04 	subs.w	fp, sl, r4
 800e500:	d00b      	beq.n	800e51a <_svfiprintf_r+0x7e>
 800e502:	465b      	mov	r3, fp
 800e504:	4622      	mov	r2, r4
 800e506:	4629      	mov	r1, r5
 800e508:	4638      	mov	r0, r7
 800e50a:	f7ff ff6b 	bl	800e3e4 <__ssputs_r>
 800e50e:	3001      	adds	r0, #1
 800e510:	f000 80a7 	beq.w	800e662 <_svfiprintf_r+0x1c6>
 800e514:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e516:	445a      	add	r2, fp
 800e518:	9209      	str	r2, [sp, #36]	@ 0x24
 800e51a:	f89a 3000 	ldrb.w	r3, [sl]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	f000 809f 	beq.w	800e662 <_svfiprintf_r+0x1c6>
 800e524:	2300      	movs	r3, #0
 800e526:	f04f 32ff 	mov.w	r2, #4294967295
 800e52a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e52e:	f10a 0a01 	add.w	sl, sl, #1
 800e532:	9304      	str	r3, [sp, #16]
 800e534:	9307      	str	r3, [sp, #28]
 800e536:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e53a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e53c:	4654      	mov	r4, sl
 800e53e:	2205      	movs	r2, #5
 800e540:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e544:	484e      	ldr	r0, [pc, #312]	@ (800e680 <_svfiprintf_r+0x1e4>)
 800e546:	f7f1 fe43 	bl	80001d0 <memchr>
 800e54a:	9a04      	ldr	r2, [sp, #16]
 800e54c:	b9d8      	cbnz	r0, 800e586 <_svfiprintf_r+0xea>
 800e54e:	06d0      	lsls	r0, r2, #27
 800e550:	bf44      	itt	mi
 800e552:	2320      	movmi	r3, #32
 800e554:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e558:	0711      	lsls	r1, r2, #28
 800e55a:	bf44      	itt	mi
 800e55c:	232b      	movmi	r3, #43	@ 0x2b
 800e55e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e562:	f89a 3000 	ldrb.w	r3, [sl]
 800e566:	2b2a      	cmp	r3, #42	@ 0x2a
 800e568:	d015      	beq.n	800e596 <_svfiprintf_r+0xfa>
 800e56a:	9a07      	ldr	r2, [sp, #28]
 800e56c:	4654      	mov	r4, sl
 800e56e:	2000      	movs	r0, #0
 800e570:	f04f 0c0a 	mov.w	ip, #10
 800e574:	4621      	mov	r1, r4
 800e576:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e57a:	3b30      	subs	r3, #48	@ 0x30
 800e57c:	2b09      	cmp	r3, #9
 800e57e:	d94b      	bls.n	800e618 <_svfiprintf_r+0x17c>
 800e580:	b1b0      	cbz	r0, 800e5b0 <_svfiprintf_r+0x114>
 800e582:	9207      	str	r2, [sp, #28]
 800e584:	e014      	b.n	800e5b0 <_svfiprintf_r+0x114>
 800e586:	eba0 0308 	sub.w	r3, r0, r8
 800e58a:	fa09 f303 	lsl.w	r3, r9, r3
 800e58e:	4313      	orrs	r3, r2
 800e590:	9304      	str	r3, [sp, #16]
 800e592:	46a2      	mov	sl, r4
 800e594:	e7d2      	b.n	800e53c <_svfiprintf_r+0xa0>
 800e596:	9b03      	ldr	r3, [sp, #12]
 800e598:	1d19      	adds	r1, r3, #4
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	9103      	str	r1, [sp, #12]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	bfbb      	ittet	lt
 800e5a2:	425b      	neglt	r3, r3
 800e5a4:	f042 0202 	orrlt.w	r2, r2, #2
 800e5a8:	9307      	strge	r3, [sp, #28]
 800e5aa:	9307      	strlt	r3, [sp, #28]
 800e5ac:	bfb8      	it	lt
 800e5ae:	9204      	strlt	r2, [sp, #16]
 800e5b0:	7823      	ldrb	r3, [r4, #0]
 800e5b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800e5b4:	d10a      	bne.n	800e5cc <_svfiprintf_r+0x130>
 800e5b6:	7863      	ldrb	r3, [r4, #1]
 800e5b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5ba:	d132      	bne.n	800e622 <_svfiprintf_r+0x186>
 800e5bc:	9b03      	ldr	r3, [sp, #12]
 800e5be:	1d1a      	adds	r2, r3, #4
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	9203      	str	r2, [sp, #12]
 800e5c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e5c8:	3402      	adds	r4, #2
 800e5ca:	9305      	str	r3, [sp, #20]
 800e5cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e690 <_svfiprintf_r+0x1f4>
 800e5d0:	7821      	ldrb	r1, [r4, #0]
 800e5d2:	2203      	movs	r2, #3
 800e5d4:	4650      	mov	r0, sl
 800e5d6:	f7f1 fdfb 	bl	80001d0 <memchr>
 800e5da:	b138      	cbz	r0, 800e5ec <_svfiprintf_r+0x150>
 800e5dc:	9b04      	ldr	r3, [sp, #16]
 800e5de:	eba0 000a 	sub.w	r0, r0, sl
 800e5e2:	2240      	movs	r2, #64	@ 0x40
 800e5e4:	4082      	lsls	r2, r0
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	3401      	adds	r4, #1
 800e5ea:	9304      	str	r3, [sp, #16]
 800e5ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5f0:	4824      	ldr	r0, [pc, #144]	@ (800e684 <_svfiprintf_r+0x1e8>)
 800e5f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5f6:	2206      	movs	r2, #6
 800e5f8:	f7f1 fdea 	bl	80001d0 <memchr>
 800e5fc:	2800      	cmp	r0, #0
 800e5fe:	d036      	beq.n	800e66e <_svfiprintf_r+0x1d2>
 800e600:	4b21      	ldr	r3, [pc, #132]	@ (800e688 <_svfiprintf_r+0x1ec>)
 800e602:	bb1b      	cbnz	r3, 800e64c <_svfiprintf_r+0x1b0>
 800e604:	9b03      	ldr	r3, [sp, #12]
 800e606:	3307      	adds	r3, #7
 800e608:	f023 0307 	bic.w	r3, r3, #7
 800e60c:	3308      	adds	r3, #8
 800e60e:	9303      	str	r3, [sp, #12]
 800e610:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e612:	4433      	add	r3, r6
 800e614:	9309      	str	r3, [sp, #36]	@ 0x24
 800e616:	e76a      	b.n	800e4ee <_svfiprintf_r+0x52>
 800e618:	fb0c 3202 	mla	r2, ip, r2, r3
 800e61c:	460c      	mov	r4, r1
 800e61e:	2001      	movs	r0, #1
 800e620:	e7a8      	b.n	800e574 <_svfiprintf_r+0xd8>
 800e622:	2300      	movs	r3, #0
 800e624:	3401      	adds	r4, #1
 800e626:	9305      	str	r3, [sp, #20]
 800e628:	4619      	mov	r1, r3
 800e62a:	f04f 0c0a 	mov.w	ip, #10
 800e62e:	4620      	mov	r0, r4
 800e630:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e634:	3a30      	subs	r2, #48	@ 0x30
 800e636:	2a09      	cmp	r2, #9
 800e638:	d903      	bls.n	800e642 <_svfiprintf_r+0x1a6>
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d0c6      	beq.n	800e5cc <_svfiprintf_r+0x130>
 800e63e:	9105      	str	r1, [sp, #20]
 800e640:	e7c4      	b.n	800e5cc <_svfiprintf_r+0x130>
 800e642:	fb0c 2101 	mla	r1, ip, r1, r2
 800e646:	4604      	mov	r4, r0
 800e648:	2301      	movs	r3, #1
 800e64a:	e7f0      	b.n	800e62e <_svfiprintf_r+0x192>
 800e64c:	ab03      	add	r3, sp, #12
 800e64e:	9300      	str	r3, [sp, #0]
 800e650:	462a      	mov	r2, r5
 800e652:	4b0e      	ldr	r3, [pc, #56]	@ (800e68c <_svfiprintf_r+0x1f0>)
 800e654:	a904      	add	r1, sp, #16
 800e656:	4638      	mov	r0, r7
 800e658:	f7fc fbba 	bl	800add0 <_printf_float>
 800e65c:	1c42      	adds	r2, r0, #1
 800e65e:	4606      	mov	r6, r0
 800e660:	d1d6      	bne.n	800e610 <_svfiprintf_r+0x174>
 800e662:	89ab      	ldrh	r3, [r5, #12]
 800e664:	065b      	lsls	r3, r3, #25
 800e666:	f53f af2d 	bmi.w	800e4c4 <_svfiprintf_r+0x28>
 800e66a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e66c:	e72c      	b.n	800e4c8 <_svfiprintf_r+0x2c>
 800e66e:	ab03      	add	r3, sp, #12
 800e670:	9300      	str	r3, [sp, #0]
 800e672:	462a      	mov	r2, r5
 800e674:	4b05      	ldr	r3, [pc, #20]	@ (800e68c <_svfiprintf_r+0x1f0>)
 800e676:	a904      	add	r1, sp, #16
 800e678:	4638      	mov	r0, r7
 800e67a:	f7fc fe41 	bl	800b300 <_printf_i>
 800e67e:	e7ed      	b.n	800e65c <_svfiprintf_r+0x1c0>
 800e680:	08011251 	.word	0x08011251
 800e684:	0801125b 	.word	0x0801125b
 800e688:	0800add1 	.word	0x0800add1
 800e68c:	0800e3e5 	.word	0x0800e3e5
 800e690:	08011257 	.word	0x08011257

0800e694 <__sfputc_r>:
 800e694:	6893      	ldr	r3, [r2, #8]
 800e696:	3b01      	subs	r3, #1
 800e698:	2b00      	cmp	r3, #0
 800e69a:	b410      	push	{r4}
 800e69c:	6093      	str	r3, [r2, #8]
 800e69e:	da08      	bge.n	800e6b2 <__sfputc_r+0x1e>
 800e6a0:	6994      	ldr	r4, [r2, #24]
 800e6a2:	42a3      	cmp	r3, r4
 800e6a4:	db01      	blt.n	800e6aa <__sfputc_r+0x16>
 800e6a6:	290a      	cmp	r1, #10
 800e6a8:	d103      	bne.n	800e6b2 <__sfputc_r+0x1e>
 800e6aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6ae:	f7fd baea 	b.w	800bc86 <__swbuf_r>
 800e6b2:	6813      	ldr	r3, [r2, #0]
 800e6b4:	1c58      	adds	r0, r3, #1
 800e6b6:	6010      	str	r0, [r2, #0]
 800e6b8:	7019      	strb	r1, [r3, #0]
 800e6ba:	4608      	mov	r0, r1
 800e6bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6c0:	4770      	bx	lr

0800e6c2 <__sfputs_r>:
 800e6c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6c4:	4606      	mov	r6, r0
 800e6c6:	460f      	mov	r7, r1
 800e6c8:	4614      	mov	r4, r2
 800e6ca:	18d5      	adds	r5, r2, r3
 800e6cc:	42ac      	cmp	r4, r5
 800e6ce:	d101      	bne.n	800e6d4 <__sfputs_r+0x12>
 800e6d0:	2000      	movs	r0, #0
 800e6d2:	e007      	b.n	800e6e4 <__sfputs_r+0x22>
 800e6d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6d8:	463a      	mov	r2, r7
 800e6da:	4630      	mov	r0, r6
 800e6dc:	f7ff ffda 	bl	800e694 <__sfputc_r>
 800e6e0:	1c43      	adds	r3, r0, #1
 800e6e2:	d1f3      	bne.n	800e6cc <__sfputs_r+0xa>
 800e6e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e6e8 <_vfiprintf_r>:
 800e6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6ec:	460d      	mov	r5, r1
 800e6ee:	b09d      	sub	sp, #116	@ 0x74
 800e6f0:	4614      	mov	r4, r2
 800e6f2:	4698      	mov	r8, r3
 800e6f4:	4606      	mov	r6, r0
 800e6f6:	b118      	cbz	r0, 800e700 <_vfiprintf_r+0x18>
 800e6f8:	6a03      	ldr	r3, [r0, #32]
 800e6fa:	b90b      	cbnz	r3, 800e700 <_vfiprintf_r+0x18>
 800e6fc:	f7fd f9b8 	bl	800ba70 <__sinit>
 800e700:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e702:	07d9      	lsls	r1, r3, #31
 800e704:	d405      	bmi.n	800e712 <_vfiprintf_r+0x2a>
 800e706:	89ab      	ldrh	r3, [r5, #12]
 800e708:	059a      	lsls	r2, r3, #22
 800e70a:	d402      	bmi.n	800e712 <_vfiprintf_r+0x2a>
 800e70c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e70e:	f7fd fbcc 	bl	800beaa <__retarget_lock_acquire_recursive>
 800e712:	89ab      	ldrh	r3, [r5, #12]
 800e714:	071b      	lsls	r3, r3, #28
 800e716:	d501      	bpl.n	800e71c <_vfiprintf_r+0x34>
 800e718:	692b      	ldr	r3, [r5, #16]
 800e71a:	b99b      	cbnz	r3, 800e744 <_vfiprintf_r+0x5c>
 800e71c:	4629      	mov	r1, r5
 800e71e:	4630      	mov	r0, r6
 800e720:	f7fd faf0 	bl	800bd04 <__swsetup_r>
 800e724:	b170      	cbz	r0, 800e744 <_vfiprintf_r+0x5c>
 800e726:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e728:	07dc      	lsls	r4, r3, #31
 800e72a:	d504      	bpl.n	800e736 <_vfiprintf_r+0x4e>
 800e72c:	f04f 30ff 	mov.w	r0, #4294967295
 800e730:	b01d      	add	sp, #116	@ 0x74
 800e732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e736:	89ab      	ldrh	r3, [r5, #12]
 800e738:	0598      	lsls	r0, r3, #22
 800e73a:	d4f7      	bmi.n	800e72c <_vfiprintf_r+0x44>
 800e73c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e73e:	f7fd fbb5 	bl	800beac <__retarget_lock_release_recursive>
 800e742:	e7f3      	b.n	800e72c <_vfiprintf_r+0x44>
 800e744:	2300      	movs	r3, #0
 800e746:	9309      	str	r3, [sp, #36]	@ 0x24
 800e748:	2320      	movs	r3, #32
 800e74a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e74e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e752:	2330      	movs	r3, #48	@ 0x30
 800e754:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e904 <_vfiprintf_r+0x21c>
 800e758:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e75c:	f04f 0901 	mov.w	r9, #1
 800e760:	4623      	mov	r3, r4
 800e762:	469a      	mov	sl, r3
 800e764:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e768:	b10a      	cbz	r2, 800e76e <_vfiprintf_r+0x86>
 800e76a:	2a25      	cmp	r2, #37	@ 0x25
 800e76c:	d1f9      	bne.n	800e762 <_vfiprintf_r+0x7a>
 800e76e:	ebba 0b04 	subs.w	fp, sl, r4
 800e772:	d00b      	beq.n	800e78c <_vfiprintf_r+0xa4>
 800e774:	465b      	mov	r3, fp
 800e776:	4622      	mov	r2, r4
 800e778:	4629      	mov	r1, r5
 800e77a:	4630      	mov	r0, r6
 800e77c:	f7ff ffa1 	bl	800e6c2 <__sfputs_r>
 800e780:	3001      	adds	r0, #1
 800e782:	f000 80a7 	beq.w	800e8d4 <_vfiprintf_r+0x1ec>
 800e786:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e788:	445a      	add	r2, fp
 800e78a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e78c:	f89a 3000 	ldrb.w	r3, [sl]
 800e790:	2b00      	cmp	r3, #0
 800e792:	f000 809f 	beq.w	800e8d4 <_vfiprintf_r+0x1ec>
 800e796:	2300      	movs	r3, #0
 800e798:	f04f 32ff 	mov.w	r2, #4294967295
 800e79c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7a0:	f10a 0a01 	add.w	sl, sl, #1
 800e7a4:	9304      	str	r3, [sp, #16]
 800e7a6:	9307      	str	r3, [sp, #28]
 800e7a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7ae:	4654      	mov	r4, sl
 800e7b0:	2205      	movs	r2, #5
 800e7b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7b6:	4853      	ldr	r0, [pc, #332]	@ (800e904 <_vfiprintf_r+0x21c>)
 800e7b8:	f7f1 fd0a 	bl	80001d0 <memchr>
 800e7bc:	9a04      	ldr	r2, [sp, #16]
 800e7be:	b9d8      	cbnz	r0, 800e7f8 <_vfiprintf_r+0x110>
 800e7c0:	06d1      	lsls	r1, r2, #27
 800e7c2:	bf44      	itt	mi
 800e7c4:	2320      	movmi	r3, #32
 800e7c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7ca:	0713      	lsls	r3, r2, #28
 800e7cc:	bf44      	itt	mi
 800e7ce:	232b      	movmi	r3, #43	@ 0x2b
 800e7d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7d4:	f89a 3000 	ldrb.w	r3, [sl]
 800e7d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7da:	d015      	beq.n	800e808 <_vfiprintf_r+0x120>
 800e7dc:	9a07      	ldr	r2, [sp, #28]
 800e7de:	4654      	mov	r4, sl
 800e7e0:	2000      	movs	r0, #0
 800e7e2:	f04f 0c0a 	mov.w	ip, #10
 800e7e6:	4621      	mov	r1, r4
 800e7e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e7ec:	3b30      	subs	r3, #48	@ 0x30
 800e7ee:	2b09      	cmp	r3, #9
 800e7f0:	d94b      	bls.n	800e88a <_vfiprintf_r+0x1a2>
 800e7f2:	b1b0      	cbz	r0, 800e822 <_vfiprintf_r+0x13a>
 800e7f4:	9207      	str	r2, [sp, #28]
 800e7f6:	e014      	b.n	800e822 <_vfiprintf_r+0x13a>
 800e7f8:	eba0 0308 	sub.w	r3, r0, r8
 800e7fc:	fa09 f303 	lsl.w	r3, r9, r3
 800e800:	4313      	orrs	r3, r2
 800e802:	9304      	str	r3, [sp, #16]
 800e804:	46a2      	mov	sl, r4
 800e806:	e7d2      	b.n	800e7ae <_vfiprintf_r+0xc6>
 800e808:	9b03      	ldr	r3, [sp, #12]
 800e80a:	1d19      	adds	r1, r3, #4
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	9103      	str	r1, [sp, #12]
 800e810:	2b00      	cmp	r3, #0
 800e812:	bfbb      	ittet	lt
 800e814:	425b      	neglt	r3, r3
 800e816:	f042 0202 	orrlt.w	r2, r2, #2
 800e81a:	9307      	strge	r3, [sp, #28]
 800e81c:	9307      	strlt	r3, [sp, #28]
 800e81e:	bfb8      	it	lt
 800e820:	9204      	strlt	r2, [sp, #16]
 800e822:	7823      	ldrb	r3, [r4, #0]
 800e824:	2b2e      	cmp	r3, #46	@ 0x2e
 800e826:	d10a      	bne.n	800e83e <_vfiprintf_r+0x156>
 800e828:	7863      	ldrb	r3, [r4, #1]
 800e82a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e82c:	d132      	bne.n	800e894 <_vfiprintf_r+0x1ac>
 800e82e:	9b03      	ldr	r3, [sp, #12]
 800e830:	1d1a      	adds	r2, r3, #4
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	9203      	str	r2, [sp, #12]
 800e836:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e83a:	3402      	adds	r4, #2
 800e83c:	9305      	str	r3, [sp, #20]
 800e83e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e914 <_vfiprintf_r+0x22c>
 800e842:	7821      	ldrb	r1, [r4, #0]
 800e844:	2203      	movs	r2, #3
 800e846:	4650      	mov	r0, sl
 800e848:	f7f1 fcc2 	bl	80001d0 <memchr>
 800e84c:	b138      	cbz	r0, 800e85e <_vfiprintf_r+0x176>
 800e84e:	9b04      	ldr	r3, [sp, #16]
 800e850:	eba0 000a 	sub.w	r0, r0, sl
 800e854:	2240      	movs	r2, #64	@ 0x40
 800e856:	4082      	lsls	r2, r0
 800e858:	4313      	orrs	r3, r2
 800e85a:	3401      	adds	r4, #1
 800e85c:	9304      	str	r3, [sp, #16]
 800e85e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e862:	4829      	ldr	r0, [pc, #164]	@ (800e908 <_vfiprintf_r+0x220>)
 800e864:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e868:	2206      	movs	r2, #6
 800e86a:	f7f1 fcb1 	bl	80001d0 <memchr>
 800e86e:	2800      	cmp	r0, #0
 800e870:	d03f      	beq.n	800e8f2 <_vfiprintf_r+0x20a>
 800e872:	4b26      	ldr	r3, [pc, #152]	@ (800e90c <_vfiprintf_r+0x224>)
 800e874:	bb1b      	cbnz	r3, 800e8be <_vfiprintf_r+0x1d6>
 800e876:	9b03      	ldr	r3, [sp, #12]
 800e878:	3307      	adds	r3, #7
 800e87a:	f023 0307 	bic.w	r3, r3, #7
 800e87e:	3308      	adds	r3, #8
 800e880:	9303      	str	r3, [sp, #12]
 800e882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e884:	443b      	add	r3, r7
 800e886:	9309      	str	r3, [sp, #36]	@ 0x24
 800e888:	e76a      	b.n	800e760 <_vfiprintf_r+0x78>
 800e88a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e88e:	460c      	mov	r4, r1
 800e890:	2001      	movs	r0, #1
 800e892:	e7a8      	b.n	800e7e6 <_vfiprintf_r+0xfe>
 800e894:	2300      	movs	r3, #0
 800e896:	3401      	adds	r4, #1
 800e898:	9305      	str	r3, [sp, #20]
 800e89a:	4619      	mov	r1, r3
 800e89c:	f04f 0c0a 	mov.w	ip, #10
 800e8a0:	4620      	mov	r0, r4
 800e8a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8a6:	3a30      	subs	r2, #48	@ 0x30
 800e8a8:	2a09      	cmp	r2, #9
 800e8aa:	d903      	bls.n	800e8b4 <_vfiprintf_r+0x1cc>
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d0c6      	beq.n	800e83e <_vfiprintf_r+0x156>
 800e8b0:	9105      	str	r1, [sp, #20]
 800e8b2:	e7c4      	b.n	800e83e <_vfiprintf_r+0x156>
 800e8b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8b8:	4604      	mov	r4, r0
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	e7f0      	b.n	800e8a0 <_vfiprintf_r+0x1b8>
 800e8be:	ab03      	add	r3, sp, #12
 800e8c0:	9300      	str	r3, [sp, #0]
 800e8c2:	462a      	mov	r2, r5
 800e8c4:	4b12      	ldr	r3, [pc, #72]	@ (800e910 <_vfiprintf_r+0x228>)
 800e8c6:	a904      	add	r1, sp, #16
 800e8c8:	4630      	mov	r0, r6
 800e8ca:	f7fc fa81 	bl	800add0 <_printf_float>
 800e8ce:	4607      	mov	r7, r0
 800e8d0:	1c78      	adds	r0, r7, #1
 800e8d2:	d1d6      	bne.n	800e882 <_vfiprintf_r+0x19a>
 800e8d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e8d6:	07d9      	lsls	r1, r3, #31
 800e8d8:	d405      	bmi.n	800e8e6 <_vfiprintf_r+0x1fe>
 800e8da:	89ab      	ldrh	r3, [r5, #12]
 800e8dc:	059a      	lsls	r2, r3, #22
 800e8de:	d402      	bmi.n	800e8e6 <_vfiprintf_r+0x1fe>
 800e8e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8e2:	f7fd fae3 	bl	800beac <__retarget_lock_release_recursive>
 800e8e6:	89ab      	ldrh	r3, [r5, #12]
 800e8e8:	065b      	lsls	r3, r3, #25
 800e8ea:	f53f af1f 	bmi.w	800e72c <_vfiprintf_r+0x44>
 800e8ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e8f0:	e71e      	b.n	800e730 <_vfiprintf_r+0x48>
 800e8f2:	ab03      	add	r3, sp, #12
 800e8f4:	9300      	str	r3, [sp, #0]
 800e8f6:	462a      	mov	r2, r5
 800e8f8:	4b05      	ldr	r3, [pc, #20]	@ (800e910 <_vfiprintf_r+0x228>)
 800e8fa:	a904      	add	r1, sp, #16
 800e8fc:	4630      	mov	r0, r6
 800e8fe:	f7fc fcff 	bl	800b300 <_printf_i>
 800e902:	e7e4      	b.n	800e8ce <_vfiprintf_r+0x1e6>
 800e904:	08011251 	.word	0x08011251
 800e908:	0801125b 	.word	0x0801125b
 800e90c:	0800add1 	.word	0x0800add1
 800e910:	0800e6c3 	.word	0x0800e6c3
 800e914:	08011257 	.word	0x08011257

0800e918 <__sflush_r>:
 800e918:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e91c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e920:	0716      	lsls	r6, r2, #28
 800e922:	4605      	mov	r5, r0
 800e924:	460c      	mov	r4, r1
 800e926:	d454      	bmi.n	800e9d2 <__sflush_r+0xba>
 800e928:	684b      	ldr	r3, [r1, #4]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	dc02      	bgt.n	800e934 <__sflush_r+0x1c>
 800e92e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e930:	2b00      	cmp	r3, #0
 800e932:	dd48      	ble.n	800e9c6 <__sflush_r+0xae>
 800e934:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e936:	2e00      	cmp	r6, #0
 800e938:	d045      	beq.n	800e9c6 <__sflush_r+0xae>
 800e93a:	2300      	movs	r3, #0
 800e93c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e940:	682f      	ldr	r7, [r5, #0]
 800e942:	6a21      	ldr	r1, [r4, #32]
 800e944:	602b      	str	r3, [r5, #0]
 800e946:	d030      	beq.n	800e9aa <__sflush_r+0x92>
 800e948:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e94a:	89a3      	ldrh	r3, [r4, #12]
 800e94c:	0759      	lsls	r1, r3, #29
 800e94e:	d505      	bpl.n	800e95c <__sflush_r+0x44>
 800e950:	6863      	ldr	r3, [r4, #4]
 800e952:	1ad2      	subs	r2, r2, r3
 800e954:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e956:	b10b      	cbz	r3, 800e95c <__sflush_r+0x44>
 800e958:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e95a:	1ad2      	subs	r2, r2, r3
 800e95c:	2300      	movs	r3, #0
 800e95e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e960:	6a21      	ldr	r1, [r4, #32]
 800e962:	4628      	mov	r0, r5
 800e964:	47b0      	blx	r6
 800e966:	1c43      	adds	r3, r0, #1
 800e968:	89a3      	ldrh	r3, [r4, #12]
 800e96a:	d106      	bne.n	800e97a <__sflush_r+0x62>
 800e96c:	6829      	ldr	r1, [r5, #0]
 800e96e:	291d      	cmp	r1, #29
 800e970:	d82b      	bhi.n	800e9ca <__sflush_r+0xb2>
 800e972:	4a2a      	ldr	r2, [pc, #168]	@ (800ea1c <__sflush_r+0x104>)
 800e974:	40ca      	lsrs	r2, r1
 800e976:	07d6      	lsls	r6, r2, #31
 800e978:	d527      	bpl.n	800e9ca <__sflush_r+0xb2>
 800e97a:	2200      	movs	r2, #0
 800e97c:	6062      	str	r2, [r4, #4]
 800e97e:	04d9      	lsls	r1, r3, #19
 800e980:	6922      	ldr	r2, [r4, #16]
 800e982:	6022      	str	r2, [r4, #0]
 800e984:	d504      	bpl.n	800e990 <__sflush_r+0x78>
 800e986:	1c42      	adds	r2, r0, #1
 800e988:	d101      	bne.n	800e98e <__sflush_r+0x76>
 800e98a:	682b      	ldr	r3, [r5, #0]
 800e98c:	b903      	cbnz	r3, 800e990 <__sflush_r+0x78>
 800e98e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e990:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e992:	602f      	str	r7, [r5, #0]
 800e994:	b1b9      	cbz	r1, 800e9c6 <__sflush_r+0xae>
 800e996:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e99a:	4299      	cmp	r1, r3
 800e99c:	d002      	beq.n	800e9a4 <__sflush_r+0x8c>
 800e99e:	4628      	mov	r0, r5
 800e9a0:	f7fe f8f2 	bl	800cb88 <_free_r>
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800e9a8:	e00d      	b.n	800e9c6 <__sflush_r+0xae>
 800e9aa:	2301      	movs	r3, #1
 800e9ac:	4628      	mov	r0, r5
 800e9ae:	47b0      	blx	r6
 800e9b0:	4602      	mov	r2, r0
 800e9b2:	1c50      	adds	r0, r2, #1
 800e9b4:	d1c9      	bne.n	800e94a <__sflush_r+0x32>
 800e9b6:	682b      	ldr	r3, [r5, #0]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d0c6      	beq.n	800e94a <__sflush_r+0x32>
 800e9bc:	2b1d      	cmp	r3, #29
 800e9be:	d001      	beq.n	800e9c4 <__sflush_r+0xac>
 800e9c0:	2b16      	cmp	r3, #22
 800e9c2:	d11e      	bne.n	800ea02 <__sflush_r+0xea>
 800e9c4:	602f      	str	r7, [r5, #0]
 800e9c6:	2000      	movs	r0, #0
 800e9c8:	e022      	b.n	800ea10 <__sflush_r+0xf8>
 800e9ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9ce:	b21b      	sxth	r3, r3
 800e9d0:	e01b      	b.n	800ea0a <__sflush_r+0xf2>
 800e9d2:	690f      	ldr	r7, [r1, #16]
 800e9d4:	2f00      	cmp	r7, #0
 800e9d6:	d0f6      	beq.n	800e9c6 <__sflush_r+0xae>
 800e9d8:	0793      	lsls	r3, r2, #30
 800e9da:	680e      	ldr	r6, [r1, #0]
 800e9dc:	bf08      	it	eq
 800e9de:	694b      	ldreq	r3, [r1, #20]
 800e9e0:	600f      	str	r7, [r1, #0]
 800e9e2:	bf18      	it	ne
 800e9e4:	2300      	movne	r3, #0
 800e9e6:	eba6 0807 	sub.w	r8, r6, r7
 800e9ea:	608b      	str	r3, [r1, #8]
 800e9ec:	f1b8 0f00 	cmp.w	r8, #0
 800e9f0:	dde9      	ble.n	800e9c6 <__sflush_r+0xae>
 800e9f2:	6a21      	ldr	r1, [r4, #32]
 800e9f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e9f6:	4643      	mov	r3, r8
 800e9f8:	463a      	mov	r2, r7
 800e9fa:	4628      	mov	r0, r5
 800e9fc:	47b0      	blx	r6
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	dc08      	bgt.n	800ea14 <__sflush_r+0xfc>
 800ea02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea0a:	81a3      	strh	r3, [r4, #12]
 800ea0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea14:	4407      	add	r7, r0
 800ea16:	eba8 0800 	sub.w	r8, r8, r0
 800ea1a:	e7e7      	b.n	800e9ec <__sflush_r+0xd4>
 800ea1c:	20400001 	.word	0x20400001

0800ea20 <_fflush_r>:
 800ea20:	b538      	push	{r3, r4, r5, lr}
 800ea22:	690b      	ldr	r3, [r1, #16]
 800ea24:	4605      	mov	r5, r0
 800ea26:	460c      	mov	r4, r1
 800ea28:	b913      	cbnz	r3, 800ea30 <_fflush_r+0x10>
 800ea2a:	2500      	movs	r5, #0
 800ea2c:	4628      	mov	r0, r5
 800ea2e:	bd38      	pop	{r3, r4, r5, pc}
 800ea30:	b118      	cbz	r0, 800ea3a <_fflush_r+0x1a>
 800ea32:	6a03      	ldr	r3, [r0, #32]
 800ea34:	b90b      	cbnz	r3, 800ea3a <_fflush_r+0x1a>
 800ea36:	f7fd f81b 	bl	800ba70 <__sinit>
 800ea3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d0f3      	beq.n	800ea2a <_fflush_r+0xa>
 800ea42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ea44:	07d0      	lsls	r0, r2, #31
 800ea46:	d404      	bmi.n	800ea52 <_fflush_r+0x32>
 800ea48:	0599      	lsls	r1, r3, #22
 800ea4a:	d402      	bmi.n	800ea52 <_fflush_r+0x32>
 800ea4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea4e:	f7fd fa2c 	bl	800beaa <__retarget_lock_acquire_recursive>
 800ea52:	4628      	mov	r0, r5
 800ea54:	4621      	mov	r1, r4
 800ea56:	f7ff ff5f 	bl	800e918 <__sflush_r>
 800ea5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea5c:	07da      	lsls	r2, r3, #31
 800ea5e:	4605      	mov	r5, r0
 800ea60:	d4e4      	bmi.n	800ea2c <_fflush_r+0xc>
 800ea62:	89a3      	ldrh	r3, [r4, #12]
 800ea64:	059b      	lsls	r3, r3, #22
 800ea66:	d4e1      	bmi.n	800ea2c <_fflush_r+0xc>
 800ea68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea6a:	f7fd fa1f 	bl	800beac <__retarget_lock_release_recursive>
 800ea6e:	e7dd      	b.n	800ea2c <_fflush_r+0xc>

0800ea70 <__swhatbuf_r>:
 800ea70:	b570      	push	{r4, r5, r6, lr}
 800ea72:	460c      	mov	r4, r1
 800ea74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea78:	2900      	cmp	r1, #0
 800ea7a:	b096      	sub	sp, #88	@ 0x58
 800ea7c:	4615      	mov	r5, r2
 800ea7e:	461e      	mov	r6, r3
 800ea80:	da0d      	bge.n	800ea9e <__swhatbuf_r+0x2e>
 800ea82:	89a3      	ldrh	r3, [r4, #12]
 800ea84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ea88:	f04f 0100 	mov.w	r1, #0
 800ea8c:	bf14      	ite	ne
 800ea8e:	2340      	movne	r3, #64	@ 0x40
 800ea90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ea94:	2000      	movs	r0, #0
 800ea96:	6031      	str	r1, [r6, #0]
 800ea98:	602b      	str	r3, [r5, #0]
 800ea9a:	b016      	add	sp, #88	@ 0x58
 800ea9c:	bd70      	pop	{r4, r5, r6, pc}
 800ea9e:	466a      	mov	r2, sp
 800eaa0:	f000 f874 	bl	800eb8c <_fstat_r>
 800eaa4:	2800      	cmp	r0, #0
 800eaa6:	dbec      	blt.n	800ea82 <__swhatbuf_r+0x12>
 800eaa8:	9901      	ldr	r1, [sp, #4]
 800eaaa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eaae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eab2:	4259      	negs	r1, r3
 800eab4:	4159      	adcs	r1, r3
 800eab6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eaba:	e7eb      	b.n	800ea94 <__swhatbuf_r+0x24>

0800eabc <__smakebuf_r>:
 800eabc:	898b      	ldrh	r3, [r1, #12]
 800eabe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eac0:	079d      	lsls	r5, r3, #30
 800eac2:	4606      	mov	r6, r0
 800eac4:	460c      	mov	r4, r1
 800eac6:	d507      	bpl.n	800ead8 <__smakebuf_r+0x1c>
 800eac8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eacc:	6023      	str	r3, [r4, #0]
 800eace:	6123      	str	r3, [r4, #16]
 800ead0:	2301      	movs	r3, #1
 800ead2:	6163      	str	r3, [r4, #20]
 800ead4:	b003      	add	sp, #12
 800ead6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ead8:	ab01      	add	r3, sp, #4
 800eada:	466a      	mov	r2, sp
 800eadc:	f7ff ffc8 	bl	800ea70 <__swhatbuf_r>
 800eae0:	9f00      	ldr	r7, [sp, #0]
 800eae2:	4605      	mov	r5, r0
 800eae4:	4639      	mov	r1, r7
 800eae6:	4630      	mov	r0, r6
 800eae8:	f7fe f8c2 	bl	800cc70 <_malloc_r>
 800eaec:	b948      	cbnz	r0, 800eb02 <__smakebuf_r+0x46>
 800eaee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaf2:	059a      	lsls	r2, r3, #22
 800eaf4:	d4ee      	bmi.n	800ead4 <__smakebuf_r+0x18>
 800eaf6:	f023 0303 	bic.w	r3, r3, #3
 800eafa:	f043 0302 	orr.w	r3, r3, #2
 800eafe:	81a3      	strh	r3, [r4, #12]
 800eb00:	e7e2      	b.n	800eac8 <__smakebuf_r+0xc>
 800eb02:	89a3      	ldrh	r3, [r4, #12]
 800eb04:	6020      	str	r0, [r4, #0]
 800eb06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb0a:	81a3      	strh	r3, [r4, #12]
 800eb0c:	9b01      	ldr	r3, [sp, #4]
 800eb0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eb12:	b15b      	cbz	r3, 800eb2c <__smakebuf_r+0x70>
 800eb14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb18:	4630      	mov	r0, r6
 800eb1a:	f000 f849 	bl	800ebb0 <_isatty_r>
 800eb1e:	b128      	cbz	r0, 800eb2c <__smakebuf_r+0x70>
 800eb20:	89a3      	ldrh	r3, [r4, #12]
 800eb22:	f023 0303 	bic.w	r3, r3, #3
 800eb26:	f043 0301 	orr.w	r3, r3, #1
 800eb2a:	81a3      	strh	r3, [r4, #12]
 800eb2c:	89a3      	ldrh	r3, [r4, #12]
 800eb2e:	431d      	orrs	r5, r3
 800eb30:	81a5      	strh	r5, [r4, #12]
 800eb32:	e7cf      	b.n	800ead4 <__smakebuf_r+0x18>

0800eb34 <memmove>:
 800eb34:	4288      	cmp	r0, r1
 800eb36:	b510      	push	{r4, lr}
 800eb38:	eb01 0402 	add.w	r4, r1, r2
 800eb3c:	d902      	bls.n	800eb44 <memmove+0x10>
 800eb3e:	4284      	cmp	r4, r0
 800eb40:	4623      	mov	r3, r4
 800eb42:	d807      	bhi.n	800eb54 <memmove+0x20>
 800eb44:	1e43      	subs	r3, r0, #1
 800eb46:	42a1      	cmp	r1, r4
 800eb48:	d008      	beq.n	800eb5c <memmove+0x28>
 800eb4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb52:	e7f8      	b.n	800eb46 <memmove+0x12>
 800eb54:	4402      	add	r2, r0
 800eb56:	4601      	mov	r1, r0
 800eb58:	428a      	cmp	r2, r1
 800eb5a:	d100      	bne.n	800eb5e <memmove+0x2a>
 800eb5c:	bd10      	pop	{r4, pc}
 800eb5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb66:	e7f7      	b.n	800eb58 <memmove+0x24>

0800eb68 <strncmp>:
 800eb68:	b510      	push	{r4, lr}
 800eb6a:	b16a      	cbz	r2, 800eb88 <strncmp+0x20>
 800eb6c:	3901      	subs	r1, #1
 800eb6e:	1884      	adds	r4, r0, r2
 800eb70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb74:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800eb78:	429a      	cmp	r2, r3
 800eb7a:	d103      	bne.n	800eb84 <strncmp+0x1c>
 800eb7c:	42a0      	cmp	r0, r4
 800eb7e:	d001      	beq.n	800eb84 <strncmp+0x1c>
 800eb80:	2a00      	cmp	r2, #0
 800eb82:	d1f5      	bne.n	800eb70 <strncmp+0x8>
 800eb84:	1ad0      	subs	r0, r2, r3
 800eb86:	bd10      	pop	{r4, pc}
 800eb88:	4610      	mov	r0, r2
 800eb8a:	e7fc      	b.n	800eb86 <strncmp+0x1e>

0800eb8c <_fstat_r>:
 800eb8c:	b538      	push	{r3, r4, r5, lr}
 800eb8e:	4d07      	ldr	r5, [pc, #28]	@ (800ebac <_fstat_r+0x20>)
 800eb90:	2300      	movs	r3, #0
 800eb92:	4604      	mov	r4, r0
 800eb94:	4608      	mov	r0, r1
 800eb96:	4611      	mov	r1, r2
 800eb98:	602b      	str	r3, [r5, #0]
 800eb9a:	f7f7 f869 	bl	8005c70 <_fstat>
 800eb9e:	1c43      	adds	r3, r0, #1
 800eba0:	d102      	bne.n	800eba8 <_fstat_r+0x1c>
 800eba2:	682b      	ldr	r3, [r5, #0]
 800eba4:	b103      	cbz	r3, 800eba8 <_fstat_r+0x1c>
 800eba6:	6023      	str	r3, [r4, #0]
 800eba8:	bd38      	pop	{r3, r4, r5, pc}
 800ebaa:	bf00      	nop
 800ebac:	20000b84 	.word	0x20000b84

0800ebb0 <_isatty_r>:
 800ebb0:	b538      	push	{r3, r4, r5, lr}
 800ebb2:	4d06      	ldr	r5, [pc, #24]	@ (800ebcc <_isatty_r+0x1c>)
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	4604      	mov	r4, r0
 800ebb8:	4608      	mov	r0, r1
 800ebba:	602b      	str	r3, [r5, #0]
 800ebbc:	f7f7 f868 	bl	8005c90 <_isatty>
 800ebc0:	1c43      	adds	r3, r0, #1
 800ebc2:	d102      	bne.n	800ebca <_isatty_r+0x1a>
 800ebc4:	682b      	ldr	r3, [r5, #0]
 800ebc6:	b103      	cbz	r3, 800ebca <_isatty_r+0x1a>
 800ebc8:	6023      	str	r3, [r4, #0]
 800ebca:	bd38      	pop	{r3, r4, r5, pc}
 800ebcc:	20000b84 	.word	0x20000b84

0800ebd0 <_sbrk_r>:
 800ebd0:	b538      	push	{r3, r4, r5, lr}
 800ebd2:	4d06      	ldr	r5, [pc, #24]	@ (800ebec <_sbrk_r+0x1c>)
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	4604      	mov	r4, r0
 800ebd8:	4608      	mov	r0, r1
 800ebda:	602b      	str	r3, [r5, #0]
 800ebdc:	f7f7 f870 	bl	8005cc0 <_sbrk>
 800ebe0:	1c43      	adds	r3, r0, #1
 800ebe2:	d102      	bne.n	800ebea <_sbrk_r+0x1a>
 800ebe4:	682b      	ldr	r3, [r5, #0]
 800ebe6:	b103      	cbz	r3, 800ebea <_sbrk_r+0x1a>
 800ebe8:	6023      	str	r3, [r4, #0]
 800ebea:	bd38      	pop	{r3, r4, r5, pc}
 800ebec:	20000b84 	.word	0x20000b84

0800ebf0 <nan>:
 800ebf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ebf8 <nan+0x8>
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	00000000 	.word	0x00000000
 800ebfc:	7ff80000 	.word	0x7ff80000

0800ec00 <__assert_func>:
 800ec00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec02:	4614      	mov	r4, r2
 800ec04:	461a      	mov	r2, r3
 800ec06:	4b09      	ldr	r3, [pc, #36]	@ (800ec2c <__assert_func+0x2c>)
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	4605      	mov	r5, r0
 800ec0c:	68d8      	ldr	r0, [r3, #12]
 800ec0e:	b14c      	cbz	r4, 800ec24 <__assert_func+0x24>
 800ec10:	4b07      	ldr	r3, [pc, #28]	@ (800ec30 <__assert_func+0x30>)
 800ec12:	9100      	str	r1, [sp, #0]
 800ec14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec18:	4906      	ldr	r1, [pc, #24]	@ (800ec34 <__assert_func+0x34>)
 800ec1a:	462b      	mov	r3, r5
 800ec1c:	f000 fba8 	bl	800f370 <fiprintf>
 800ec20:	f000 fbb8 	bl	800f394 <abort>
 800ec24:	4b04      	ldr	r3, [pc, #16]	@ (800ec38 <__assert_func+0x38>)
 800ec26:	461c      	mov	r4, r3
 800ec28:	e7f3      	b.n	800ec12 <__assert_func+0x12>
 800ec2a:	bf00      	nop
 800ec2c:	200000b0 	.word	0x200000b0
 800ec30:	0801126a 	.word	0x0801126a
 800ec34:	08011277 	.word	0x08011277
 800ec38:	080112a5 	.word	0x080112a5

0800ec3c <_calloc_r>:
 800ec3c:	b570      	push	{r4, r5, r6, lr}
 800ec3e:	fba1 5402 	umull	r5, r4, r1, r2
 800ec42:	b934      	cbnz	r4, 800ec52 <_calloc_r+0x16>
 800ec44:	4629      	mov	r1, r5
 800ec46:	f7fe f813 	bl	800cc70 <_malloc_r>
 800ec4a:	4606      	mov	r6, r0
 800ec4c:	b928      	cbnz	r0, 800ec5a <_calloc_r+0x1e>
 800ec4e:	4630      	mov	r0, r6
 800ec50:	bd70      	pop	{r4, r5, r6, pc}
 800ec52:	220c      	movs	r2, #12
 800ec54:	6002      	str	r2, [r0, #0]
 800ec56:	2600      	movs	r6, #0
 800ec58:	e7f9      	b.n	800ec4e <_calloc_r+0x12>
 800ec5a:	462a      	mov	r2, r5
 800ec5c:	4621      	mov	r1, r4
 800ec5e:	f7fd f8a7 	bl	800bdb0 <memset>
 800ec62:	e7f4      	b.n	800ec4e <_calloc_r+0x12>

0800ec64 <rshift>:
 800ec64:	6903      	ldr	r3, [r0, #16]
 800ec66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ec6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ec72:	f100 0414 	add.w	r4, r0, #20
 800ec76:	dd45      	ble.n	800ed04 <rshift+0xa0>
 800ec78:	f011 011f 	ands.w	r1, r1, #31
 800ec7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ec80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ec84:	d10c      	bne.n	800eca0 <rshift+0x3c>
 800ec86:	f100 0710 	add.w	r7, r0, #16
 800ec8a:	4629      	mov	r1, r5
 800ec8c:	42b1      	cmp	r1, r6
 800ec8e:	d334      	bcc.n	800ecfa <rshift+0x96>
 800ec90:	1a9b      	subs	r3, r3, r2
 800ec92:	009b      	lsls	r3, r3, #2
 800ec94:	1eea      	subs	r2, r5, #3
 800ec96:	4296      	cmp	r6, r2
 800ec98:	bf38      	it	cc
 800ec9a:	2300      	movcc	r3, #0
 800ec9c:	4423      	add	r3, r4
 800ec9e:	e015      	b.n	800eccc <rshift+0x68>
 800eca0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800eca4:	f1c1 0820 	rsb	r8, r1, #32
 800eca8:	40cf      	lsrs	r7, r1
 800ecaa:	f105 0e04 	add.w	lr, r5, #4
 800ecae:	46a1      	mov	r9, r4
 800ecb0:	4576      	cmp	r6, lr
 800ecb2:	46f4      	mov	ip, lr
 800ecb4:	d815      	bhi.n	800ece2 <rshift+0x7e>
 800ecb6:	1a9a      	subs	r2, r3, r2
 800ecb8:	0092      	lsls	r2, r2, #2
 800ecba:	3a04      	subs	r2, #4
 800ecbc:	3501      	adds	r5, #1
 800ecbe:	42ae      	cmp	r6, r5
 800ecc0:	bf38      	it	cc
 800ecc2:	2200      	movcc	r2, #0
 800ecc4:	18a3      	adds	r3, r4, r2
 800ecc6:	50a7      	str	r7, [r4, r2]
 800ecc8:	b107      	cbz	r7, 800eccc <rshift+0x68>
 800ecca:	3304      	adds	r3, #4
 800eccc:	1b1a      	subs	r2, r3, r4
 800ecce:	42a3      	cmp	r3, r4
 800ecd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ecd4:	bf08      	it	eq
 800ecd6:	2300      	moveq	r3, #0
 800ecd8:	6102      	str	r2, [r0, #16]
 800ecda:	bf08      	it	eq
 800ecdc:	6143      	streq	r3, [r0, #20]
 800ecde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ece2:	f8dc c000 	ldr.w	ip, [ip]
 800ece6:	fa0c fc08 	lsl.w	ip, ip, r8
 800ecea:	ea4c 0707 	orr.w	r7, ip, r7
 800ecee:	f849 7b04 	str.w	r7, [r9], #4
 800ecf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ecf6:	40cf      	lsrs	r7, r1
 800ecf8:	e7da      	b.n	800ecb0 <rshift+0x4c>
 800ecfa:	f851 cb04 	ldr.w	ip, [r1], #4
 800ecfe:	f847 cf04 	str.w	ip, [r7, #4]!
 800ed02:	e7c3      	b.n	800ec8c <rshift+0x28>
 800ed04:	4623      	mov	r3, r4
 800ed06:	e7e1      	b.n	800eccc <rshift+0x68>

0800ed08 <__hexdig_fun>:
 800ed08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ed0c:	2b09      	cmp	r3, #9
 800ed0e:	d802      	bhi.n	800ed16 <__hexdig_fun+0xe>
 800ed10:	3820      	subs	r0, #32
 800ed12:	b2c0      	uxtb	r0, r0
 800ed14:	4770      	bx	lr
 800ed16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ed1a:	2b05      	cmp	r3, #5
 800ed1c:	d801      	bhi.n	800ed22 <__hexdig_fun+0x1a>
 800ed1e:	3847      	subs	r0, #71	@ 0x47
 800ed20:	e7f7      	b.n	800ed12 <__hexdig_fun+0xa>
 800ed22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ed26:	2b05      	cmp	r3, #5
 800ed28:	d801      	bhi.n	800ed2e <__hexdig_fun+0x26>
 800ed2a:	3827      	subs	r0, #39	@ 0x27
 800ed2c:	e7f1      	b.n	800ed12 <__hexdig_fun+0xa>
 800ed2e:	2000      	movs	r0, #0
 800ed30:	4770      	bx	lr
	...

0800ed34 <__gethex>:
 800ed34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed38:	b085      	sub	sp, #20
 800ed3a:	468a      	mov	sl, r1
 800ed3c:	9302      	str	r3, [sp, #8]
 800ed3e:	680b      	ldr	r3, [r1, #0]
 800ed40:	9001      	str	r0, [sp, #4]
 800ed42:	4690      	mov	r8, r2
 800ed44:	1c9c      	adds	r4, r3, #2
 800ed46:	46a1      	mov	r9, r4
 800ed48:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ed4c:	2830      	cmp	r0, #48	@ 0x30
 800ed4e:	d0fa      	beq.n	800ed46 <__gethex+0x12>
 800ed50:	eba9 0303 	sub.w	r3, r9, r3
 800ed54:	f1a3 0b02 	sub.w	fp, r3, #2
 800ed58:	f7ff ffd6 	bl	800ed08 <__hexdig_fun>
 800ed5c:	4605      	mov	r5, r0
 800ed5e:	2800      	cmp	r0, #0
 800ed60:	d168      	bne.n	800ee34 <__gethex+0x100>
 800ed62:	49a0      	ldr	r1, [pc, #640]	@ (800efe4 <__gethex+0x2b0>)
 800ed64:	2201      	movs	r2, #1
 800ed66:	4648      	mov	r0, r9
 800ed68:	f7ff fefe 	bl	800eb68 <strncmp>
 800ed6c:	4607      	mov	r7, r0
 800ed6e:	2800      	cmp	r0, #0
 800ed70:	d167      	bne.n	800ee42 <__gethex+0x10e>
 800ed72:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ed76:	4626      	mov	r6, r4
 800ed78:	f7ff ffc6 	bl	800ed08 <__hexdig_fun>
 800ed7c:	2800      	cmp	r0, #0
 800ed7e:	d062      	beq.n	800ee46 <__gethex+0x112>
 800ed80:	4623      	mov	r3, r4
 800ed82:	7818      	ldrb	r0, [r3, #0]
 800ed84:	2830      	cmp	r0, #48	@ 0x30
 800ed86:	4699      	mov	r9, r3
 800ed88:	f103 0301 	add.w	r3, r3, #1
 800ed8c:	d0f9      	beq.n	800ed82 <__gethex+0x4e>
 800ed8e:	f7ff ffbb 	bl	800ed08 <__hexdig_fun>
 800ed92:	fab0 f580 	clz	r5, r0
 800ed96:	096d      	lsrs	r5, r5, #5
 800ed98:	f04f 0b01 	mov.w	fp, #1
 800ed9c:	464a      	mov	r2, r9
 800ed9e:	4616      	mov	r6, r2
 800eda0:	3201      	adds	r2, #1
 800eda2:	7830      	ldrb	r0, [r6, #0]
 800eda4:	f7ff ffb0 	bl	800ed08 <__hexdig_fun>
 800eda8:	2800      	cmp	r0, #0
 800edaa:	d1f8      	bne.n	800ed9e <__gethex+0x6a>
 800edac:	498d      	ldr	r1, [pc, #564]	@ (800efe4 <__gethex+0x2b0>)
 800edae:	2201      	movs	r2, #1
 800edb0:	4630      	mov	r0, r6
 800edb2:	f7ff fed9 	bl	800eb68 <strncmp>
 800edb6:	2800      	cmp	r0, #0
 800edb8:	d13f      	bne.n	800ee3a <__gethex+0x106>
 800edba:	b944      	cbnz	r4, 800edce <__gethex+0x9a>
 800edbc:	1c74      	adds	r4, r6, #1
 800edbe:	4622      	mov	r2, r4
 800edc0:	4616      	mov	r6, r2
 800edc2:	3201      	adds	r2, #1
 800edc4:	7830      	ldrb	r0, [r6, #0]
 800edc6:	f7ff ff9f 	bl	800ed08 <__hexdig_fun>
 800edca:	2800      	cmp	r0, #0
 800edcc:	d1f8      	bne.n	800edc0 <__gethex+0x8c>
 800edce:	1ba4      	subs	r4, r4, r6
 800edd0:	00a7      	lsls	r7, r4, #2
 800edd2:	7833      	ldrb	r3, [r6, #0]
 800edd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800edd8:	2b50      	cmp	r3, #80	@ 0x50
 800edda:	d13e      	bne.n	800ee5a <__gethex+0x126>
 800eddc:	7873      	ldrb	r3, [r6, #1]
 800edde:	2b2b      	cmp	r3, #43	@ 0x2b
 800ede0:	d033      	beq.n	800ee4a <__gethex+0x116>
 800ede2:	2b2d      	cmp	r3, #45	@ 0x2d
 800ede4:	d034      	beq.n	800ee50 <__gethex+0x11c>
 800ede6:	1c71      	adds	r1, r6, #1
 800ede8:	2400      	movs	r4, #0
 800edea:	7808      	ldrb	r0, [r1, #0]
 800edec:	f7ff ff8c 	bl	800ed08 <__hexdig_fun>
 800edf0:	1e43      	subs	r3, r0, #1
 800edf2:	b2db      	uxtb	r3, r3
 800edf4:	2b18      	cmp	r3, #24
 800edf6:	d830      	bhi.n	800ee5a <__gethex+0x126>
 800edf8:	f1a0 0210 	sub.w	r2, r0, #16
 800edfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ee00:	f7ff ff82 	bl	800ed08 <__hexdig_fun>
 800ee04:	f100 3cff 	add.w	ip, r0, #4294967295
 800ee08:	fa5f fc8c 	uxtb.w	ip, ip
 800ee0c:	f1bc 0f18 	cmp.w	ip, #24
 800ee10:	f04f 030a 	mov.w	r3, #10
 800ee14:	d91e      	bls.n	800ee54 <__gethex+0x120>
 800ee16:	b104      	cbz	r4, 800ee1a <__gethex+0xe6>
 800ee18:	4252      	negs	r2, r2
 800ee1a:	4417      	add	r7, r2
 800ee1c:	f8ca 1000 	str.w	r1, [sl]
 800ee20:	b1ed      	cbz	r5, 800ee5e <__gethex+0x12a>
 800ee22:	f1bb 0f00 	cmp.w	fp, #0
 800ee26:	bf0c      	ite	eq
 800ee28:	2506      	moveq	r5, #6
 800ee2a:	2500      	movne	r5, #0
 800ee2c:	4628      	mov	r0, r5
 800ee2e:	b005      	add	sp, #20
 800ee30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee34:	2500      	movs	r5, #0
 800ee36:	462c      	mov	r4, r5
 800ee38:	e7b0      	b.n	800ed9c <__gethex+0x68>
 800ee3a:	2c00      	cmp	r4, #0
 800ee3c:	d1c7      	bne.n	800edce <__gethex+0x9a>
 800ee3e:	4627      	mov	r7, r4
 800ee40:	e7c7      	b.n	800edd2 <__gethex+0x9e>
 800ee42:	464e      	mov	r6, r9
 800ee44:	462f      	mov	r7, r5
 800ee46:	2501      	movs	r5, #1
 800ee48:	e7c3      	b.n	800edd2 <__gethex+0x9e>
 800ee4a:	2400      	movs	r4, #0
 800ee4c:	1cb1      	adds	r1, r6, #2
 800ee4e:	e7cc      	b.n	800edea <__gethex+0xb6>
 800ee50:	2401      	movs	r4, #1
 800ee52:	e7fb      	b.n	800ee4c <__gethex+0x118>
 800ee54:	fb03 0002 	mla	r0, r3, r2, r0
 800ee58:	e7ce      	b.n	800edf8 <__gethex+0xc4>
 800ee5a:	4631      	mov	r1, r6
 800ee5c:	e7de      	b.n	800ee1c <__gethex+0xe8>
 800ee5e:	eba6 0309 	sub.w	r3, r6, r9
 800ee62:	3b01      	subs	r3, #1
 800ee64:	4629      	mov	r1, r5
 800ee66:	2b07      	cmp	r3, #7
 800ee68:	dc0a      	bgt.n	800ee80 <__gethex+0x14c>
 800ee6a:	9801      	ldr	r0, [sp, #4]
 800ee6c:	f7fd ff8c 	bl	800cd88 <_Balloc>
 800ee70:	4604      	mov	r4, r0
 800ee72:	b940      	cbnz	r0, 800ee86 <__gethex+0x152>
 800ee74:	4b5c      	ldr	r3, [pc, #368]	@ (800efe8 <__gethex+0x2b4>)
 800ee76:	4602      	mov	r2, r0
 800ee78:	21e4      	movs	r1, #228	@ 0xe4
 800ee7a:	485c      	ldr	r0, [pc, #368]	@ (800efec <__gethex+0x2b8>)
 800ee7c:	f7ff fec0 	bl	800ec00 <__assert_func>
 800ee80:	3101      	adds	r1, #1
 800ee82:	105b      	asrs	r3, r3, #1
 800ee84:	e7ef      	b.n	800ee66 <__gethex+0x132>
 800ee86:	f100 0a14 	add.w	sl, r0, #20
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	4655      	mov	r5, sl
 800ee8e:	469b      	mov	fp, r3
 800ee90:	45b1      	cmp	r9, r6
 800ee92:	d337      	bcc.n	800ef04 <__gethex+0x1d0>
 800ee94:	f845 bb04 	str.w	fp, [r5], #4
 800ee98:	eba5 050a 	sub.w	r5, r5, sl
 800ee9c:	10ad      	asrs	r5, r5, #2
 800ee9e:	6125      	str	r5, [r4, #16]
 800eea0:	4658      	mov	r0, fp
 800eea2:	f7fe f863 	bl	800cf6c <__hi0bits>
 800eea6:	016d      	lsls	r5, r5, #5
 800eea8:	f8d8 6000 	ldr.w	r6, [r8]
 800eeac:	1a2d      	subs	r5, r5, r0
 800eeae:	42b5      	cmp	r5, r6
 800eeb0:	dd54      	ble.n	800ef5c <__gethex+0x228>
 800eeb2:	1bad      	subs	r5, r5, r6
 800eeb4:	4629      	mov	r1, r5
 800eeb6:	4620      	mov	r0, r4
 800eeb8:	f7fe fbef 	bl	800d69a <__any_on>
 800eebc:	4681      	mov	r9, r0
 800eebe:	b178      	cbz	r0, 800eee0 <__gethex+0x1ac>
 800eec0:	1e6b      	subs	r3, r5, #1
 800eec2:	1159      	asrs	r1, r3, #5
 800eec4:	f003 021f 	and.w	r2, r3, #31
 800eec8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eecc:	f04f 0901 	mov.w	r9, #1
 800eed0:	fa09 f202 	lsl.w	r2, r9, r2
 800eed4:	420a      	tst	r2, r1
 800eed6:	d003      	beq.n	800eee0 <__gethex+0x1ac>
 800eed8:	454b      	cmp	r3, r9
 800eeda:	dc36      	bgt.n	800ef4a <__gethex+0x216>
 800eedc:	f04f 0902 	mov.w	r9, #2
 800eee0:	4629      	mov	r1, r5
 800eee2:	4620      	mov	r0, r4
 800eee4:	f7ff febe 	bl	800ec64 <rshift>
 800eee8:	442f      	add	r7, r5
 800eeea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eeee:	42bb      	cmp	r3, r7
 800eef0:	da42      	bge.n	800ef78 <__gethex+0x244>
 800eef2:	9801      	ldr	r0, [sp, #4]
 800eef4:	4621      	mov	r1, r4
 800eef6:	f7fd ff87 	bl	800ce08 <_Bfree>
 800eefa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eefc:	2300      	movs	r3, #0
 800eefe:	6013      	str	r3, [r2, #0]
 800ef00:	25a3      	movs	r5, #163	@ 0xa3
 800ef02:	e793      	b.n	800ee2c <__gethex+0xf8>
 800ef04:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ef08:	2a2e      	cmp	r2, #46	@ 0x2e
 800ef0a:	d012      	beq.n	800ef32 <__gethex+0x1fe>
 800ef0c:	2b20      	cmp	r3, #32
 800ef0e:	d104      	bne.n	800ef1a <__gethex+0x1e6>
 800ef10:	f845 bb04 	str.w	fp, [r5], #4
 800ef14:	f04f 0b00 	mov.w	fp, #0
 800ef18:	465b      	mov	r3, fp
 800ef1a:	7830      	ldrb	r0, [r6, #0]
 800ef1c:	9303      	str	r3, [sp, #12]
 800ef1e:	f7ff fef3 	bl	800ed08 <__hexdig_fun>
 800ef22:	9b03      	ldr	r3, [sp, #12]
 800ef24:	f000 000f 	and.w	r0, r0, #15
 800ef28:	4098      	lsls	r0, r3
 800ef2a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ef2e:	3304      	adds	r3, #4
 800ef30:	e7ae      	b.n	800ee90 <__gethex+0x15c>
 800ef32:	45b1      	cmp	r9, r6
 800ef34:	d8ea      	bhi.n	800ef0c <__gethex+0x1d8>
 800ef36:	492b      	ldr	r1, [pc, #172]	@ (800efe4 <__gethex+0x2b0>)
 800ef38:	9303      	str	r3, [sp, #12]
 800ef3a:	2201      	movs	r2, #1
 800ef3c:	4630      	mov	r0, r6
 800ef3e:	f7ff fe13 	bl	800eb68 <strncmp>
 800ef42:	9b03      	ldr	r3, [sp, #12]
 800ef44:	2800      	cmp	r0, #0
 800ef46:	d1e1      	bne.n	800ef0c <__gethex+0x1d8>
 800ef48:	e7a2      	b.n	800ee90 <__gethex+0x15c>
 800ef4a:	1ea9      	subs	r1, r5, #2
 800ef4c:	4620      	mov	r0, r4
 800ef4e:	f7fe fba4 	bl	800d69a <__any_on>
 800ef52:	2800      	cmp	r0, #0
 800ef54:	d0c2      	beq.n	800eedc <__gethex+0x1a8>
 800ef56:	f04f 0903 	mov.w	r9, #3
 800ef5a:	e7c1      	b.n	800eee0 <__gethex+0x1ac>
 800ef5c:	da09      	bge.n	800ef72 <__gethex+0x23e>
 800ef5e:	1b75      	subs	r5, r6, r5
 800ef60:	4621      	mov	r1, r4
 800ef62:	9801      	ldr	r0, [sp, #4]
 800ef64:	462a      	mov	r2, r5
 800ef66:	f7fe f95f 	bl	800d228 <__lshift>
 800ef6a:	1b7f      	subs	r7, r7, r5
 800ef6c:	4604      	mov	r4, r0
 800ef6e:	f100 0a14 	add.w	sl, r0, #20
 800ef72:	f04f 0900 	mov.w	r9, #0
 800ef76:	e7b8      	b.n	800eeea <__gethex+0x1b6>
 800ef78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ef7c:	42bd      	cmp	r5, r7
 800ef7e:	dd6f      	ble.n	800f060 <__gethex+0x32c>
 800ef80:	1bed      	subs	r5, r5, r7
 800ef82:	42ae      	cmp	r6, r5
 800ef84:	dc34      	bgt.n	800eff0 <__gethex+0x2bc>
 800ef86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef8a:	2b02      	cmp	r3, #2
 800ef8c:	d022      	beq.n	800efd4 <__gethex+0x2a0>
 800ef8e:	2b03      	cmp	r3, #3
 800ef90:	d024      	beq.n	800efdc <__gethex+0x2a8>
 800ef92:	2b01      	cmp	r3, #1
 800ef94:	d115      	bne.n	800efc2 <__gethex+0x28e>
 800ef96:	42ae      	cmp	r6, r5
 800ef98:	d113      	bne.n	800efc2 <__gethex+0x28e>
 800ef9a:	2e01      	cmp	r6, #1
 800ef9c:	d10b      	bne.n	800efb6 <__gethex+0x282>
 800ef9e:	9a02      	ldr	r2, [sp, #8]
 800efa0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800efa4:	6013      	str	r3, [r2, #0]
 800efa6:	2301      	movs	r3, #1
 800efa8:	6123      	str	r3, [r4, #16]
 800efaa:	f8ca 3000 	str.w	r3, [sl]
 800efae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efb0:	2562      	movs	r5, #98	@ 0x62
 800efb2:	601c      	str	r4, [r3, #0]
 800efb4:	e73a      	b.n	800ee2c <__gethex+0xf8>
 800efb6:	1e71      	subs	r1, r6, #1
 800efb8:	4620      	mov	r0, r4
 800efba:	f7fe fb6e 	bl	800d69a <__any_on>
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d1ed      	bne.n	800ef9e <__gethex+0x26a>
 800efc2:	9801      	ldr	r0, [sp, #4]
 800efc4:	4621      	mov	r1, r4
 800efc6:	f7fd ff1f 	bl	800ce08 <_Bfree>
 800efca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800efcc:	2300      	movs	r3, #0
 800efce:	6013      	str	r3, [r2, #0]
 800efd0:	2550      	movs	r5, #80	@ 0x50
 800efd2:	e72b      	b.n	800ee2c <__gethex+0xf8>
 800efd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d1f3      	bne.n	800efc2 <__gethex+0x28e>
 800efda:	e7e0      	b.n	800ef9e <__gethex+0x26a>
 800efdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d1dd      	bne.n	800ef9e <__gethex+0x26a>
 800efe2:	e7ee      	b.n	800efc2 <__gethex+0x28e>
 800efe4:	0801124f 	.word	0x0801124f
 800efe8:	080111e5 	.word	0x080111e5
 800efec:	080112a6 	.word	0x080112a6
 800eff0:	1e6f      	subs	r7, r5, #1
 800eff2:	f1b9 0f00 	cmp.w	r9, #0
 800eff6:	d130      	bne.n	800f05a <__gethex+0x326>
 800eff8:	b127      	cbz	r7, 800f004 <__gethex+0x2d0>
 800effa:	4639      	mov	r1, r7
 800effc:	4620      	mov	r0, r4
 800effe:	f7fe fb4c 	bl	800d69a <__any_on>
 800f002:	4681      	mov	r9, r0
 800f004:	117a      	asrs	r2, r7, #5
 800f006:	2301      	movs	r3, #1
 800f008:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f00c:	f007 071f 	and.w	r7, r7, #31
 800f010:	40bb      	lsls	r3, r7
 800f012:	4213      	tst	r3, r2
 800f014:	4629      	mov	r1, r5
 800f016:	4620      	mov	r0, r4
 800f018:	bf18      	it	ne
 800f01a:	f049 0902 	orrne.w	r9, r9, #2
 800f01e:	f7ff fe21 	bl	800ec64 <rshift>
 800f022:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f026:	1b76      	subs	r6, r6, r5
 800f028:	2502      	movs	r5, #2
 800f02a:	f1b9 0f00 	cmp.w	r9, #0
 800f02e:	d047      	beq.n	800f0c0 <__gethex+0x38c>
 800f030:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f034:	2b02      	cmp	r3, #2
 800f036:	d015      	beq.n	800f064 <__gethex+0x330>
 800f038:	2b03      	cmp	r3, #3
 800f03a:	d017      	beq.n	800f06c <__gethex+0x338>
 800f03c:	2b01      	cmp	r3, #1
 800f03e:	d109      	bne.n	800f054 <__gethex+0x320>
 800f040:	f019 0f02 	tst.w	r9, #2
 800f044:	d006      	beq.n	800f054 <__gethex+0x320>
 800f046:	f8da 3000 	ldr.w	r3, [sl]
 800f04a:	ea49 0903 	orr.w	r9, r9, r3
 800f04e:	f019 0f01 	tst.w	r9, #1
 800f052:	d10e      	bne.n	800f072 <__gethex+0x33e>
 800f054:	f045 0510 	orr.w	r5, r5, #16
 800f058:	e032      	b.n	800f0c0 <__gethex+0x38c>
 800f05a:	f04f 0901 	mov.w	r9, #1
 800f05e:	e7d1      	b.n	800f004 <__gethex+0x2d0>
 800f060:	2501      	movs	r5, #1
 800f062:	e7e2      	b.n	800f02a <__gethex+0x2f6>
 800f064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f066:	f1c3 0301 	rsb	r3, r3, #1
 800f06a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f06c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d0f0      	beq.n	800f054 <__gethex+0x320>
 800f072:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f076:	f104 0314 	add.w	r3, r4, #20
 800f07a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f07e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f082:	f04f 0c00 	mov.w	ip, #0
 800f086:	4618      	mov	r0, r3
 800f088:	f853 2b04 	ldr.w	r2, [r3], #4
 800f08c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f090:	d01b      	beq.n	800f0ca <__gethex+0x396>
 800f092:	3201      	adds	r2, #1
 800f094:	6002      	str	r2, [r0, #0]
 800f096:	2d02      	cmp	r5, #2
 800f098:	f104 0314 	add.w	r3, r4, #20
 800f09c:	d13c      	bne.n	800f118 <__gethex+0x3e4>
 800f09e:	f8d8 2000 	ldr.w	r2, [r8]
 800f0a2:	3a01      	subs	r2, #1
 800f0a4:	42b2      	cmp	r2, r6
 800f0a6:	d109      	bne.n	800f0bc <__gethex+0x388>
 800f0a8:	1171      	asrs	r1, r6, #5
 800f0aa:	2201      	movs	r2, #1
 800f0ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f0b0:	f006 061f 	and.w	r6, r6, #31
 800f0b4:	fa02 f606 	lsl.w	r6, r2, r6
 800f0b8:	421e      	tst	r6, r3
 800f0ba:	d13a      	bne.n	800f132 <__gethex+0x3fe>
 800f0bc:	f045 0520 	orr.w	r5, r5, #32
 800f0c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0c2:	601c      	str	r4, [r3, #0]
 800f0c4:	9b02      	ldr	r3, [sp, #8]
 800f0c6:	601f      	str	r7, [r3, #0]
 800f0c8:	e6b0      	b.n	800ee2c <__gethex+0xf8>
 800f0ca:	4299      	cmp	r1, r3
 800f0cc:	f843 cc04 	str.w	ip, [r3, #-4]
 800f0d0:	d8d9      	bhi.n	800f086 <__gethex+0x352>
 800f0d2:	68a3      	ldr	r3, [r4, #8]
 800f0d4:	459b      	cmp	fp, r3
 800f0d6:	db17      	blt.n	800f108 <__gethex+0x3d4>
 800f0d8:	6861      	ldr	r1, [r4, #4]
 800f0da:	9801      	ldr	r0, [sp, #4]
 800f0dc:	3101      	adds	r1, #1
 800f0de:	f7fd fe53 	bl	800cd88 <_Balloc>
 800f0e2:	4681      	mov	r9, r0
 800f0e4:	b918      	cbnz	r0, 800f0ee <__gethex+0x3ba>
 800f0e6:	4b1a      	ldr	r3, [pc, #104]	@ (800f150 <__gethex+0x41c>)
 800f0e8:	4602      	mov	r2, r0
 800f0ea:	2184      	movs	r1, #132	@ 0x84
 800f0ec:	e6c5      	b.n	800ee7a <__gethex+0x146>
 800f0ee:	6922      	ldr	r2, [r4, #16]
 800f0f0:	3202      	adds	r2, #2
 800f0f2:	f104 010c 	add.w	r1, r4, #12
 800f0f6:	0092      	lsls	r2, r2, #2
 800f0f8:	300c      	adds	r0, #12
 800f0fa:	f7fc fed8 	bl	800beae <memcpy>
 800f0fe:	4621      	mov	r1, r4
 800f100:	9801      	ldr	r0, [sp, #4]
 800f102:	f7fd fe81 	bl	800ce08 <_Bfree>
 800f106:	464c      	mov	r4, r9
 800f108:	6923      	ldr	r3, [r4, #16]
 800f10a:	1c5a      	adds	r2, r3, #1
 800f10c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f110:	6122      	str	r2, [r4, #16]
 800f112:	2201      	movs	r2, #1
 800f114:	615a      	str	r2, [r3, #20]
 800f116:	e7be      	b.n	800f096 <__gethex+0x362>
 800f118:	6922      	ldr	r2, [r4, #16]
 800f11a:	455a      	cmp	r2, fp
 800f11c:	dd0b      	ble.n	800f136 <__gethex+0x402>
 800f11e:	2101      	movs	r1, #1
 800f120:	4620      	mov	r0, r4
 800f122:	f7ff fd9f 	bl	800ec64 <rshift>
 800f126:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f12a:	3701      	adds	r7, #1
 800f12c:	42bb      	cmp	r3, r7
 800f12e:	f6ff aee0 	blt.w	800eef2 <__gethex+0x1be>
 800f132:	2501      	movs	r5, #1
 800f134:	e7c2      	b.n	800f0bc <__gethex+0x388>
 800f136:	f016 061f 	ands.w	r6, r6, #31
 800f13a:	d0fa      	beq.n	800f132 <__gethex+0x3fe>
 800f13c:	4453      	add	r3, sl
 800f13e:	f1c6 0620 	rsb	r6, r6, #32
 800f142:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f146:	f7fd ff11 	bl	800cf6c <__hi0bits>
 800f14a:	42b0      	cmp	r0, r6
 800f14c:	dbe7      	blt.n	800f11e <__gethex+0x3ea>
 800f14e:	e7f0      	b.n	800f132 <__gethex+0x3fe>
 800f150:	080111e5 	.word	0x080111e5

0800f154 <L_shift>:
 800f154:	f1c2 0208 	rsb	r2, r2, #8
 800f158:	0092      	lsls	r2, r2, #2
 800f15a:	b570      	push	{r4, r5, r6, lr}
 800f15c:	f1c2 0620 	rsb	r6, r2, #32
 800f160:	6843      	ldr	r3, [r0, #4]
 800f162:	6804      	ldr	r4, [r0, #0]
 800f164:	fa03 f506 	lsl.w	r5, r3, r6
 800f168:	432c      	orrs	r4, r5
 800f16a:	40d3      	lsrs	r3, r2
 800f16c:	6004      	str	r4, [r0, #0]
 800f16e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f172:	4288      	cmp	r0, r1
 800f174:	d3f4      	bcc.n	800f160 <L_shift+0xc>
 800f176:	bd70      	pop	{r4, r5, r6, pc}

0800f178 <__match>:
 800f178:	b530      	push	{r4, r5, lr}
 800f17a:	6803      	ldr	r3, [r0, #0]
 800f17c:	3301      	adds	r3, #1
 800f17e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f182:	b914      	cbnz	r4, 800f18a <__match+0x12>
 800f184:	6003      	str	r3, [r0, #0]
 800f186:	2001      	movs	r0, #1
 800f188:	bd30      	pop	{r4, r5, pc}
 800f18a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f18e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f192:	2d19      	cmp	r5, #25
 800f194:	bf98      	it	ls
 800f196:	3220      	addls	r2, #32
 800f198:	42a2      	cmp	r2, r4
 800f19a:	d0f0      	beq.n	800f17e <__match+0x6>
 800f19c:	2000      	movs	r0, #0
 800f19e:	e7f3      	b.n	800f188 <__match+0x10>

0800f1a0 <__hexnan>:
 800f1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1a4:	680b      	ldr	r3, [r1, #0]
 800f1a6:	6801      	ldr	r1, [r0, #0]
 800f1a8:	115e      	asrs	r6, r3, #5
 800f1aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f1ae:	f013 031f 	ands.w	r3, r3, #31
 800f1b2:	b087      	sub	sp, #28
 800f1b4:	bf18      	it	ne
 800f1b6:	3604      	addne	r6, #4
 800f1b8:	2500      	movs	r5, #0
 800f1ba:	1f37      	subs	r7, r6, #4
 800f1bc:	4682      	mov	sl, r0
 800f1be:	4690      	mov	r8, r2
 800f1c0:	9301      	str	r3, [sp, #4]
 800f1c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800f1c6:	46b9      	mov	r9, r7
 800f1c8:	463c      	mov	r4, r7
 800f1ca:	9502      	str	r5, [sp, #8]
 800f1cc:	46ab      	mov	fp, r5
 800f1ce:	784a      	ldrb	r2, [r1, #1]
 800f1d0:	1c4b      	adds	r3, r1, #1
 800f1d2:	9303      	str	r3, [sp, #12]
 800f1d4:	b342      	cbz	r2, 800f228 <__hexnan+0x88>
 800f1d6:	4610      	mov	r0, r2
 800f1d8:	9105      	str	r1, [sp, #20]
 800f1da:	9204      	str	r2, [sp, #16]
 800f1dc:	f7ff fd94 	bl	800ed08 <__hexdig_fun>
 800f1e0:	2800      	cmp	r0, #0
 800f1e2:	d151      	bne.n	800f288 <__hexnan+0xe8>
 800f1e4:	9a04      	ldr	r2, [sp, #16]
 800f1e6:	9905      	ldr	r1, [sp, #20]
 800f1e8:	2a20      	cmp	r2, #32
 800f1ea:	d818      	bhi.n	800f21e <__hexnan+0x7e>
 800f1ec:	9b02      	ldr	r3, [sp, #8]
 800f1ee:	459b      	cmp	fp, r3
 800f1f0:	dd13      	ble.n	800f21a <__hexnan+0x7a>
 800f1f2:	454c      	cmp	r4, r9
 800f1f4:	d206      	bcs.n	800f204 <__hexnan+0x64>
 800f1f6:	2d07      	cmp	r5, #7
 800f1f8:	dc04      	bgt.n	800f204 <__hexnan+0x64>
 800f1fa:	462a      	mov	r2, r5
 800f1fc:	4649      	mov	r1, r9
 800f1fe:	4620      	mov	r0, r4
 800f200:	f7ff ffa8 	bl	800f154 <L_shift>
 800f204:	4544      	cmp	r4, r8
 800f206:	d952      	bls.n	800f2ae <__hexnan+0x10e>
 800f208:	2300      	movs	r3, #0
 800f20a:	f1a4 0904 	sub.w	r9, r4, #4
 800f20e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f212:	f8cd b008 	str.w	fp, [sp, #8]
 800f216:	464c      	mov	r4, r9
 800f218:	461d      	mov	r5, r3
 800f21a:	9903      	ldr	r1, [sp, #12]
 800f21c:	e7d7      	b.n	800f1ce <__hexnan+0x2e>
 800f21e:	2a29      	cmp	r2, #41	@ 0x29
 800f220:	d157      	bne.n	800f2d2 <__hexnan+0x132>
 800f222:	3102      	adds	r1, #2
 800f224:	f8ca 1000 	str.w	r1, [sl]
 800f228:	f1bb 0f00 	cmp.w	fp, #0
 800f22c:	d051      	beq.n	800f2d2 <__hexnan+0x132>
 800f22e:	454c      	cmp	r4, r9
 800f230:	d206      	bcs.n	800f240 <__hexnan+0xa0>
 800f232:	2d07      	cmp	r5, #7
 800f234:	dc04      	bgt.n	800f240 <__hexnan+0xa0>
 800f236:	462a      	mov	r2, r5
 800f238:	4649      	mov	r1, r9
 800f23a:	4620      	mov	r0, r4
 800f23c:	f7ff ff8a 	bl	800f154 <L_shift>
 800f240:	4544      	cmp	r4, r8
 800f242:	d936      	bls.n	800f2b2 <__hexnan+0x112>
 800f244:	f1a8 0204 	sub.w	r2, r8, #4
 800f248:	4623      	mov	r3, r4
 800f24a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f24e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f252:	429f      	cmp	r7, r3
 800f254:	d2f9      	bcs.n	800f24a <__hexnan+0xaa>
 800f256:	1b3b      	subs	r3, r7, r4
 800f258:	f023 0303 	bic.w	r3, r3, #3
 800f25c:	3304      	adds	r3, #4
 800f25e:	3401      	adds	r4, #1
 800f260:	3e03      	subs	r6, #3
 800f262:	42b4      	cmp	r4, r6
 800f264:	bf88      	it	hi
 800f266:	2304      	movhi	r3, #4
 800f268:	4443      	add	r3, r8
 800f26a:	2200      	movs	r2, #0
 800f26c:	f843 2b04 	str.w	r2, [r3], #4
 800f270:	429f      	cmp	r7, r3
 800f272:	d2fb      	bcs.n	800f26c <__hexnan+0xcc>
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	b91b      	cbnz	r3, 800f280 <__hexnan+0xe0>
 800f278:	4547      	cmp	r7, r8
 800f27a:	d128      	bne.n	800f2ce <__hexnan+0x12e>
 800f27c:	2301      	movs	r3, #1
 800f27e:	603b      	str	r3, [r7, #0]
 800f280:	2005      	movs	r0, #5
 800f282:	b007      	add	sp, #28
 800f284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f288:	3501      	adds	r5, #1
 800f28a:	2d08      	cmp	r5, #8
 800f28c:	f10b 0b01 	add.w	fp, fp, #1
 800f290:	dd06      	ble.n	800f2a0 <__hexnan+0x100>
 800f292:	4544      	cmp	r4, r8
 800f294:	d9c1      	bls.n	800f21a <__hexnan+0x7a>
 800f296:	2300      	movs	r3, #0
 800f298:	f844 3c04 	str.w	r3, [r4, #-4]
 800f29c:	2501      	movs	r5, #1
 800f29e:	3c04      	subs	r4, #4
 800f2a0:	6822      	ldr	r2, [r4, #0]
 800f2a2:	f000 000f 	and.w	r0, r0, #15
 800f2a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f2aa:	6020      	str	r0, [r4, #0]
 800f2ac:	e7b5      	b.n	800f21a <__hexnan+0x7a>
 800f2ae:	2508      	movs	r5, #8
 800f2b0:	e7b3      	b.n	800f21a <__hexnan+0x7a>
 800f2b2:	9b01      	ldr	r3, [sp, #4]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d0dd      	beq.n	800f274 <__hexnan+0xd4>
 800f2b8:	f1c3 0320 	rsb	r3, r3, #32
 800f2bc:	f04f 32ff 	mov.w	r2, #4294967295
 800f2c0:	40da      	lsrs	r2, r3
 800f2c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f2c6:	4013      	ands	r3, r2
 800f2c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f2cc:	e7d2      	b.n	800f274 <__hexnan+0xd4>
 800f2ce:	3f04      	subs	r7, #4
 800f2d0:	e7d0      	b.n	800f274 <__hexnan+0xd4>
 800f2d2:	2004      	movs	r0, #4
 800f2d4:	e7d5      	b.n	800f282 <__hexnan+0xe2>

0800f2d6 <__ascii_mbtowc>:
 800f2d6:	b082      	sub	sp, #8
 800f2d8:	b901      	cbnz	r1, 800f2dc <__ascii_mbtowc+0x6>
 800f2da:	a901      	add	r1, sp, #4
 800f2dc:	b142      	cbz	r2, 800f2f0 <__ascii_mbtowc+0x1a>
 800f2de:	b14b      	cbz	r3, 800f2f4 <__ascii_mbtowc+0x1e>
 800f2e0:	7813      	ldrb	r3, [r2, #0]
 800f2e2:	600b      	str	r3, [r1, #0]
 800f2e4:	7812      	ldrb	r2, [r2, #0]
 800f2e6:	1e10      	subs	r0, r2, #0
 800f2e8:	bf18      	it	ne
 800f2ea:	2001      	movne	r0, #1
 800f2ec:	b002      	add	sp, #8
 800f2ee:	4770      	bx	lr
 800f2f0:	4610      	mov	r0, r2
 800f2f2:	e7fb      	b.n	800f2ec <__ascii_mbtowc+0x16>
 800f2f4:	f06f 0001 	mvn.w	r0, #1
 800f2f8:	e7f8      	b.n	800f2ec <__ascii_mbtowc+0x16>

0800f2fa <_realloc_r>:
 800f2fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2fe:	4607      	mov	r7, r0
 800f300:	4614      	mov	r4, r2
 800f302:	460d      	mov	r5, r1
 800f304:	b921      	cbnz	r1, 800f310 <_realloc_r+0x16>
 800f306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f30a:	4611      	mov	r1, r2
 800f30c:	f7fd bcb0 	b.w	800cc70 <_malloc_r>
 800f310:	b92a      	cbnz	r2, 800f31e <_realloc_r+0x24>
 800f312:	f7fd fc39 	bl	800cb88 <_free_r>
 800f316:	4625      	mov	r5, r4
 800f318:	4628      	mov	r0, r5
 800f31a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f31e:	f000 f840 	bl	800f3a2 <_malloc_usable_size_r>
 800f322:	4284      	cmp	r4, r0
 800f324:	4606      	mov	r6, r0
 800f326:	d802      	bhi.n	800f32e <_realloc_r+0x34>
 800f328:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f32c:	d8f4      	bhi.n	800f318 <_realloc_r+0x1e>
 800f32e:	4621      	mov	r1, r4
 800f330:	4638      	mov	r0, r7
 800f332:	f7fd fc9d 	bl	800cc70 <_malloc_r>
 800f336:	4680      	mov	r8, r0
 800f338:	b908      	cbnz	r0, 800f33e <_realloc_r+0x44>
 800f33a:	4645      	mov	r5, r8
 800f33c:	e7ec      	b.n	800f318 <_realloc_r+0x1e>
 800f33e:	42b4      	cmp	r4, r6
 800f340:	4622      	mov	r2, r4
 800f342:	4629      	mov	r1, r5
 800f344:	bf28      	it	cs
 800f346:	4632      	movcs	r2, r6
 800f348:	f7fc fdb1 	bl	800beae <memcpy>
 800f34c:	4629      	mov	r1, r5
 800f34e:	4638      	mov	r0, r7
 800f350:	f7fd fc1a 	bl	800cb88 <_free_r>
 800f354:	e7f1      	b.n	800f33a <_realloc_r+0x40>

0800f356 <__ascii_wctomb>:
 800f356:	4603      	mov	r3, r0
 800f358:	4608      	mov	r0, r1
 800f35a:	b141      	cbz	r1, 800f36e <__ascii_wctomb+0x18>
 800f35c:	2aff      	cmp	r2, #255	@ 0xff
 800f35e:	d904      	bls.n	800f36a <__ascii_wctomb+0x14>
 800f360:	228a      	movs	r2, #138	@ 0x8a
 800f362:	601a      	str	r2, [r3, #0]
 800f364:	f04f 30ff 	mov.w	r0, #4294967295
 800f368:	4770      	bx	lr
 800f36a:	700a      	strb	r2, [r1, #0]
 800f36c:	2001      	movs	r0, #1
 800f36e:	4770      	bx	lr

0800f370 <fiprintf>:
 800f370:	b40e      	push	{r1, r2, r3}
 800f372:	b503      	push	{r0, r1, lr}
 800f374:	4601      	mov	r1, r0
 800f376:	ab03      	add	r3, sp, #12
 800f378:	4805      	ldr	r0, [pc, #20]	@ (800f390 <fiprintf+0x20>)
 800f37a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f37e:	6800      	ldr	r0, [r0, #0]
 800f380:	9301      	str	r3, [sp, #4]
 800f382:	f7ff f9b1 	bl	800e6e8 <_vfiprintf_r>
 800f386:	b002      	add	sp, #8
 800f388:	f85d eb04 	ldr.w	lr, [sp], #4
 800f38c:	b003      	add	sp, #12
 800f38e:	4770      	bx	lr
 800f390:	200000b0 	.word	0x200000b0

0800f394 <abort>:
 800f394:	b508      	push	{r3, lr}
 800f396:	2006      	movs	r0, #6
 800f398:	f000 f834 	bl	800f404 <raise>
 800f39c:	2001      	movs	r0, #1
 800f39e:	f7f6 fc33 	bl	8005c08 <_exit>

0800f3a2 <_malloc_usable_size_r>:
 800f3a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3a6:	1f18      	subs	r0, r3, #4
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	bfbc      	itt	lt
 800f3ac:	580b      	ldrlt	r3, [r1, r0]
 800f3ae:	18c0      	addlt	r0, r0, r3
 800f3b0:	4770      	bx	lr

0800f3b2 <_raise_r>:
 800f3b2:	291f      	cmp	r1, #31
 800f3b4:	b538      	push	{r3, r4, r5, lr}
 800f3b6:	4605      	mov	r5, r0
 800f3b8:	460c      	mov	r4, r1
 800f3ba:	d904      	bls.n	800f3c6 <_raise_r+0x14>
 800f3bc:	2316      	movs	r3, #22
 800f3be:	6003      	str	r3, [r0, #0]
 800f3c0:	f04f 30ff 	mov.w	r0, #4294967295
 800f3c4:	bd38      	pop	{r3, r4, r5, pc}
 800f3c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f3c8:	b112      	cbz	r2, 800f3d0 <_raise_r+0x1e>
 800f3ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f3ce:	b94b      	cbnz	r3, 800f3e4 <_raise_r+0x32>
 800f3d0:	4628      	mov	r0, r5
 800f3d2:	f000 f831 	bl	800f438 <_getpid_r>
 800f3d6:	4622      	mov	r2, r4
 800f3d8:	4601      	mov	r1, r0
 800f3da:	4628      	mov	r0, r5
 800f3dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3e0:	f000 b818 	b.w	800f414 <_kill_r>
 800f3e4:	2b01      	cmp	r3, #1
 800f3e6:	d00a      	beq.n	800f3fe <_raise_r+0x4c>
 800f3e8:	1c59      	adds	r1, r3, #1
 800f3ea:	d103      	bne.n	800f3f4 <_raise_r+0x42>
 800f3ec:	2316      	movs	r3, #22
 800f3ee:	6003      	str	r3, [r0, #0]
 800f3f0:	2001      	movs	r0, #1
 800f3f2:	e7e7      	b.n	800f3c4 <_raise_r+0x12>
 800f3f4:	2100      	movs	r1, #0
 800f3f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f3fa:	4620      	mov	r0, r4
 800f3fc:	4798      	blx	r3
 800f3fe:	2000      	movs	r0, #0
 800f400:	e7e0      	b.n	800f3c4 <_raise_r+0x12>
	...

0800f404 <raise>:
 800f404:	4b02      	ldr	r3, [pc, #8]	@ (800f410 <raise+0xc>)
 800f406:	4601      	mov	r1, r0
 800f408:	6818      	ldr	r0, [r3, #0]
 800f40a:	f7ff bfd2 	b.w	800f3b2 <_raise_r>
 800f40e:	bf00      	nop
 800f410:	200000b0 	.word	0x200000b0

0800f414 <_kill_r>:
 800f414:	b538      	push	{r3, r4, r5, lr}
 800f416:	4d07      	ldr	r5, [pc, #28]	@ (800f434 <_kill_r+0x20>)
 800f418:	2300      	movs	r3, #0
 800f41a:	4604      	mov	r4, r0
 800f41c:	4608      	mov	r0, r1
 800f41e:	4611      	mov	r1, r2
 800f420:	602b      	str	r3, [r5, #0]
 800f422:	f7f6 fbe1 	bl	8005be8 <_kill>
 800f426:	1c43      	adds	r3, r0, #1
 800f428:	d102      	bne.n	800f430 <_kill_r+0x1c>
 800f42a:	682b      	ldr	r3, [r5, #0]
 800f42c:	b103      	cbz	r3, 800f430 <_kill_r+0x1c>
 800f42e:	6023      	str	r3, [r4, #0]
 800f430:	bd38      	pop	{r3, r4, r5, pc}
 800f432:	bf00      	nop
 800f434:	20000b84 	.word	0x20000b84

0800f438 <_getpid_r>:
 800f438:	f7f6 bbce 	b.w	8005bd8 <_getpid>

0800f43c <atan2>:
 800f43c:	f000 baa4 	b.w	800f988 <__ieee754_atan2>

0800f440 <sqrt>:
 800f440:	b538      	push	{r3, r4, r5, lr}
 800f442:	ed2d 8b02 	vpush	{d8}
 800f446:	ec55 4b10 	vmov	r4, r5, d0
 800f44a:	f000 f9c5 	bl	800f7d8 <__ieee754_sqrt>
 800f44e:	4622      	mov	r2, r4
 800f450:	462b      	mov	r3, r5
 800f452:	4620      	mov	r0, r4
 800f454:	4629      	mov	r1, r5
 800f456:	eeb0 8a40 	vmov.f32	s16, s0
 800f45a:	eef0 8a60 	vmov.f32	s17, s1
 800f45e:	f7f1 fb65 	bl	8000b2c <__aeabi_dcmpun>
 800f462:	b990      	cbnz	r0, 800f48a <sqrt+0x4a>
 800f464:	2200      	movs	r2, #0
 800f466:	2300      	movs	r3, #0
 800f468:	4620      	mov	r0, r4
 800f46a:	4629      	mov	r1, r5
 800f46c:	f7f1 fb36 	bl	8000adc <__aeabi_dcmplt>
 800f470:	b158      	cbz	r0, 800f48a <sqrt+0x4a>
 800f472:	f7fc fcef 	bl	800be54 <__errno>
 800f476:	2321      	movs	r3, #33	@ 0x21
 800f478:	6003      	str	r3, [r0, #0]
 800f47a:	2200      	movs	r2, #0
 800f47c:	2300      	movs	r3, #0
 800f47e:	4610      	mov	r0, r2
 800f480:	4619      	mov	r1, r3
 800f482:	f7f1 f9e3 	bl	800084c <__aeabi_ddiv>
 800f486:	ec41 0b18 	vmov	d8, r0, r1
 800f48a:	eeb0 0a48 	vmov.f32	s0, s16
 800f48e:	eef0 0a68 	vmov.f32	s1, s17
 800f492:	ecbd 8b02 	vpop	{d8}
 800f496:	bd38      	pop	{r3, r4, r5, pc}

0800f498 <atan>:
 800f498:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f49c:	ec55 4b10 	vmov	r4, r5, d0
 800f4a0:	4bbf      	ldr	r3, [pc, #764]	@ (800f7a0 <atan+0x308>)
 800f4a2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800f4a6:	429e      	cmp	r6, r3
 800f4a8:	46ab      	mov	fp, r5
 800f4aa:	d918      	bls.n	800f4de <atan+0x46>
 800f4ac:	4bbd      	ldr	r3, [pc, #756]	@ (800f7a4 <atan+0x30c>)
 800f4ae:	429e      	cmp	r6, r3
 800f4b0:	d801      	bhi.n	800f4b6 <atan+0x1e>
 800f4b2:	d109      	bne.n	800f4c8 <atan+0x30>
 800f4b4:	b144      	cbz	r4, 800f4c8 <atan+0x30>
 800f4b6:	4622      	mov	r2, r4
 800f4b8:	462b      	mov	r3, r5
 800f4ba:	4620      	mov	r0, r4
 800f4bc:	4629      	mov	r1, r5
 800f4be:	f7f0 fee5 	bl	800028c <__adddf3>
 800f4c2:	4604      	mov	r4, r0
 800f4c4:	460d      	mov	r5, r1
 800f4c6:	e006      	b.n	800f4d6 <atan+0x3e>
 800f4c8:	f1bb 0f00 	cmp.w	fp, #0
 800f4cc:	f340 812b 	ble.w	800f726 <atan+0x28e>
 800f4d0:	a597      	add	r5, pc, #604	@ (adr r5, 800f730 <atan+0x298>)
 800f4d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f4d6:	ec45 4b10 	vmov	d0, r4, r5
 800f4da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4de:	4bb2      	ldr	r3, [pc, #712]	@ (800f7a8 <atan+0x310>)
 800f4e0:	429e      	cmp	r6, r3
 800f4e2:	d813      	bhi.n	800f50c <atan+0x74>
 800f4e4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800f4e8:	429e      	cmp	r6, r3
 800f4ea:	d80c      	bhi.n	800f506 <atan+0x6e>
 800f4ec:	a392      	add	r3, pc, #584	@ (adr r3, 800f738 <atan+0x2a0>)
 800f4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	4629      	mov	r1, r5
 800f4f6:	f7f0 fec9 	bl	800028c <__adddf3>
 800f4fa:	4bac      	ldr	r3, [pc, #688]	@ (800f7ac <atan+0x314>)
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	f7f1 fb0b 	bl	8000b18 <__aeabi_dcmpgt>
 800f502:	2800      	cmp	r0, #0
 800f504:	d1e7      	bne.n	800f4d6 <atan+0x3e>
 800f506:	f04f 3aff 	mov.w	sl, #4294967295
 800f50a:	e029      	b.n	800f560 <atan+0xc8>
 800f50c:	f000 f95c 	bl	800f7c8 <fabs>
 800f510:	4ba7      	ldr	r3, [pc, #668]	@ (800f7b0 <atan+0x318>)
 800f512:	429e      	cmp	r6, r3
 800f514:	ec55 4b10 	vmov	r4, r5, d0
 800f518:	f200 80bc 	bhi.w	800f694 <atan+0x1fc>
 800f51c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800f520:	429e      	cmp	r6, r3
 800f522:	f200 809e 	bhi.w	800f662 <atan+0x1ca>
 800f526:	4622      	mov	r2, r4
 800f528:	462b      	mov	r3, r5
 800f52a:	4620      	mov	r0, r4
 800f52c:	4629      	mov	r1, r5
 800f52e:	f7f0 fead 	bl	800028c <__adddf3>
 800f532:	4b9e      	ldr	r3, [pc, #632]	@ (800f7ac <atan+0x314>)
 800f534:	2200      	movs	r2, #0
 800f536:	f7f0 fea7 	bl	8000288 <__aeabi_dsub>
 800f53a:	2200      	movs	r2, #0
 800f53c:	4606      	mov	r6, r0
 800f53e:	460f      	mov	r7, r1
 800f540:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f544:	4620      	mov	r0, r4
 800f546:	4629      	mov	r1, r5
 800f548:	f7f0 fea0 	bl	800028c <__adddf3>
 800f54c:	4602      	mov	r2, r0
 800f54e:	460b      	mov	r3, r1
 800f550:	4630      	mov	r0, r6
 800f552:	4639      	mov	r1, r7
 800f554:	f7f1 f97a 	bl	800084c <__aeabi_ddiv>
 800f558:	f04f 0a00 	mov.w	sl, #0
 800f55c:	4604      	mov	r4, r0
 800f55e:	460d      	mov	r5, r1
 800f560:	4622      	mov	r2, r4
 800f562:	462b      	mov	r3, r5
 800f564:	4620      	mov	r0, r4
 800f566:	4629      	mov	r1, r5
 800f568:	f7f1 f846 	bl	80005f8 <__aeabi_dmul>
 800f56c:	4602      	mov	r2, r0
 800f56e:	460b      	mov	r3, r1
 800f570:	4680      	mov	r8, r0
 800f572:	4689      	mov	r9, r1
 800f574:	f7f1 f840 	bl	80005f8 <__aeabi_dmul>
 800f578:	a371      	add	r3, pc, #452	@ (adr r3, 800f740 <atan+0x2a8>)
 800f57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f57e:	4606      	mov	r6, r0
 800f580:	460f      	mov	r7, r1
 800f582:	f7f1 f839 	bl	80005f8 <__aeabi_dmul>
 800f586:	a370      	add	r3, pc, #448	@ (adr r3, 800f748 <atan+0x2b0>)
 800f588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58c:	f7f0 fe7e 	bl	800028c <__adddf3>
 800f590:	4632      	mov	r2, r6
 800f592:	463b      	mov	r3, r7
 800f594:	f7f1 f830 	bl	80005f8 <__aeabi_dmul>
 800f598:	a36d      	add	r3, pc, #436	@ (adr r3, 800f750 <atan+0x2b8>)
 800f59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59e:	f7f0 fe75 	bl	800028c <__adddf3>
 800f5a2:	4632      	mov	r2, r6
 800f5a4:	463b      	mov	r3, r7
 800f5a6:	f7f1 f827 	bl	80005f8 <__aeabi_dmul>
 800f5aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800f758 <atan+0x2c0>)
 800f5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5b0:	f7f0 fe6c 	bl	800028c <__adddf3>
 800f5b4:	4632      	mov	r2, r6
 800f5b6:	463b      	mov	r3, r7
 800f5b8:	f7f1 f81e 	bl	80005f8 <__aeabi_dmul>
 800f5bc:	a368      	add	r3, pc, #416	@ (adr r3, 800f760 <atan+0x2c8>)
 800f5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5c2:	f7f0 fe63 	bl	800028c <__adddf3>
 800f5c6:	4632      	mov	r2, r6
 800f5c8:	463b      	mov	r3, r7
 800f5ca:	f7f1 f815 	bl	80005f8 <__aeabi_dmul>
 800f5ce:	a366      	add	r3, pc, #408	@ (adr r3, 800f768 <atan+0x2d0>)
 800f5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d4:	f7f0 fe5a 	bl	800028c <__adddf3>
 800f5d8:	4642      	mov	r2, r8
 800f5da:	464b      	mov	r3, r9
 800f5dc:	f7f1 f80c 	bl	80005f8 <__aeabi_dmul>
 800f5e0:	a363      	add	r3, pc, #396	@ (adr r3, 800f770 <atan+0x2d8>)
 800f5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e6:	4680      	mov	r8, r0
 800f5e8:	4689      	mov	r9, r1
 800f5ea:	4630      	mov	r0, r6
 800f5ec:	4639      	mov	r1, r7
 800f5ee:	f7f1 f803 	bl	80005f8 <__aeabi_dmul>
 800f5f2:	a361      	add	r3, pc, #388	@ (adr r3, 800f778 <atan+0x2e0>)
 800f5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f8:	f7f0 fe46 	bl	8000288 <__aeabi_dsub>
 800f5fc:	4632      	mov	r2, r6
 800f5fe:	463b      	mov	r3, r7
 800f600:	f7f0 fffa 	bl	80005f8 <__aeabi_dmul>
 800f604:	a35e      	add	r3, pc, #376	@ (adr r3, 800f780 <atan+0x2e8>)
 800f606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60a:	f7f0 fe3d 	bl	8000288 <__aeabi_dsub>
 800f60e:	4632      	mov	r2, r6
 800f610:	463b      	mov	r3, r7
 800f612:	f7f0 fff1 	bl	80005f8 <__aeabi_dmul>
 800f616:	a35c      	add	r3, pc, #368	@ (adr r3, 800f788 <atan+0x2f0>)
 800f618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f61c:	f7f0 fe34 	bl	8000288 <__aeabi_dsub>
 800f620:	4632      	mov	r2, r6
 800f622:	463b      	mov	r3, r7
 800f624:	f7f0 ffe8 	bl	80005f8 <__aeabi_dmul>
 800f628:	a359      	add	r3, pc, #356	@ (adr r3, 800f790 <atan+0x2f8>)
 800f62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f62e:	f7f0 fe2b 	bl	8000288 <__aeabi_dsub>
 800f632:	4632      	mov	r2, r6
 800f634:	463b      	mov	r3, r7
 800f636:	f7f0 ffdf 	bl	80005f8 <__aeabi_dmul>
 800f63a:	4602      	mov	r2, r0
 800f63c:	460b      	mov	r3, r1
 800f63e:	4640      	mov	r0, r8
 800f640:	4649      	mov	r1, r9
 800f642:	f7f0 fe23 	bl	800028c <__adddf3>
 800f646:	4622      	mov	r2, r4
 800f648:	462b      	mov	r3, r5
 800f64a:	f7f0 ffd5 	bl	80005f8 <__aeabi_dmul>
 800f64e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f652:	4602      	mov	r2, r0
 800f654:	460b      	mov	r3, r1
 800f656:	d148      	bne.n	800f6ea <atan+0x252>
 800f658:	4620      	mov	r0, r4
 800f65a:	4629      	mov	r1, r5
 800f65c:	f7f0 fe14 	bl	8000288 <__aeabi_dsub>
 800f660:	e72f      	b.n	800f4c2 <atan+0x2a>
 800f662:	4b52      	ldr	r3, [pc, #328]	@ (800f7ac <atan+0x314>)
 800f664:	2200      	movs	r2, #0
 800f666:	4620      	mov	r0, r4
 800f668:	4629      	mov	r1, r5
 800f66a:	f7f0 fe0d 	bl	8000288 <__aeabi_dsub>
 800f66e:	4b4f      	ldr	r3, [pc, #316]	@ (800f7ac <atan+0x314>)
 800f670:	4606      	mov	r6, r0
 800f672:	460f      	mov	r7, r1
 800f674:	2200      	movs	r2, #0
 800f676:	4620      	mov	r0, r4
 800f678:	4629      	mov	r1, r5
 800f67a:	f7f0 fe07 	bl	800028c <__adddf3>
 800f67e:	4602      	mov	r2, r0
 800f680:	460b      	mov	r3, r1
 800f682:	4630      	mov	r0, r6
 800f684:	4639      	mov	r1, r7
 800f686:	f7f1 f8e1 	bl	800084c <__aeabi_ddiv>
 800f68a:	f04f 0a01 	mov.w	sl, #1
 800f68e:	4604      	mov	r4, r0
 800f690:	460d      	mov	r5, r1
 800f692:	e765      	b.n	800f560 <atan+0xc8>
 800f694:	4b47      	ldr	r3, [pc, #284]	@ (800f7b4 <atan+0x31c>)
 800f696:	429e      	cmp	r6, r3
 800f698:	d21c      	bcs.n	800f6d4 <atan+0x23c>
 800f69a:	4b47      	ldr	r3, [pc, #284]	@ (800f7b8 <atan+0x320>)
 800f69c:	2200      	movs	r2, #0
 800f69e:	4620      	mov	r0, r4
 800f6a0:	4629      	mov	r1, r5
 800f6a2:	f7f0 fdf1 	bl	8000288 <__aeabi_dsub>
 800f6a6:	4b44      	ldr	r3, [pc, #272]	@ (800f7b8 <atan+0x320>)
 800f6a8:	4606      	mov	r6, r0
 800f6aa:	460f      	mov	r7, r1
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	4620      	mov	r0, r4
 800f6b0:	4629      	mov	r1, r5
 800f6b2:	f7f0 ffa1 	bl	80005f8 <__aeabi_dmul>
 800f6b6:	4b3d      	ldr	r3, [pc, #244]	@ (800f7ac <atan+0x314>)
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	f7f0 fde7 	bl	800028c <__adddf3>
 800f6be:	4602      	mov	r2, r0
 800f6c0:	460b      	mov	r3, r1
 800f6c2:	4630      	mov	r0, r6
 800f6c4:	4639      	mov	r1, r7
 800f6c6:	f7f1 f8c1 	bl	800084c <__aeabi_ddiv>
 800f6ca:	f04f 0a02 	mov.w	sl, #2
 800f6ce:	4604      	mov	r4, r0
 800f6d0:	460d      	mov	r5, r1
 800f6d2:	e745      	b.n	800f560 <atan+0xc8>
 800f6d4:	4622      	mov	r2, r4
 800f6d6:	462b      	mov	r3, r5
 800f6d8:	4938      	ldr	r1, [pc, #224]	@ (800f7bc <atan+0x324>)
 800f6da:	2000      	movs	r0, #0
 800f6dc:	f7f1 f8b6 	bl	800084c <__aeabi_ddiv>
 800f6e0:	f04f 0a03 	mov.w	sl, #3
 800f6e4:	4604      	mov	r4, r0
 800f6e6:	460d      	mov	r5, r1
 800f6e8:	e73a      	b.n	800f560 <atan+0xc8>
 800f6ea:	4b35      	ldr	r3, [pc, #212]	@ (800f7c0 <atan+0x328>)
 800f6ec:	4e35      	ldr	r6, [pc, #212]	@ (800f7c4 <atan+0x32c>)
 800f6ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6f6:	f7f0 fdc7 	bl	8000288 <__aeabi_dsub>
 800f6fa:	4622      	mov	r2, r4
 800f6fc:	462b      	mov	r3, r5
 800f6fe:	f7f0 fdc3 	bl	8000288 <__aeabi_dsub>
 800f702:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f706:	4602      	mov	r2, r0
 800f708:	460b      	mov	r3, r1
 800f70a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f70e:	f7f0 fdbb 	bl	8000288 <__aeabi_dsub>
 800f712:	f1bb 0f00 	cmp.w	fp, #0
 800f716:	4604      	mov	r4, r0
 800f718:	460d      	mov	r5, r1
 800f71a:	f6bf aedc 	bge.w	800f4d6 <atan+0x3e>
 800f71e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f722:	461d      	mov	r5, r3
 800f724:	e6d7      	b.n	800f4d6 <atan+0x3e>
 800f726:	a51c      	add	r5, pc, #112	@ (adr r5, 800f798 <atan+0x300>)
 800f728:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f72c:	e6d3      	b.n	800f4d6 <atan+0x3e>
 800f72e:	bf00      	nop
 800f730:	54442d18 	.word	0x54442d18
 800f734:	3ff921fb 	.word	0x3ff921fb
 800f738:	8800759c 	.word	0x8800759c
 800f73c:	7e37e43c 	.word	0x7e37e43c
 800f740:	e322da11 	.word	0xe322da11
 800f744:	3f90ad3a 	.word	0x3f90ad3a
 800f748:	24760deb 	.word	0x24760deb
 800f74c:	3fa97b4b 	.word	0x3fa97b4b
 800f750:	a0d03d51 	.word	0xa0d03d51
 800f754:	3fb10d66 	.word	0x3fb10d66
 800f758:	c54c206e 	.word	0xc54c206e
 800f75c:	3fb745cd 	.word	0x3fb745cd
 800f760:	920083ff 	.word	0x920083ff
 800f764:	3fc24924 	.word	0x3fc24924
 800f768:	5555550d 	.word	0x5555550d
 800f76c:	3fd55555 	.word	0x3fd55555
 800f770:	2c6a6c2f 	.word	0x2c6a6c2f
 800f774:	bfa2b444 	.word	0xbfa2b444
 800f778:	52defd9a 	.word	0x52defd9a
 800f77c:	3fadde2d 	.word	0x3fadde2d
 800f780:	af749a6d 	.word	0xaf749a6d
 800f784:	3fb3b0f2 	.word	0x3fb3b0f2
 800f788:	fe231671 	.word	0xfe231671
 800f78c:	3fbc71c6 	.word	0x3fbc71c6
 800f790:	9998ebc4 	.word	0x9998ebc4
 800f794:	3fc99999 	.word	0x3fc99999
 800f798:	54442d18 	.word	0x54442d18
 800f79c:	bff921fb 	.word	0xbff921fb
 800f7a0:	440fffff 	.word	0x440fffff
 800f7a4:	7ff00000 	.word	0x7ff00000
 800f7a8:	3fdbffff 	.word	0x3fdbffff
 800f7ac:	3ff00000 	.word	0x3ff00000
 800f7b0:	3ff2ffff 	.word	0x3ff2ffff
 800f7b4:	40038000 	.word	0x40038000
 800f7b8:	3ff80000 	.word	0x3ff80000
 800f7bc:	bff00000 	.word	0xbff00000
 800f7c0:	08011560 	.word	0x08011560
 800f7c4:	08011580 	.word	0x08011580

0800f7c8 <fabs>:
 800f7c8:	ec51 0b10 	vmov	r0, r1, d0
 800f7cc:	4602      	mov	r2, r0
 800f7ce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f7d2:	ec43 2b10 	vmov	d0, r2, r3
 800f7d6:	4770      	bx	lr

0800f7d8 <__ieee754_sqrt>:
 800f7d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7dc:	4a66      	ldr	r2, [pc, #408]	@ (800f978 <__ieee754_sqrt+0x1a0>)
 800f7de:	ec55 4b10 	vmov	r4, r5, d0
 800f7e2:	43aa      	bics	r2, r5
 800f7e4:	462b      	mov	r3, r5
 800f7e6:	4621      	mov	r1, r4
 800f7e8:	d110      	bne.n	800f80c <__ieee754_sqrt+0x34>
 800f7ea:	4622      	mov	r2, r4
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	4629      	mov	r1, r5
 800f7f0:	f7f0 ff02 	bl	80005f8 <__aeabi_dmul>
 800f7f4:	4602      	mov	r2, r0
 800f7f6:	460b      	mov	r3, r1
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	4629      	mov	r1, r5
 800f7fc:	f7f0 fd46 	bl	800028c <__adddf3>
 800f800:	4604      	mov	r4, r0
 800f802:	460d      	mov	r5, r1
 800f804:	ec45 4b10 	vmov	d0, r4, r5
 800f808:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f80c:	2d00      	cmp	r5, #0
 800f80e:	dc0e      	bgt.n	800f82e <__ieee754_sqrt+0x56>
 800f810:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f814:	4322      	orrs	r2, r4
 800f816:	d0f5      	beq.n	800f804 <__ieee754_sqrt+0x2c>
 800f818:	b19d      	cbz	r5, 800f842 <__ieee754_sqrt+0x6a>
 800f81a:	4622      	mov	r2, r4
 800f81c:	4620      	mov	r0, r4
 800f81e:	4629      	mov	r1, r5
 800f820:	f7f0 fd32 	bl	8000288 <__aeabi_dsub>
 800f824:	4602      	mov	r2, r0
 800f826:	460b      	mov	r3, r1
 800f828:	f7f1 f810 	bl	800084c <__aeabi_ddiv>
 800f82c:	e7e8      	b.n	800f800 <__ieee754_sqrt+0x28>
 800f82e:	152a      	asrs	r2, r5, #20
 800f830:	d115      	bne.n	800f85e <__ieee754_sqrt+0x86>
 800f832:	2000      	movs	r0, #0
 800f834:	e009      	b.n	800f84a <__ieee754_sqrt+0x72>
 800f836:	0acb      	lsrs	r3, r1, #11
 800f838:	3a15      	subs	r2, #21
 800f83a:	0549      	lsls	r1, r1, #21
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d0fa      	beq.n	800f836 <__ieee754_sqrt+0x5e>
 800f840:	e7f7      	b.n	800f832 <__ieee754_sqrt+0x5a>
 800f842:	462a      	mov	r2, r5
 800f844:	e7fa      	b.n	800f83c <__ieee754_sqrt+0x64>
 800f846:	005b      	lsls	r3, r3, #1
 800f848:	3001      	adds	r0, #1
 800f84a:	02dc      	lsls	r4, r3, #11
 800f84c:	d5fb      	bpl.n	800f846 <__ieee754_sqrt+0x6e>
 800f84e:	1e44      	subs	r4, r0, #1
 800f850:	1b12      	subs	r2, r2, r4
 800f852:	f1c0 0420 	rsb	r4, r0, #32
 800f856:	fa21 f404 	lsr.w	r4, r1, r4
 800f85a:	4323      	orrs	r3, r4
 800f85c:	4081      	lsls	r1, r0
 800f85e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f862:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800f866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f86a:	07d2      	lsls	r2, r2, #31
 800f86c:	bf5c      	itt	pl
 800f86e:	005b      	lslpl	r3, r3, #1
 800f870:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f874:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f878:	bf58      	it	pl
 800f87a:	0049      	lslpl	r1, r1, #1
 800f87c:	2600      	movs	r6, #0
 800f87e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f882:	107f      	asrs	r7, r7, #1
 800f884:	0049      	lsls	r1, r1, #1
 800f886:	2016      	movs	r0, #22
 800f888:	4632      	mov	r2, r6
 800f88a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f88e:	1915      	adds	r5, r2, r4
 800f890:	429d      	cmp	r5, r3
 800f892:	bfde      	ittt	le
 800f894:	192a      	addle	r2, r5, r4
 800f896:	1b5b      	suble	r3, r3, r5
 800f898:	1936      	addle	r6, r6, r4
 800f89a:	0fcd      	lsrs	r5, r1, #31
 800f89c:	3801      	subs	r0, #1
 800f89e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800f8a2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f8a6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f8aa:	d1f0      	bne.n	800f88e <__ieee754_sqrt+0xb6>
 800f8ac:	4605      	mov	r5, r0
 800f8ae:	2420      	movs	r4, #32
 800f8b0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f8b4:	4293      	cmp	r3, r2
 800f8b6:	eb0c 0e00 	add.w	lr, ip, r0
 800f8ba:	dc02      	bgt.n	800f8c2 <__ieee754_sqrt+0xea>
 800f8bc:	d113      	bne.n	800f8e6 <__ieee754_sqrt+0x10e>
 800f8be:	458e      	cmp	lr, r1
 800f8c0:	d811      	bhi.n	800f8e6 <__ieee754_sqrt+0x10e>
 800f8c2:	f1be 0f00 	cmp.w	lr, #0
 800f8c6:	eb0e 000c 	add.w	r0, lr, ip
 800f8ca:	da3f      	bge.n	800f94c <__ieee754_sqrt+0x174>
 800f8cc:	2800      	cmp	r0, #0
 800f8ce:	db3d      	blt.n	800f94c <__ieee754_sqrt+0x174>
 800f8d0:	f102 0801 	add.w	r8, r2, #1
 800f8d4:	1a9b      	subs	r3, r3, r2
 800f8d6:	458e      	cmp	lr, r1
 800f8d8:	bf88      	it	hi
 800f8da:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f8de:	eba1 010e 	sub.w	r1, r1, lr
 800f8e2:	4465      	add	r5, ip
 800f8e4:	4642      	mov	r2, r8
 800f8e6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f8ea:	3c01      	subs	r4, #1
 800f8ec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f8f0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f8f4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f8f8:	d1dc      	bne.n	800f8b4 <__ieee754_sqrt+0xdc>
 800f8fa:	4319      	orrs	r1, r3
 800f8fc:	d01b      	beq.n	800f936 <__ieee754_sqrt+0x15e>
 800f8fe:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800f97c <__ieee754_sqrt+0x1a4>
 800f902:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800f980 <__ieee754_sqrt+0x1a8>
 800f906:	e9da 0100 	ldrd	r0, r1, [sl]
 800f90a:	e9db 2300 	ldrd	r2, r3, [fp]
 800f90e:	f7f0 fcbb 	bl	8000288 <__aeabi_dsub>
 800f912:	e9da 8900 	ldrd	r8, r9, [sl]
 800f916:	4602      	mov	r2, r0
 800f918:	460b      	mov	r3, r1
 800f91a:	4640      	mov	r0, r8
 800f91c:	4649      	mov	r1, r9
 800f91e:	f7f1 f8e7 	bl	8000af0 <__aeabi_dcmple>
 800f922:	b140      	cbz	r0, 800f936 <__ieee754_sqrt+0x15e>
 800f924:	f1b5 3fff 	cmp.w	r5, #4294967295
 800f928:	e9da 0100 	ldrd	r0, r1, [sl]
 800f92c:	e9db 2300 	ldrd	r2, r3, [fp]
 800f930:	d10e      	bne.n	800f950 <__ieee754_sqrt+0x178>
 800f932:	3601      	adds	r6, #1
 800f934:	4625      	mov	r5, r4
 800f936:	1073      	asrs	r3, r6, #1
 800f938:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800f93c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800f940:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800f944:	086b      	lsrs	r3, r5, #1
 800f946:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800f94a:	e759      	b.n	800f800 <__ieee754_sqrt+0x28>
 800f94c:	4690      	mov	r8, r2
 800f94e:	e7c1      	b.n	800f8d4 <__ieee754_sqrt+0xfc>
 800f950:	f7f0 fc9c 	bl	800028c <__adddf3>
 800f954:	e9da 8900 	ldrd	r8, r9, [sl]
 800f958:	4602      	mov	r2, r0
 800f95a:	460b      	mov	r3, r1
 800f95c:	4640      	mov	r0, r8
 800f95e:	4649      	mov	r1, r9
 800f960:	f7f1 f8bc 	bl	8000adc <__aeabi_dcmplt>
 800f964:	b120      	cbz	r0, 800f970 <__ieee754_sqrt+0x198>
 800f966:	1cab      	adds	r3, r5, #2
 800f968:	bf08      	it	eq
 800f96a:	3601      	addeq	r6, #1
 800f96c:	3502      	adds	r5, #2
 800f96e:	e7e2      	b.n	800f936 <__ieee754_sqrt+0x15e>
 800f970:	1c6b      	adds	r3, r5, #1
 800f972:	f023 0501 	bic.w	r5, r3, #1
 800f976:	e7de      	b.n	800f936 <__ieee754_sqrt+0x15e>
 800f978:	7ff00000 	.word	0x7ff00000
 800f97c:	080115a8 	.word	0x080115a8
 800f980:	080115a0 	.word	0x080115a0
 800f984:	00000000 	.word	0x00000000

0800f988 <__ieee754_atan2>:
 800f988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f98c:	ec57 6b11 	vmov	r6, r7, d1
 800f990:	4273      	negs	r3, r6
 800f992:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800fb10 <__ieee754_atan2+0x188>
 800f996:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800f99a:	4333      	orrs	r3, r6
 800f99c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f9a0:	4543      	cmp	r3, r8
 800f9a2:	ec51 0b10 	vmov	r0, r1, d0
 800f9a6:	4635      	mov	r5, r6
 800f9a8:	d809      	bhi.n	800f9be <__ieee754_atan2+0x36>
 800f9aa:	4244      	negs	r4, r0
 800f9ac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f9b0:	4304      	orrs	r4, r0
 800f9b2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f9b6:	4544      	cmp	r4, r8
 800f9b8:	468e      	mov	lr, r1
 800f9ba:	4681      	mov	r9, r0
 800f9bc:	d907      	bls.n	800f9ce <__ieee754_atan2+0x46>
 800f9be:	4632      	mov	r2, r6
 800f9c0:	463b      	mov	r3, r7
 800f9c2:	f7f0 fc63 	bl	800028c <__adddf3>
 800f9c6:	ec41 0b10 	vmov	d0, r0, r1
 800f9ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9ce:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800f9d2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800f9d6:	4334      	orrs	r4, r6
 800f9d8:	d103      	bne.n	800f9e2 <__ieee754_atan2+0x5a>
 800f9da:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9de:	f7ff bd5b 	b.w	800f498 <atan>
 800f9e2:	17bc      	asrs	r4, r7, #30
 800f9e4:	f004 0402 	and.w	r4, r4, #2
 800f9e8:	ea53 0909 	orrs.w	r9, r3, r9
 800f9ec:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f9f0:	d107      	bne.n	800fa02 <__ieee754_atan2+0x7a>
 800f9f2:	2c02      	cmp	r4, #2
 800f9f4:	d05f      	beq.n	800fab6 <__ieee754_atan2+0x12e>
 800f9f6:	2c03      	cmp	r4, #3
 800f9f8:	d1e5      	bne.n	800f9c6 <__ieee754_atan2+0x3e>
 800f9fa:	a143      	add	r1, pc, #268	@ (adr r1, 800fb08 <__ieee754_atan2+0x180>)
 800f9fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa00:	e7e1      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fa02:	4315      	orrs	r5, r2
 800fa04:	d106      	bne.n	800fa14 <__ieee754_atan2+0x8c>
 800fa06:	f1be 0f00 	cmp.w	lr, #0
 800fa0a:	db5f      	blt.n	800facc <__ieee754_atan2+0x144>
 800fa0c:	a136      	add	r1, pc, #216	@ (adr r1, 800fae8 <__ieee754_atan2+0x160>)
 800fa0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa12:	e7d8      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fa14:	4542      	cmp	r2, r8
 800fa16:	d10f      	bne.n	800fa38 <__ieee754_atan2+0xb0>
 800fa18:	4293      	cmp	r3, r2
 800fa1a:	f104 34ff 	add.w	r4, r4, #4294967295
 800fa1e:	d107      	bne.n	800fa30 <__ieee754_atan2+0xa8>
 800fa20:	2c02      	cmp	r4, #2
 800fa22:	d84c      	bhi.n	800fabe <__ieee754_atan2+0x136>
 800fa24:	4b36      	ldr	r3, [pc, #216]	@ (800fb00 <__ieee754_atan2+0x178>)
 800fa26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fa2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fa2e:	e7ca      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fa30:	2c02      	cmp	r4, #2
 800fa32:	d848      	bhi.n	800fac6 <__ieee754_atan2+0x13e>
 800fa34:	4b33      	ldr	r3, [pc, #204]	@ (800fb04 <__ieee754_atan2+0x17c>)
 800fa36:	e7f6      	b.n	800fa26 <__ieee754_atan2+0x9e>
 800fa38:	4543      	cmp	r3, r8
 800fa3a:	d0e4      	beq.n	800fa06 <__ieee754_atan2+0x7e>
 800fa3c:	1a9b      	subs	r3, r3, r2
 800fa3e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800fa42:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fa46:	da1e      	bge.n	800fa86 <__ieee754_atan2+0xfe>
 800fa48:	2f00      	cmp	r7, #0
 800fa4a:	da01      	bge.n	800fa50 <__ieee754_atan2+0xc8>
 800fa4c:	323c      	adds	r2, #60	@ 0x3c
 800fa4e:	db1e      	blt.n	800fa8e <__ieee754_atan2+0x106>
 800fa50:	4632      	mov	r2, r6
 800fa52:	463b      	mov	r3, r7
 800fa54:	f7f0 fefa 	bl	800084c <__aeabi_ddiv>
 800fa58:	ec41 0b10 	vmov	d0, r0, r1
 800fa5c:	f7ff feb4 	bl	800f7c8 <fabs>
 800fa60:	f7ff fd1a 	bl	800f498 <atan>
 800fa64:	ec51 0b10 	vmov	r0, r1, d0
 800fa68:	2c01      	cmp	r4, #1
 800fa6a:	d013      	beq.n	800fa94 <__ieee754_atan2+0x10c>
 800fa6c:	2c02      	cmp	r4, #2
 800fa6e:	d015      	beq.n	800fa9c <__ieee754_atan2+0x114>
 800fa70:	2c00      	cmp	r4, #0
 800fa72:	d0a8      	beq.n	800f9c6 <__ieee754_atan2+0x3e>
 800fa74:	a318      	add	r3, pc, #96	@ (adr r3, 800fad8 <__ieee754_atan2+0x150>)
 800fa76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa7a:	f7f0 fc05 	bl	8000288 <__aeabi_dsub>
 800fa7e:	a318      	add	r3, pc, #96	@ (adr r3, 800fae0 <__ieee754_atan2+0x158>)
 800fa80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa84:	e014      	b.n	800fab0 <__ieee754_atan2+0x128>
 800fa86:	a118      	add	r1, pc, #96	@ (adr r1, 800fae8 <__ieee754_atan2+0x160>)
 800fa88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa8c:	e7ec      	b.n	800fa68 <__ieee754_atan2+0xe0>
 800fa8e:	2000      	movs	r0, #0
 800fa90:	2100      	movs	r1, #0
 800fa92:	e7e9      	b.n	800fa68 <__ieee754_atan2+0xe0>
 800fa94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fa98:	4619      	mov	r1, r3
 800fa9a:	e794      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fa9c:	a30e      	add	r3, pc, #56	@ (adr r3, 800fad8 <__ieee754_atan2+0x150>)
 800fa9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa2:	f7f0 fbf1 	bl	8000288 <__aeabi_dsub>
 800faa6:	4602      	mov	r2, r0
 800faa8:	460b      	mov	r3, r1
 800faaa:	a10d      	add	r1, pc, #52	@ (adr r1, 800fae0 <__ieee754_atan2+0x158>)
 800faac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fab0:	f7f0 fbea 	bl	8000288 <__aeabi_dsub>
 800fab4:	e787      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fab6:	a10a      	add	r1, pc, #40	@ (adr r1, 800fae0 <__ieee754_atan2+0x158>)
 800fab8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fabc:	e783      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fabe:	a10c      	add	r1, pc, #48	@ (adr r1, 800faf0 <__ieee754_atan2+0x168>)
 800fac0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fac4:	e77f      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fac6:	2000      	movs	r0, #0
 800fac8:	2100      	movs	r1, #0
 800faca:	e77c      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800facc:	a10a      	add	r1, pc, #40	@ (adr r1, 800faf8 <__ieee754_atan2+0x170>)
 800face:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fad2:	e778      	b.n	800f9c6 <__ieee754_atan2+0x3e>
 800fad4:	f3af 8000 	nop.w
 800fad8:	33145c07 	.word	0x33145c07
 800fadc:	3ca1a626 	.word	0x3ca1a626
 800fae0:	54442d18 	.word	0x54442d18
 800fae4:	400921fb 	.word	0x400921fb
 800fae8:	54442d18 	.word	0x54442d18
 800faec:	3ff921fb 	.word	0x3ff921fb
 800faf0:	54442d18 	.word	0x54442d18
 800faf4:	3fe921fb 	.word	0x3fe921fb
 800faf8:	54442d18 	.word	0x54442d18
 800fafc:	bff921fb 	.word	0xbff921fb
 800fb00:	080115c8 	.word	0x080115c8
 800fb04:	080115b0 	.word	0x080115b0
 800fb08:	54442d18 	.word	0x54442d18
 800fb0c:	c00921fb 	.word	0xc00921fb
 800fb10:	7ff00000 	.word	0x7ff00000

0800fb14 <_init>:
 800fb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb16:	bf00      	nop
 800fb18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb1a:	bc08      	pop	{r3}
 800fb1c:	469e      	mov	lr, r3
 800fb1e:	4770      	bx	lr

0800fb20 <_fini>:
 800fb20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb22:	bf00      	nop
 800fb24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb26:	bc08      	pop	{r3}
 800fb28:	469e      	mov	lr, r3
 800fb2a:	4770      	bx	lr
