{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 9776, "design__instance__area": 27406.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 37, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003527675289660692, "power__switching__total": 0.003670355072245002, "power__leakage__total": 2.7081306086529366e-08, "power__total": 0.007198057137429714, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.42514146184624096, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4310849854655149, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3191471621754998, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.950884176090703, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 37, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 37, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5620069013685609, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5696019372948239, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8954713890522459, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.769744179072761, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 37, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.367612811707613, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3724514968526842, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11056089690035714, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.536585568943241, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 45, "design__max_fanout_violation__count": 37, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.36460782647302453, "clock__skew__worst_setup": 0.3686204501532607, "timing__hold__ws": 0.10798040545123962, "timing__setup__ws": 7.621743452098705, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 9776, "design__instance__area__stdcell": 27406.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.369376, "design__instance__utilization__stdcell": 0.369376, "design__instance__count__stdcell__type:physical__class:welltap": 1071, "design__instance__count__stdcell__type:physical__class:antennacell": 29, "design__instance__count__stdcell__type:physical__class:spacer": 5558, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 280, "design__instance__count__stdcell__type:logical__class:buffer": 1432, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 1406, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 6658, "design__instance__count__stdcell__type:logical": 3118, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 95725.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 128, "antenna__violating__nets": 6, "antenna__violating__pins": 6, "route__antenna_violation__count": 6, "antenna_diodes_count": 29, "route__net": 3147, "route__net__special": 2, "route__drc_errors__iter:1": 1839, "route__wirelength__iter:1": 106204, "route__drc_errors__iter:2": 1410, "route__wirelength__iter:2": 105442, "route__drc_errors__iter:3": 1257, "route__wirelength__iter:3": 105029, "route__drc_errors__iter:4": 282, "route__wirelength__iter:4": 105084, "route__drc_errors__iter:5": 64, "route__wirelength__iter:5": 105098, "route__drc_errors__iter:6": 25, "route__wirelength__iter:6": 105108, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 105113, "route__drc_errors": 0, "route__wirelength": 105113, "route__vias": 22938, "route__vias__singlecut": 22938, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 332.22, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 37, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4210289180909626, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4260427409231216, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31519043822613446, "timing__setup__ws__corner:min_tt_025C_1v80": 12.029285463771812, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 37, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.554880157527329, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5618956570183472, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8909366829799141, "timing__setup__ws__corner:min_ss_100C_1v60": 7.919966240337312, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 37, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.36460782647302453, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3686204501532607, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10798040545123962, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.598107913459001, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 37, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.42927426717229183, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.43713320311897186, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3227880276654263, "timing__setup__ws__corner:max_tt_025C_1v80": 11.876110209178236, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 45, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 37, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5700012845280759, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5796430166581198, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9016584400988586, "timing__setup__ws__corner:max_ss_100C_1v60": 7.621743452098705, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 37, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.37091747390059887, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3775190822363312, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1130515713042423, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.439523652136474, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 32, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79941, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79981, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000589074, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000612408, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000188899, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000612408, "design_powergrid__voltage__worst": 0.000612408, "design_powergrid__voltage__worst__net:VPWR": 1.79941, "design_powergrid__drop__worst": 0.000612408, "design_powergrid__drop__worst__net:VPWR": 0.000589074, "design_powergrid__voltage__worst__net:VGND": 0.000612408, "design_powergrid__drop__worst__net:VGND": 0.000612408, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00019, "ir__drop__worst": 0.000589, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}