
*** Running vivado
    with args -log vco_only_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vco_only_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vco_only_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_ad9767_0_0/vco_only_wrapper_ad9767_0_0.dcp' for cell 'ad9767_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_adc1_offset_0/vco_only_wrapper_adc1_offset_0.dcp' for cell 'adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dac1_offset_0/vco_only_wrapper_dac1_offset_0.dcp' for cell 'dac1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_0/vco_only_wrapper_dds_ampl_0.dcp' for cell 'dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_f0_0/vco_only_wrapper_dds_f0_0.dcp' for cell 'dds_f0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_nco_0/vco_only_wrapper_dds_nco_0.dcp' for cell 'dds_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_offset_0/vco_only_wrapper_dds_offset_0.dcp' for cell 'dds_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_1/vco_only_wrapper_dds_ampl_1.dcp' for cell 'dds_range'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dupplReal_1_to_2_0_0/vco_only_wrapper_dupplReal_1_to_2_0_0.dcp' for cell 'dupplReal_1_to_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_expanderReal_0_0/vco_only_wrapper_expanderReal_0_0.dcp' for cell 'expanderReal_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_ltc2145_0_0/vco_only_wrapper_ltc2145_0_0.dcp' for cell 'ltc2145_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/vco_only_wrapper_proc_sys_reset_0_0.dcp' for cell 'proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_processing_system7_0_0/vco_only_wrapper_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/vco_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp' for cell 'redpitaya_adc_dac_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_twoInMult_0_0/vco_only_wrapper_twoInMult_0_0.dcp' for cell 'twoInMult_dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_twoInMult_0_1/vco_only_wrapper_twoInMult_0_1.dcp' for cell 'twoInMult_dds_range'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_xlconstant_0_0/vco_only_wrapper_xlconstant_0_0.dcp' for cell 'xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_xlslice_0_0/vco_only_wrapper_xlslice_0_0.dcp' for cell 'xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_xbar_0/vco_only_wrapper_xbar_0.dcp' for cell 'axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_0/vco_only_wrapper_auto_pc_0.dcp' for cell 'axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_1/vco_only_wrapper_auto_pc_1.dcp' for cell 'axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_2/vco_only_wrapper_auto_pc_2.dcp' for cell 'axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_3/vco_only_wrapper_auto_pc_3.dcp' for cell 'axi_interconnect_0/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_4/vco_only_wrapper_auto_pc_4.dcp' for cell 'axi_interconnect_0/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_5/vco_only_wrapper_auto_pc_5.dcp' for cell 'axi_interconnect_0/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_6/vco_only_wrapper_auto_pc_6.dcp' for cell 'axi_interconnect_0/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_7/vco_only_wrapper_auto_pc_7.dcp' for cell 'axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_adc1_offset_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_adc1_offset_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dac1_offset_0/add_const_ooc.xdc] for cell 'dac1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dac1_offset_0/add_const_ooc.xdc] for cell 'dac1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_f0_0/add_const_ooc.xdc] for cell 'dds_f0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_f0_0/add_const_ooc.xdc] for cell 'dds_f0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_nco_0/nco_counter_ooc.xdc] for cell 'dds_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_nco_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_nco_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_nco_0/nco_counter_ooc.xdc] for cell 'dds_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_offset_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_offset_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/vco_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/vco_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/vco_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/vco_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_processing_system7_0_0/vco_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_processing_system7_0_0/vco_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1797.445 ; gain = 438.508 ; free physical = 1597 ; free virtual = 12796
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_1/add_const_ooc.xdc] for cell 'dds_range/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_1/add_const_ooc.xdc] for cell 'dds_range/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_adc1_offset_0/vco_only_wrapper_adc1_offset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_xbar_0/vco_only_wrapper_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dac1_offset_0/vco_only_wrapper_dac1_offset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_0/vco_only_wrapper_dds_ampl_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_f0_0/vco_only_wrapper_dds_f0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_nco_0/vco_only_wrapper_dds_nco_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_offset_0/vco_only_wrapper_dds_offset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_proc_sys_reset_0_0/vco_only_wrapper_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_processing_system7_0_0/vco_only_wrapper_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/vco_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_dds_ampl_1/vco_only_wrapper_dds_ampl_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_0/vco_only_wrapper_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_1/vco_only_wrapper_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_2/vco_only_wrapper_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_3/vco_only_wrapper_auto_pc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_4/vco_only_wrapper_auto_pc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_5/vco_only_wrapper_auto_pc_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_6/vco_only_wrapper_auto_pc_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_auto_pc_7/vco_only_wrapper_auto_pc_7.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1797.445 ; gain = 787.762 ; free physical = 1627 ; free virtual = 12796
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1829.461 ; gain = 32.016 ; free physical = 1623 ; free virtual = 12792
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 161e0a2f6

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23a90ef4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.461 ; gain = 0.000 ; free physical = 1622 ; free virtual = 12791

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1269 cells.
Phase 2 Constant propagation | Checksum: 109d6f6cb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1834.461 ; gain = 0.000 ; free physical = 1621 ; free virtual = 12791

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2659 unconnected nets.
INFO: [Opt 31-11] Eliminated 2435 unconnected cells.
Phase 3 Sweep | Checksum: 15700ebd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.461 ; gain = 0.000 ; free physical = 1621 ; free virtual = 12791

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 20b976af6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.461 ; gain = 0.000 ; free physical = 1621 ; free virtual = 12791

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1834.461 ; gain = 0.000 ; free physical = 1621 ; free virtual = 12791
Ending Logic Optimization Task | Checksum: 20b976af6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1834.461 ; gain = 0.000 ; free physical = 1621 ; free virtual = 12791

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e63e5aff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1549 ; free virtual = 12718
Ending Power Optimization Task | Checksum: 1e63e5aff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.508 ; gain = 183.047 ; free physical = 1549 ; free virtual = 12718
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.508 ; gain = 220.062 ; free physical = 1549 ; free virtual = 12718
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1547 ; free virtual = 12719
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/vco_only_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/vco_only_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1545 ; free virtual = 12717
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1545 ; free virtual = 12717

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7858365a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1545 ; free virtual = 12717

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 10aee3cfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1557 ; free virtual = 12729

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 10aee3cfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1557 ; free virtual = 12729
Phase 1 Placer Initialization | Checksum: 10aee3cfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1557 ; free virtual = 12729

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2778f5dc1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12728

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2778f5dc1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12727

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26777b395

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12728

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dddc4cb5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12728

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dddc4cb5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12728

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d6a7a9aa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12728

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 21785799a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1556 ; free virtual = 12728

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c650ae60

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12727

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e06c7c60

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12727

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e06c7c60

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12727

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1dae69546

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12727
Phase 3 Detail Placement | Checksum: 1dae69546

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1555 ; free virtual = 12727

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.426. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a11c9134

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724
Phase 4.1 Post Commit Optimization | Checksum: 1a11c9134

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a11c9134

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a11c9134

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12e73911c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e73911c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724
Ending Placer Task | Checksum: b6c3347e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12724
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1551 ; free virtual = 12723
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1538 ; free virtual = 12723
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/vco_only_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1544 ; free virtual = 12720
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1544 ; free virtual = 12720
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1543 ; free virtual = 12720
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 47e93975 ConstDB: 0 ShapeSum: 6ed9fb09 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f71ccc46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1498 ; free virtual = 12674

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f71ccc46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1497 ; free virtual = 12673

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f71ccc46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1483 ; free virtual = 12659

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f71ccc46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1483 ; free virtual = 12659
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1de6cde6f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1468 ; free virtual = 12644
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.400 | TNS=-4.199 | WHS=-0.849 | THS=-167.667|

Phase 2 Router Initialization | Checksum: 224d08990

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1466 ; free virtual = 12642

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24a8f9a51

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1133
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ae1016d7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.460 | TNS=-9.791 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1ab7f7a4c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1845e521b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641
Phase 4.1.2 GlobIterForTiming | Checksum: 1a1fd8801

Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641
Phase 4.1 Global Iteration 0 | Checksum: 1a1fd8801

Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 118bb15e6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.908 | TNS=-8.178 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 193c6b0d0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641
Phase 4 Rip-up And Reroute | Checksum: 193c6b0d0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1eb1792fb

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1465 ; free virtual = 12641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-5.976 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f5aa5776

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f5aa5776

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639
Phase 5 Delay and Skew Optimization | Checksum: f5aa5776

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d38de964

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-5.736 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1199e6ddd

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639
Phase 6 Post Hold Fix | Checksum: 1199e6ddd

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.24803 %
  Global Horizontal Routing Utilization  = 5.70381 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 5fe1a51b

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5fe1a51b

Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d1293cf1

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.345 | TNS=-5.736 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: d1293cf1

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1463 ; free virtual = 12639
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.508 ; gain = 0.000 ; free physical = 1447 ; free virtual = 12639
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/vco_only_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/vco_only_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/vco_only_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file vco_only_wrapper_power_routed.rpt -pb vco_only_wrapper_power_summary_routed.pb -rpx vco_only_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile vco_only_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_dds_ampl/U0/data_s_reg output twoInMult_dds_ampl/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_dds_range/U0/data_s_reg output twoInMult_dds_range/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vco_only_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr  6 16:35:14 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.492 ; gain = 289.902 ; free physical = 1063 ; free virtual = 12253
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file vco_only_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 16:35:14 2017...

*** Running vivado
    with args -log vco_only_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vco_only_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vco_only_wrapper.tcl -notrace
Command: open_checkpoint vco_only_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 996.664 ; gain = 0.000 ; free physical = 493 ; free virtual = 12729
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/.Xil/Vivado-3992-ux305/dcp/vco_only_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ip/vco_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1749.891 ; gain = 433.508 ; free physical = 171 ; free virtual = 11877
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/.Xil/Vivado-3992-ux305/dcp/vco_only_wrapper_early.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/.Xil/Vivado-3992-ux305/dcp/vco_only_wrapper.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/.Xil/Vivado-3992-ux305/dcp/vco_only_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.891 ; gain = 12.000 ; free physical = 255 ; free virtual = 11924
Restored from archive | CPU: 2.090000 secs | Memory: 9.417603 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1761.891 ; gain = 12.000 ; free physical = 255 ; free virtual = 11924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
open_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:01:33 . Memory (MB): peak = 1761.891 ; gain = 765.227 ; free physical = 756 ; free virtual = 12409
Command: write_bitstream -force -no_partial_bitfile vco_only_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_dds_ampl/U0/data_s_reg output twoInMult_dds_ampl/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_dds_range/U0/data_s_reg output twoInMult_dds_range/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vco_only_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 12 10:49:17 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:01:29 . Memory (MB): peak = 2161.949 ; gain = 400.059 ; free physical = 550 ; free virtual = 12221
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file vco_only_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 10:49:17 2017...
