{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692872223219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692872223223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 18:17:03 2023 " "Processing started: Thu Aug 24 18:17:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692872223223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872223223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration " "Command: quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872223223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692872223460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692872223460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_bit_shift " "Found entity 1: iic_bit_shift" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK iic_ctrl.v(37) " "Verilog HDL Declaration information at iic_ctrl.v(37): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692872229860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl_tb " "Found entity 1: iic_ctrl_tb" {  } { { "../testbench/iic_ctrl_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/iic_ctrl_tb.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/m24lc04b.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/m24lc04b.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC04B " "Found entity 1: M24LC04B" {  } { { "../testbench/M24LC04B.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/M24LC04B.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/cail_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/cail_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param " "Found entity 1: cail_param" {  } { { "ip/cail_param.v" "" { Text "H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/cail_param_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_tb " "Found entity 1: cail_param_tb" {  } { { "../testbench/cail_param_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/cail_param_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/cail_param_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_control " "Found entity 1: cail_param_control" {  } { { "../rtl/cail_param_control.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cail_param_control_tb " "Found entity 1: cail_param_control_tb" {  } { { "../testbench/cail_param_control_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692872229870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872229870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic_ctrl " "Elaborating entity \"iic_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692872229922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_bit_shift iic_bit_shift:iic_bit_shift " "Elaborating entity \"iic_bit_shift\" for hierarchy \"iic_bit_shift:iic_bit_shift\"" {  } { { "../rtl/iic_ctrl.v" "iic_bit_shift" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692872229924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(96) " "Verilog HDL assignment warning at iic_bit_shift.v(96): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(125) " "Verilog HDL assignment warning at iic_bit_shift.v(125): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(127) " "Verilog HDL assignment warning at iic_bit_shift.v(127): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(152) " "Verilog HDL assignment warning at iic_bit_shift.v(152): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(170) " "Verilog HDL assignment warning at iic_bit_shift.v(170): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(195) " "Verilog HDL assignment warning at iic_bit_shift.v(195): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(213) " "Verilog HDL assignment warning at iic_bit_shift.v(213): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(243) " "Verilog HDL assignment warning at iic_bit_shift.v(243): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692872229925 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 28 -1 0 } } { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692872230497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692872230497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692872230680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692872231037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872231055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692872231114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692872231114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692872231145 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692872231145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692872231145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692872231145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692872231145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692872231153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 18:17:11 2023 " "Processing ended: Thu Aug 24 18:17:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692872231153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692872231153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692872231153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692872231153 ""}
