<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Jagruthi Karamala | VLSI Engineer Portfolio</title>
  <style>
    body {
      margin: 0;
      font-family: "Segoe UI", sans-serif;
      color: white;
      background: url('chip-bg.jpg') no-repeat center center fixed;
      background-size: cover;
    }

    .overlay {
      background-color: rgba(0, 0, 0, 0.75);
      padding: 40px 20px;
      min-height: 100vh;
    }

    .container {
      max-width: 1000px;
      margin: auto;
    }

    header {
      text-align: center;
      margin-bottom: 40px;
    }

    header h1 {
      font-size: 2.8em;
      margin-bottom: 10px;
    }

    header p {
      margin: 5px;
      font-size: 1.1em;
    }

    section {
      margin-bottom: 40px;
    }

    h2 {
      font-size: 1.5em;
      border-bottom: 2px solid #fff;
      padding-bottom: 5px;
      margin-bottom: 15px;
      color: #00d8ff;
    }

    .card {
      background-color: rgba(255, 255, 255, 0.1);
      border-radius: 10px;
      padding: 20px;
      margin-bottom: 20px;
    }

    ul {
      padding-left: 20px;
    }

    a {
      color: #1bc0e9;
      text-decoration: none;
    }

    a:hover {
      text-decoration: underline;
    }

    .two-column {
      display: flex;
      flex-wrap: wrap;
      gap: 20px;
    }

    .column {
      flex: 1 1 45%;
    }

    @media screen and (max-width: 768px) {
      .column {
        flex: 1 1 100%;
      }
    }
  </style>
</head>
<body>
  <div class="overlay">
    <div class="container">

      <header>
        <h1>Jagruthi Karamala</h1>
        <p>ðŸ“ž 9390253721 | ðŸ“§ <a href="mailto:karamalajagruthi@gmail.com">karamalajagruthi@gmail.com</a></p>
        <p>ðŸ”— <a href="https://www.linkedin.com/in/jagruthi-k" target="_blank">linkedin.com/in/jagruthi-k</a></p>
      </header>

      <section>
        <h2>Objective</h2>
        <div class="card">
          Motivated and detail-oriented Electronics and Communication Engineering undergraduate with a strong foundation in RTL design, physical design, and verification. Seeking to apply my skills and passion for cutting-edge semiconductor innovations.
        </div>
      </section>

      <section class="two-column">
        <div class="column">
          <h2>Work Experience</h2>
          <div class="card">
            <strong>Maven Silicon â€“ Physical Design Intern</strong> (May 2025 â€“ July 2025)
            <ul>
              <li>Implemented SPI protocol using Qflow</li>
              <li>Worked through RTL-to-GDSII flow</li>
              <li>FPGA prototyping, timing closure</li>
              <li><b>Tools:</b> Verilog, VHDL, Xilinx, QuestaSim</li>
            </ul>
          </div>
        </div>

        <div class="column">
          <h2>Education</h2>
          <div class="card">
            <ul>
              <li><b>B.Tech:</b> VIT-AP, ECE (CGPA: 9.22)</li>
              <li><b>Intermediate:</b> Mother Theresa Jr College, 97.8%</li>
              <li><b>SSC:</b> Narayana E-Techno School, 99.8%</li>
            </ul>
          </div>
        </div>
      </section>

      <section class="two-column">
        <div class="column">
          <h2>Academic Projects</h2>
          <div class="card">
            <b>Differential Amplifier</b> (Jan 2025)<br>
            Electric VLSI, LTSpice<br>
            Performed DRC, LVS, gain calculation and CMRR.
          </div>
          <div class="card">
            <b>AHB2APB Bridge</b> (Nov 2024)<br>
            Verilog, Yosys, Qrouter, Magic<br>
            RTL + simulation + PD with open source tools.
          </div>
          <div class="card">
            <b>DDR Controller & Verification</b> (Feb 2025)<br>
            Verilog + UVM + Xilinx ISE<br>
            Verified burst ops, memory mapping, refresh cycles.
          </div>
        </div>

        <div class="column">
          <h2>Technical Skills</h2>
          <div class="card">
            <ul>
              <li><b>Languages:</b> Verilog, SystemVerilog, VHDL</li>
              <li><b>Tools:</b> Vivado, QuestaSim, Cadence Virtuoso, LTSpice</li>
              <li><b>Protocols:</b> APB, AHB, UART</li>
              <li><b>Scripting:</b> Bash, Python</li>
              <li><b>OS:</b> Linux, Windows</li>
            </ul>
          </div>

          <h2>Achievements</h2>
          <div class="card">
            <ul>
              <li>Completed 50 Days of RTL on LinkedIn</li>
              <li>Academic Topper â€“ 97.8% (Inter), 99.8% (SSC)</li>
            </ul>
          </div>
        </div>
      </section>

      <section>
        <h2>Certifications</h2>
        <div class="card">
          <ul>
            <li><a href="https://drive.google.com/file/d/1Q47sOIRgDBF6C9Az96_XT09kFuidE2xf/view" target="_blank">VLSI Physical Design - Maven Silicon</a></li>
            <li><a href="https://drive.google.com/file/d/1wrlPD52SjF3QurZIS_4IGr058sPJieUK/view" target="_blank">VLSI Design Methodologies - Maven Silicon</a></li>
            <li><a href="https://drive.google.com/file/d/10_0kgQGaTLxz1W_ZXG5wCXc_IXdk59TH/view" target="_blank">VLSI Design for Industrial Applications - L&T Edutech</a></li>
          </ul>
        </div>
      </section>

    </div>
  </div>
</body>
</html>
