# Diff Details

Date : 2023-05-19 16:54:29

Directory e:\\2023IC\\rtl_workspace\\cnn_fpga\\source

Total : 12 files,  252 codes, 21 comments, 19 blanks, all 292 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [rtl/ControlUnit/StateMachine.v](/rtl/ControlUnit/StateMachine.v) | Verilog | -1 | 0 | 0 | -1 |
| [rtl/DRMUnit/BiasMemoryUnit/BiasAGU.v](/rtl/DRMUnit/BiasMemoryUnit/BiasAGU.v) | Verilog | 0 | 0 | -1 | -1 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapAGU.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapAGU.v) | Verilog | 0 | 0 | -1 | -1 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapCtrl.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapCtrl.v) | Verilog | 14 | 3 | 3 | 20 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapDRM.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapDRM.v) | Verilog | 38 | 2 | 4 | 44 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapMemoryTop.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapMemoryTop.v) | Verilog | 69 | 7 | 3 | 79 |
| [rtl/DRMUnit/MemoryCtrl.v](/rtl/DRMUnit/MemoryCtrl.v) | Verilog | 0 | 0 | 1 | 1 |
| [rtl/DRMUnit/MemoryCtrlTop.v](/rtl/DRMUnit/MemoryCtrlTop.v) | Verilog | 0 | 0 | -1 | -1 |
| [rtl/DRMUnit/WeightMemoryUnit/WeightAGU.v](/rtl/DRMUnit/WeightMemoryUnit/WeightAGU.v) | Verilog | 0 | 0 | -1 | -1 |
| [rtl/DRMUnit/WeightMemoryUnit/WeightCtrl.v](/rtl/DRMUnit/WeightMemoryUnit/WeightCtrl.v) | Verilog | 14 | 3 | 3 | 20 |
| [rtl/DRMUnit/WeightMemoryUnit/WeightMemoryTop.v](/rtl/DRMUnit/WeightMemoryUnit/WeightMemoryTop.v) | Verilog | 53 | 5 | 0 | 58 |
| [rtl/top.v](/rtl/top.v) | Verilog | 65 | 1 | 9 | 75 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details