m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vand_gate
Z0 !s110 1596482988
!i10b 1
!s100 B6Yd>l[hM90jHQQnh@bDl1
IDMV0E_5=_[P0GDa52iO]A3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate
w1596481039
Z3 8C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v
Z4 FC:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v
L0 1
Z5 OP;L;10.4a;61
r1
!s85 0
31
Z6 !s108 1596482988.000000
Z7 !s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v|
!s101 -O0
!i113 1
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vandgate_tb
R0
!i10b 1
!s100 SIT`j;g?36]EQZU2g>hd]3
I>3K1G2017SE5N=@YcbL212
R1
R2
w1596482980
8C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate_tb.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate_tb.v
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate_tb.v|
!s101 -O0
!i113 1
R9
vexample_and_gate
!s110 1596248008
!i10b 1
!s100 c2zmRZo]BS4h1Q6Qo2J[V1
Ih7f?LeTa_S3A0B=>78]g70
R1
R2
w1596247962
R3
R4
L0 4
R5
r1
!s85 0
31
!s108 1596248008.000000
R7
R8
!s101 -O0
!i113 1
R9
