#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561f084541f0 .scope module, "switch_mcu_ex_type_r" "switch_mcu_ex_type_r" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clk"
    .port_info 1 /INPUT 1 "in_rst"
    .port_info 2 /INPUT 4 "in_cycle_cnt"
    .port_info 3 /INPUT 1 "in_en"
    .port_info 4 /INPUT 1 "in_add"
    .port_info 5 /INPUT 1 "in_sub"
    .port_info 6 /INPUT 1 "in_sll"
    .port_info 7 /INPUT 1 "in_slt"
    .port_info 8 /INPUT 1 "in_sltu"
    .port_info 9 /INPUT 5 "in_rs1"
    .port_info 10 /INPUT 5 "in_rs2"
    .port_info 11 /INPUT 5 "in_rd"
    .port_info 12 /INPUT 32 "in_rdata_1"
    .port_info 13 /OUTPUT 5 "out_raddr_1"
    .port_info 14 /OUTPUT 1 "out_ren_1"
    .port_info 15 /INPUT 32 "in_rdata_2"
    .port_info 16 /OUTPUT 5 "out_raddr_2"
    .port_info 17 /OUTPUT 1 "out_ren_2"
    .port_info 18 /OUTPUT 5 "out_waddr"
    .port_info 19 /OUTPUT 1 "out_wen"
    .port_info 20 /OUTPUT 32 "out_wdata"
    .port_info 21 /NODIR 0 "unnamed"
o0x7fc9228fe018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f08454420_0 .net "in_add", 0 0, o0x7fc9228fe018;  0 drivers
o0x7fc9228fe048 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bd370_0 .net "in_clk", 0 0, o0x7fc9228fe048;  0 drivers
o0x7fc9228fe078 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561f084bd430_0 .net "in_cycle_cnt", 3 0, o0x7fc9228fe078;  0 drivers
o0x7fc9228fe0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bd4f0_0 .net "in_en", 0 0, o0x7fc9228fe0a8;  0 drivers
o0x7fc9228fe0d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x561f084bd5b0_0 .net "in_rd", 4 0, o0x7fc9228fe0d8;  0 drivers
o0x7fc9228fe108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f084bd6e0_0 .net "in_rdata_1", 31 0, o0x7fc9228fe108;  0 drivers
o0x7fc9228fe138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f084bd7c0_0 .net "in_rdata_2", 31 0, o0x7fc9228fe138;  0 drivers
o0x7fc9228fe168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x561f084bd8a0_0 .net "in_rs1", 4 0, o0x7fc9228fe168;  0 drivers
o0x7fc9228fe198 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x561f084bd980_0 .net "in_rs2", 4 0, o0x7fc9228fe198;  0 drivers
o0x7fc9228fe1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bda60_0 .net "in_rst", 0 0, o0x7fc9228fe1c8;  0 drivers
o0x7fc9228fe1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bdb20_0 .net "in_sll", 0 0, o0x7fc9228fe1f8;  0 drivers
o0x7fc9228fe228 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bdbe0_0 .net "in_slt", 0 0, o0x7fc9228fe228;  0 drivers
o0x7fc9228fe258 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bdca0_0 .net "in_sltu", 0 0, o0x7fc9228fe258;  0 drivers
o0x7fc9228fe288 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f084bdd60_0 .net "in_sub", 0 0, o0x7fc9228fe288;  0 drivers
v0x561f084bde20_0 .var "out_raddr_1", 4 0;
v0x561f084bdf00_0 .var "out_raddr_2", 4 0;
v0x561f084bdfe0_0 .var "out_ren_1", 0 0;
v0x561f084be1b0_0 .var "out_ren_2", 0 0;
v0x561f084be270_0 .var "out_waddr", 4 0;
v0x561f084be350_0 .var "out_wdata", 31 0;
v0x561f084be430_0 .var "out_wen", 0 0;
E_0x561f0848c470/0 .event negedge, v0x561f084bda60_0;
E_0x561f0848c470/1 .event posedge, v0x561f084bd370_0;
E_0x561f0848c470 .event/or E_0x561f0848c470/0, E_0x561f0848c470/1;
    .scope S_0x561f084541f0;
T_0 ;
    %wait E_0x561f0848c470;
    %load/vec4 v0x561f084bda60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561f084bd4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561f084bd430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x561f084bd8a0_0;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %load/vec4 v0x561f084bd980_0;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x561f084bd430_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x561f084bd430_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x561f084bd430_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %load/vec4 v0x561f084bd5b0_0;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %load/vec4 v0x561f08454420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x561f084bd6e0_0;
    %load/vec4 v0x561f084bd7c0_0;
    %add;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x561f084bdd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x561f084bd6e0_0;
    %load/vec4 v0x561f084bd7c0_0;
    %sub;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x561f084bdb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0x561f084bd6e0_0;
    %ix/getv 4, v0x561f084bd7c0_0;
    %shiftl 4;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x561f084bdbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0x561f084bd6e0_0;
    %load/vec4 v0x561f084bd7c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x561f084bdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x561f084bd6e0_0;
    %load/vec4 v0x561f084bd7c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x561f084be350_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x561f084bd430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
T_0.22 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bde20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084bdfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084bdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f084be270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f084be430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f084be350_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/nand/Documents/onWorking/SW_MCU/rtl/switch_core/alu/switch_mcu_ex_type_r.v";
