vsim LIB.wrapper_tb
# vsim LIB.wrapper_tb 
# Start time: 20:15:45 on May 31,2024
# Loading sv_std.std
# Loading LIB.wrapper_tb
# Loading LIB.wrapper
# Loading LIB.top_level
# Loading LIB.dff_nbits
# Loading LIB.fsm
# Loading LIB.alu
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
add wave -position insertpoint sim:/wrapper_tb/*
run -all
# At                    0, res_o = 0000, rem_o = 0000, done_o = 0
# At                45000, res_o = 000a, rem_o = 0000, done_o = 1
# At               110000, res_o = 0000, rem_o = 0000, done_o = 0
# At               175000, res_o = 000a, rem_o = 0000, done_o = 1
# ** Note: $finish    : ./SRC/BENCH/wrapper_tb.v(45)
#    Time: 240 ns  Iteration: 0  Instance: /wrapper_tb
# 1
# Break in Module wrapper_tb at ./SRC/BENCH/wrapper_tb.v line 45
# End time: 20:16:27 on May 31,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
