

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Sun Sep  3 07:20:18 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      891|      891|  8.910 us|  8.910 us|  891|  891|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20  |Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2  |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26  |Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4  |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32                   |Attention_layer_Pipeline_l_gemm_i2_l_j2                   |      584|      584|  5.840 us|  5.840 us|  584|  584|       no|
        |grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41                   |Attention_layer_Pipeline_l_norm_i3_l_j3                   |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  208|   13894|  10583|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    278|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|  208|   13904|  10863|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   94|      13|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+-----+-------+------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+-----+-------+------+-----+
    |grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20  |Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2  |        0|    0|     27|   159|    0|
    |grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26  |Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4  |        0|    0|     27|   159|    0|
    |grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32                   |Attention_layer_Pipeline_l_gemm_i2_l_j2                   |        0|  208|  13224|  9005|    0|
    |grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41                   |Attention_layer_Pipeline_l_norm_i3_l_j3                   |        0|    0|    616|  1260|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+-----+-------+------+-----+
    |Total                                                               |                                                          |        0|  208|  13894| 10583|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outp_V_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   144|   24|     1|         3456|
    +----------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                      |        1|  0|   0|    0|   144|   24|     1|         3456|
    +----------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  37|          7|    1|          7|
    |grp_fu_48_ce     |   9|          2|    1|          2|
    |grp_fu_52_ce     |   9|          2|    1|          2|
    |grp_fu_56_ce     |   9|          2|    1|          2|
    |grp_fu_60_ce     |   9|          2|    1|          2|
    |grp_fu_64_ce     |   9|          2|    1|          2|
    |grp_fu_68_ce     |   9|          2|    1|          2|
    |grp_fu_72_ce     |   9|          2|    1|          2|
    |grp_fu_76_ce     |   9|          2|    1|          2|
    |grp_fu_80_ce     |   9|          2|    1|          2|
    |grp_fu_84_ce     |   9|          2|    1|          2|
    |grp_fu_88_ce     |   9|          2|    1|          2|
    |grp_fu_92_ce     |   9|          2|    1|          2|
    |grp_fu_96_ce     |   9|          2|    1|          2|
    |outp_V_address0  |  20|          4|    8|         32|
    |outp_V_ce0       |  20|          4|    1|          4|
    |outp_V_d0        |  14|          3|   24|         72|
    |outp_V_we0       |  14|          3|    1|          3|
    |v25_address0     |  14|          3|    8|         24|
    |v25_ce0          |  14|          3|    1|          3|
    |v25_d0           |  14|          3|   32|         96|
    |v25_we0          |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 278|         59|   90|        270|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  6|   0|    6|          0|
    |grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg                   |  1|   0|    1|          0|
    |grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg                   |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            | 10|   0|   10|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_253_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_253_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_253_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_253_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_257_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_257_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_257_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_257_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_261_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_261_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_261_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_261_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_265_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_265_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_265_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_265_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_269_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_269_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_269_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_269_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_273_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_273_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_273_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_273_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_277_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_277_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_277_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_277_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_281_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_281_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_281_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_281_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_285_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_285_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_285_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_285_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_289_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_289_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_289_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_289_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_293_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_293_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_293_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_293_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_297_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_297_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_297_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_297_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_301_p_din0   |  out|   32|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_301_p_din1   |  out|   32|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_301_p_dout0  |   in|   32|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_301_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|v23_address0        |  out|   10|   ap_memory|              v23|         array|
|v23_ce0             |  out|    1|   ap_memory|              v23|         array|
|v23_q0              |   in|   24|   ap_memory|              v23|         array|
|v23_address1        |  out|   10|   ap_memory|              v23|         array|
|v23_ce1             |  out|    1|   ap_memory|              v23|         array|
|v23_q1              |   in|   24|   ap_memory|              v23|         array|
|v23_address2        |  out|   10|   ap_memory|              v23|         array|
|v23_ce2             |  out|    1|   ap_memory|              v23|         array|
|v23_q2              |   in|   24|   ap_memory|              v23|         array|
|v23_address3        |  out|   10|   ap_memory|              v23|         array|
|v23_ce3             |  out|    1|   ap_memory|              v23|         array|
|v23_q3              |   in|   24|   ap_memory|              v23|         array|
|v23_address4        |  out|   10|   ap_memory|              v23|         array|
|v23_ce4             |  out|    1|   ap_memory|              v23|         array|
|v23_q4              |   in|   24|   ap_memory|              v23|         array|
|v23_address5        |  out|   10|   ap_memory|              v23|         array|
|v23_ce5             |  out|    1|   ap_memory|              v23|         array|
|v23_q5              |   in|   24|   ap_memory|              v23|         array|
|v23_address6        |  out|   10|   ap_memory|              v23|         array|
|v23_ce6             |  out|    1|   ap_memory|              v23|         array|
|v23_q6              |   in|   24|   ap_memory|              v23|         array|
|v23_address7        |  out|   10|   ap_memory|              v23|         array|
|v23_ce7             |  out|    1|   ap_memory|              v23|         array|
|v23_q7              |   in|   24|   ap_memory|              v23|         array|
|v23_address8        |  out|   10|   ap_memory|              v23|         array|
|v23_ce8             |  out|    1|   ap_memory|              v23|         array|
|v23_q8              |   in|   24|   ap_memory|              v23|         array|
|v23_address9        |  out|   10|   ap_memory|              v23|         array|
|v23_ce9             |  out|    1|   ap_memory|              v23|         array|
|v23_q9              |   in|   24|   ap_memory|              v23|         array|
|v23_address10       |  out|   10|   ap_memory|              v23|         array|
|v23_ce10            |  out|    1|   ap_memory|              v23|         array|
|v23_q10             |   in|   24|   ap_memory|              v23|         array|
|v23_address11       |  out|   10|   ap_memory|              v23|         array|
|v23_ce11            |  out|    1|   ap_memory|              v23|         array|
|v23_q11             |   in|   24|   ap_memory|              v23|         array|
|v23_address12       |  out|   10|   ap_memory|              v23|         array|
|v23_ce12            |  out|    1|   ap_memory|              v23|         array|
|v23_q12             |   in|   24|   ap_memory|              v23|         array|
|v23_address13       |  out|   10|   ap_memory|              v23|         array|
|v23_ce13            |  out|    1|   ap_memory|              v23|         array|
|v23_q13             |   in|   24|   ap_memory|              v23|         array|
|v23_address14       |  out|   10|   ap_memory|              v23|         array|
|v23_ce14            |  out|    1|   ap_memory|              v23|         array|
|v23_q14             |   in|   24|   ap_memory|              v23|         array|
|v23_address15       |  out|   10|   ap_memory|              v23|         array|
|v23_ce15            |  out|    1|   ap_memory|              v23|         array|
|v23_q15             |   in|   24|   ap_memory|              v23|         array|
|v24_address0        |  out|   10|   ap_memory|              v24|         array|
|v24_ce0             |  out|    1|   ap_memory|              v24|         array|
|v24_q0              |   in|   24|   ap_memory|              v24|         array|
|v24_address1        |  out|   10|   ap_memory|              v24|         array|
|v24_ce1             |  out|    1|   ap_memory|              v24|         array|
|v24_q1              |   in|   24|   ap_memory|              v24|         array|
|v24_address2        |  out|   10|   ap_memory|              v24|         array|
|v24_ce2             |  out|    1|   ap_memory|              v24|         array|
|v24_q2              |   in|   24|   ap_memory|              v24|         array|
|v24_address3        |  out|   10|   ap_memory|              v24|         array|
|v24_ce3             |  out|    1|   ap_memory|              v24|         array|
|v24_q3              |   in|   24|   ap_memory|              v24|         array|
|v24_address4        |  out|   10|   ap_memory|              v24|         array|
|v24_ce4             |  out|    1|   ap_memory|              v24|         array|
|v24_q4              |   in|   24|   ap_memory|              v24|         array|
|v24_address5        |  out|   10|   ap_memory|              v24|         array|
|v24_ce5             |  out|    1|   ap_memory|              v24|         array|
|v24_q5              |   in|   24|   ap_memory|              v24|         array|
|v24_address6        |  out|   10|   ap_memory|              v24|         array|
|v24_ce6             |  out|    1|   ap_memory|              v24|         array|
|v24_q6              |   in|   24|   ap_memory|              v24|         array|
|v24_address7        |  out|   10|   ap_memory|              v24|         array|
|v24_ce7             |  out|    1|   ap_memory|              v24|         array|
|v24_q7              |   in|   24|   ap_memory|              v24|         array|
|v24_address8        |  out|   10|   ap_memory|              v24|         array|
|v24_ce8             |  out|    1|   ap_memory|              v24|         array|
|v24_q8              |   in|   24|   ap_memory|              v24|         array|
|v24_address9        |  out|   10|   ap_memory|              v24|         array|
|v24_ce9             |  out|    1|   ap_memory|              v24|         array|
|v24_q9              |   in|   24|   ap_memory|              v24|         array|
|v24_address10       |  out|   10|   ap_memory|              v24|         array|
|v24_ce10            |  out|    1|   ap_memory|              v24|         array|
|v24_q10             |   in|   24|   ap_memory|              v24|         array|
|v24_address11       |  out|   10|   ap_memory|              v24|         array|
|v24_ce11            |  out|    1|   ap_memory|              v24|         array|
|v24_q11             |   in|   24|   ap_memory|              v24|         array|
|v24_address12       |  out|   10|   ap_memory|              v24|         array|
|v24_ce12            |  out|    1|   ap_memory|              v24|         array|
|v24_q12             |   in|   24|   ap_memory|              v24|         array|
|v24_address13       |  out|   10|   ap_memory|              v24|         array|
|v24_ce13            |  out|    1|   ap_memory|              v24|         array|
|v24_q13             |   in|   24|   ap_memory|              v24|         array|
|v24_address14       |  out|   10|   ap_memory|              v24|         array|
|v24_ce14            |  out|    1|   ap_memory|              v24|         array|
|v24_q14             |   in|   24|   ap_memory|              v24|         array|
|v24_address15       |  out|   10|   ap_memory|              v24|         array|
|v24_ce15            |  out|    1|   ap_memory|              v24|         array|
|v24_q15             |   in|   24|   ap_memory|              v24|         array|
|v25_address0        |  out|    8|   ap_memory|              v25|         array|
|v25_ce0             |  out|    1|   ap_memory|              v25|         array|
|v25_we0             |  out|    1|   ap_memory|              v25|         array|
|v25_d0              |  out|   32|   ap_memory|              v25|         array|
+--------------------+-----+-----+------------+-----------------+--------------+

