{"vcs1":{"timestamp_begin":1712716285.320156818, "rt":0.92, "ut":0.52, "st":0.31}}
{"vcselab":{"timestamp_begin":1712716286.421278742, "rt":0.90, "ut":0.58, "st":0.27}}
{"link":{"timestamp_begin":1712716287.473036925, "rt":0.46, "ut":0.18, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712716284.441199156}
{"VCS_COMP_START_TIME": 1712716284.441199156}
{"VCS_COMP_END_TIME": 1712716288.111809842}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338520}}
{"stitch_vcselab": {"peak_mem": 238992}}
