<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\berke\OneDrive\Documents\fpga&nbspprojects\fpga-3dmap\src\main.v<br>
C:\Users\berke\OneDrive\Documents\fpga&nbspprojects\fpga-3dmap\src\draw_triangle.v<br>
C:\Users\berke\OneDrive\Documents\fpga&nbspprojects\fpga-3dmap\src\pattern_drawer.v<br>
C:\Users\berke\OneDrive\Documents\fpga&nbspprojects\fpga-3dmap\src\tmds_encoder.v<br>
C:\Users\berke\OneDrive\Documents\fpga&nbspprojects\fpga-3dmap\src\hdmi_pll\hdmi_pll.v<br>
C:\Users\berke\OneDrive\Documents\fpga&nbspprojects\fpga-3dmap\src\hdmi_clkdiv\hdmi_clkdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 20 12:06:54 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.132s, Peak memory usage = 389.871MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.134s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.144s, Peak memory usage = 389.871MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 389.871MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.572s, Peak memory usage = 389.871MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.197s, Peak memory usage = 389.871MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 389.871MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 389.871MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>204</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>122</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1283</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1283</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1499(216 LUT, 1283 ALU) / 8640</td>
<td>18%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>45 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>45 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>hdmi_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>hdmi_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>hdmi_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000</td>
<td>0.000</td>
<td>7.937</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>hdmi_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000</td>
<td>0.000</td>
<td>11.905</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>hdmi_pll/rpll_inst/CLKOUT</td>
<td>hdmi_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>24.376(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n31_s6/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/I1</td>
</tr>
<tr>
<td>10.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n189_s/I1</td>
</tr>
<tr>
<td>12.085</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>pattern_drawer/test1/n188_s/SUM</td>
</tr>
<tr>
<td>13.608</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test4/by_4_s3/I1</td>
</tr>
<tr>
<td>14.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>pattern_drawer/test4/by_4_s3/F</td>
</tr>
<tr>
<td>15.667</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_7_s8/I1</td>
</tr>
<tr>
<td>16.712</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_7_s8/COUT</td>
</tr>
<tr>
<td>16.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s8/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s8/SUM</td>
</tr>
<tr>
<td>18.235</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s6/I0</td>
</tr>
<tr>
<td>19.218</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s6/SUM</td>
</tr>
<tr>
<td>20.178</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s7/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s7/COUT</td>
</tr>
<tr>
<td>22.096</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/I2</td>
</tr>
<tr>
<td>22.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/I0</td>
</tr>
<tr>
<td>24.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/I1</td>
</tr>
<tr>
<td>26.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/F</td>
</tr>
<tr>
<td>27.929</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/I2</td>
</tr>
<tr>
<td>28.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/F</td>
</tr>
<tr>
<td>29.711</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/I2</td>
</tr>
<tr>
<td>30.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>32.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>33.552</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>34.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.544</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n159_s11/I1</td>
</tr>
<tr>
<td>36.643</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n159_s11/F</td>
</tr>
<tr>
<td>37.603</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n159_s4/I0</td>
</tr>
<tr>
<td>38.561</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n159_s4/COUT</td>
</tr>
<tr>
<td>38.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n158_s4/CIN</td>
</tr>
<tr>
<td>39.124</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n158_s4/SUM</td>
</tr>
<tr>
<td>40.084</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n190_s0/I0</td>
</tr>
<tr>
<td>41.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n190_s0/F</td>
</tr>
<tr>
<td>42.076</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/rd_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>encode_g/rd_4_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>encode_g/rd_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.965, 51.609%; route: 19.200, 47.263%; tC2Q: 0.458, 1.128%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n31_s6/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/I1</td>
</tr>
<tr>
<td>10.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n189_s/I1</td>
</tr>
<tr>
<td>12.085</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>pattern_drawer/test1/n188_s/SUM</td>
</tr>
<tr>
<td>13.608</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test4/by_4_s3/I1</td>
</tr>
<tr>
<td>14.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>pattern_drawer/test4/by_4_s3/F</td>
</tr>
<tr>
<td>15.667</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_7_s8/I1</td>
</tr>
<tr>
<td>16.712</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_7_s8/COUT</td>
</tr>
<tr>
<td>16.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s8/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s8/SUM</td>
</tr>
<tr>
<td>18.235</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s6/I0</td>
</tr>
<tr>
<td>19.218</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s6/SUM</td>
</tr>
<tr>
<td>20.178</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s7/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s7/COUT</td>
</tr>
<tr>
<td>22.096</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/I2</td>
</tr>
<tr>
<td>22.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/I0</td>
</tr>
<tr>
<td>24.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/I1</td>
</tr>
<tr>
<td>26.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/F</td>
</tr>
<tr>
<td>27.929</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/I2</td>
</tr>
<tr>
<td>28.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/F</td>
</tr>
<tr>
<td>29.711</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/I2</td>
</tr>
<tr>
<td>30.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>32.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>33.552</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>34.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.544</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n159_s11/I1</td>
</tr>
<tr>
<td>36.643</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n159_s11/F</td>
</tr>
<tr>
<td>37.603</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n159_s4/I0</td>
</tr>
<tr>
<td>38.586</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n159_s4/SUM</td>
</tr>
<tr>
<td>39.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n191_s0/I0</td>
</tr>
<tr>
<td>40.578</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n191_s0/F</td>
</tr>
<tr>
<td>41.538</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/rd_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>encode_g/rd_3_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>encode_g/rd_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.427, 50.959%; route: 19.200, 47.898%; tC2Q: 0.458, 1.143%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n31_s6/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/I1</td>
</tr>
<tr>
<td>10.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n189_s/I1</td>
</tr>
<tr>
<td>12.085</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>pattern_drawer/test1/n188_s/SUM</td>
</tr>
<tr>
<td>13.608</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test4/by_4_s3/I1</td>
</tr>
<tr>
<td>14.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>pattern_drawer/test4/by_4_s3/F</td>
</tr>
<tr>
<td>15.667</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_7_s8/I1</td>
</tr>
<tr>
<td>16.712</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_7_s8/COUT</td>
</tr>
<tr>
<td>16.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s8/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s8/SUM</td>
</tr>
<tr>
<td>18.235</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s6/I0</td>
</tr>
<tr>
<td>19.218</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s6/SUM</td>
</tr>
<tr>
<td>20.178</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s7/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s7/COUT</td>
</tr>
<tr>
<td>22.096</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/I2</td>
</tr>
<tr>
<td>22.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/I0</td>
</tr>
<tr>
<td>24.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/I1</td>
</tr>
<tr>
<td>26.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/F</td>
</tr>
<tr>
<td>27.929</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/I2</td>
</tr>
<tr>
<td>28.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/F</td>
</tr>
<tr>
<td>29.711</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/I2</td>
</tr>
<tr>
<td>30.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>32.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>33.552</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>34.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.544</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n178_s/I1</td>
</tr>
<tr>
<td>36.589</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n178_s/COUT</td>
</tr>
<tr>
<td>36.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n177_s/CIN</td>
</tr>
<tr>
<td>36.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n177_s/COUT</td>
</tr>
<tr>
<td>36.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n176_s/CIN</td>
</tr>
<tr>
<td>37.209</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n176_s/SUM</td>
</tr>
<tr>
<td>38.169</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n192_s0/I1</td>
</tr>
<tr>
<td>39.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n192_s0/F</td>
</tr>
<tr>
<td>40.228</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/rd_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>encode_g/rd_2_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>encode_g/rd_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.077, 51.778%; route: 18.240, 47.040%; tC2Q: 0.458, 1.182%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n31_s6/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/I1</td>
</tr>
<tr>
<td>10.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n189_s/I1</td>
</tr>
<tr>
<td>12.085</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>pattern_drawer/test1/n188_s/SUM</td>
</tr>
<tr>
<td>13.608</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test4/by_4_s3/I1</td>
</tr>
<tr>
<td>14.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>pattern_drawer/test4/by_4_s3/F</td>
</tr>
<tr>
<td>15.667</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_7_s8/I1</td>
</tr>
<tr>
<td>16.712</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_7_s8/COUT</td>
</tr>
<tr>
<td>16.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s8/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s8/SUM</td>
</tr>
<tr>
<td>18.235</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s6/I0</td>
</tr>
<tr>
<td>19.218</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s6/SUM</td>
</tr>
<tr>
<td>20.178</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s7/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s7/COUT</td>
</tr>
<tr>
<td>22.096</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/I2</td>
</tr>
<tr>
<td>22.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/I0</td>
</tr>
<tr>
<td>24.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/I1</td>
</tr>
<tr>
<td>26.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/F</td>
</tr>
<tr>
<td>27.929</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/I2</td>
</tr>
<tr>
<td>28.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/F</td>
</tr>
<tr>
<td>29.711</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/I2</td>
</tr>
<tr>
<td>30.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>32.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>33.552</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>34.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.544</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n178_s/I1</td>
</tr>
<tr>
<td>36.589</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n178_s/COUT</td>
</tr>
<tr>
<td>36.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n177_s/CIN</td>
</tr>
<tr>
<td>37.152</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n177_s/SUM</td>
</tr>
<tr>
<td>38.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n193_s0/I1</td>
</tr>
<tr>
<td>39.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n193_s0/F</td>
</tr>
<tr>
<td>40.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/rd_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>encode_g/rd_1_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>encode_g/rd_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.020, 51.707%; route: 18.240, 47.109%; tC2Q: 0.458, 1.184%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n31_s6/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/I1</td>
</tr>
<tr>
<td>10.080</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/a_mapy_1_s2/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n189_s/I1</td>
</tr>
<tr>
<td>12.085</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>pattern_drawer/test1/n188_s/SUM</td>
</tr>
<tr>
<td>13.608</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test4/by_4_s3/I1</td>
</tr>
<tr>
<td>14.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>pattern_drawer/test4/by_4_s3/F</td>
</tr>
<tr>
<td>15.667</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_7_s8/I1</td>
</tr>
<tr>
<td>16.712</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_7_s8/COUT</td>
</tr>
<tr>
<td>16.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s8/CIN</td>
</tr>
<tr>
<td>17.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s8/SUM</td>
</tr>
<tr>
<td>18.235</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s6/I0</td>
</tr>
<tr>
<td>19.218</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s6/SUM</td>
</tr>
<tr>
<td>20.178</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>pattern_drawer/test14/f_cd_8_s7/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>pattern_drawer/test14/f_cd_8_s7/COUT</td>
</tr>
<tr>
<td>22.096</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/I2</td>
</tr>
<tr>
<td>22.918</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s128/F</td>
</tr>
<tr>
<td>23.878</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/I0</td>
</tr>
<tr>
<td>24.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s115/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/I1</td>
</tr>
<tr>
<td>26.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s86/F</td>
</tr>
<tr>
<td>27.929</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/I2</td>
</tr>
<tr>
<td>28.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s25/F</td>
</tr>
<tr>
<td>29.711</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/I2</td>
</tr>
<tr>
<td>30.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>32.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>33.552</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>34.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.544</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>encode_g/n178_s/I1</td>
</tr>
<tr>
<td>36.247</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n178_s/SUM</td>
</tr>
<tr>
<td>37.207</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n194_s0/I1</td>
</tr>
<tr>
<td>38.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>encode_g/n194_s0/F</td>
</tr>
<tr>
<td>39.266</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>encode_g/rd_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>encode_g/rd_0_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>encode_g/rd_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.115, 50.551%; route: 18.240, 48.237%; tC2Q: 0.458, 1.212%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
