<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Probe_Filters_3_Opcode</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Probe_Filters_3_Opcode</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html">Component : ALT_NOC_MPU_DDR_T_PRB</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Packet Probe register Opcode is a 4-bit register that selects candidate packets based on packet opcodes (0 disables the filter):</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RDEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp23db0c72d73fefc79af0f5f1259c3c9e"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN"></a></p>
<p>Selects RD packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab01c3ec730f879f36a2a712f38822dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab01c3ec730f879f36a2a712f38822dd3">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab01c3ec730f879f36a2a712f38822dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63128203c9e686cb2a678478731d9d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga63128203c9e686cb2a678478731d9d26">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga63128203c9e686cb2a678478731d9d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7200297dadf5f943d5143120c49ddfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga7200297dadf5f943d5143120c49ddfe3">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7200297dadf5f943d5143120c49ddfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb73091a998fcec6d1d7c9184fb66ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga9eb73091a998fcec6d1d7c9184fb66ae">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga9eb73091a998fcec6d1d7c9184fb66ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eca4b588748f2fac0dad3f243c4f4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga3eca4b588748f2fac0dad3f243c4f4db">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga3eca4b588748f2fac0dad3f243c4f4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff2e0188226e35f25339a3f7fae74d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gafff2e0188226e35f25339a3f7fae74d2">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafff2e0188226e35f25339a3f7fae74d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585426e87b570411a90cc138d73976be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga585426e87b570411a90cc138d73976be">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga585426e87b570411a90cc138d73976be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd46183adf197276679f2265bf49b865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gafd46183adf197276679f2265bf49b865">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gafd46183adf197276679f2265bf49b865"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : WREN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3d596f8a2cfa3f73efca097c75a8661a"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN"></a></p>
<p>Selects WR packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab18d0a11bd3a10831fac6027235ec940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab18d0a11bd3a10831fac6027235ec940">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab18d0a11bd3a10831fac6027235ec940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bf6d38ca5c77f69918027cf3e46bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga98bf6d38ca5c77f69918027cf3e46bdd">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga98bf6d38ca5c77f69918027cf3e46bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c2bd4bea1243cc5980253033f7d780f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga4c2bd4bea1243cc5980253033f7d780f">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4c2bd4bea1243cc5980253033f7d780f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b210aefa8e55632c18db97af315d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga367b210aefa8e55632c18db97af315d9">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga367b210aefa8e55632c18db97af315d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492c8146a06d9bb94b1a424646951606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga492c8146a06d9bb94b1a424646951606">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga492c8146a06d9bb94b1a424646951606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124a5b988d9028fb3d2b46802438aa77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga124a5b988d9028fb3d2b46802438aa77">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga124a5b988d9028fb3d2b46802438aa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb382a926b72471a770bc25d5b8b0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga0cb382a926b72471a770bc25d5b8b0d9">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga0cb382a926b72471a770bc25d5b8b0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9660ca426a1ebddaf70695a2d8e6dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga9660ca426a1ebddaf70695a2d8e6dd01">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga9660ca426a1ebddaf70695a2d8e6dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LOCKEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5bd7e16037ce4e65d564f52af78bbd44"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN"></a></p>
<p>Selects RDX-WR, RDL, WRC and Linked sequence.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3dce7af3e85ad2d1e91c3d994b9f1cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga3dce7af3e85ad2d1e91c3d994b9f1cc9">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3dce7af3e85ad2d1e91c3d994b9f1cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114d21b4b8bccf970f054074dcd59e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga114d21b4b8bccf970f054074dcd59e78">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga114d21b4b8bccf970f054074dcd59e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ee3ee736b77a2f002baf963748301e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab6ee3ee736b77a2f002baf963748301e">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab6ee3ee736b77a2f002baf963748301e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef877c4a6207284fafea050edf4437d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gaef877c4a6207284fafea050edf4437d6">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaef877c4a6207284fafea050edf4437d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec88a09bfbbe67ee576c0b54782c1413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gaec88a09bfbbe67ee576c0b54782c1413">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaec88a09bfbbe67ee576c0b54782c1413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e80aac3ef4539763f2116b22c17c19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga8e80aac3ef4539763f2116b22c17c19a">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8e80aac3ef4539763f2116b22c17c19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf742f8f93e5167ba118fdd5fa751c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gabf742f8f93e5167ba118fdd5fa751c4d">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gabf742f8f93e5167ba118fdd5fa751c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca57e140d9e6121fcd9bc512af4a5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga9ca57e140d9e6121fcd9bc512af4a5b8">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga9ca57e140d9e6121fcd9bc512af4a5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : URGEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7cc55f817d88901d93fd4078c8b6505b"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN"></a></p>
<p>Selects URG packets (urgency).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2a593ce3a7efaffc53d9ffefffd1253f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga2a593ce3a7efaffc53d9ffefffd1253f">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2a593ce3a7efaffc53d9ffefffd1253f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bb64f55dad0d8574ad87e14db01c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gac34bb64f55dad0d8574ad87e14db01c5">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac34bb64f55dad0d8574ad87e14db01c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c8fe11080cd560441276b42c61187b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga86c8fe11080cd560441276b42c61187b">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga86c8fe11080cd560441276b42c61187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8198098793ec57828605aa97d379a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gadd8198098793ec57828605aa97d379a8">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gadd8198098793ec57828605aa97d379a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d57844823a7d883c39565a82e64f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gaf1d57844823a7d883c39565a82e64f52">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaf1d57844823a7d883c39565a82e64f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7166b9243afb7fda91c68942bf903d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga0b7166b9243afb7fda91c68942bf903d">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0b7166b9243afb7fda91c68942bf903d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2e711a62d8fea85555f2966adaa849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga8c2e711a62d8fea85555f2966adaa849">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga8c2e711a62d8fea85555f2966adaa849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91245cb661e6c716b7db75cb72f13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab91245cb661e6c716b7db75cb72f13b9">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gab91245cb661e6c716b7db75cb72f13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2a72222d9cfa16cab0209e69661522db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga2a72222d9cfa16cab0209e69661522db">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2a72222d9cfa16cab0209e69661522db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dedcd0afc559502355f95d70c112526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga0dedcd0afc559502355f95d70c112526">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_OFST</a>&#160;&#160;&#160;0x114</td></tr>
<tr class="separator:ga0dedcd0afc559502355f95d70c112526"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga73f4c143bf61abb182154f596e86c13a"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga73f4c143bf61abb182154f596e86c13a">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_t</a></td></tr>
<tr class="separator:ga73f4c143bf61abb182154f596e86c13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a432e84532ab4245ada1ea99ca1bcb945"></a>uint32_t</td>
<td class="fieldname">
RDEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afabccca6595082fea3d2e7c44ee0c914"></a>uint32_t</td>
<td class="fieldname">
WREN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab3f046c7f6d8ca9dc0e0c2ed167efeae"></a>uint32_t</td>
<td class="fieldname">
LOCKEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4df911a2f4c376539d655371e6871bb5"></a>uint32_t</td>
<td class="fieldname">
URGEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0c3db964add3133c1a338c1430ece1d0"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gab01c3ec730f879f36a2a712f38822dd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga63128203c9e686cb2a678478731d9d26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7200297dadf5f943d5143120c49ddfe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9eb73091a998fcec6d1d7c9184fb66ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3eca4b588748f2fac0dad3f243c4f4db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafff2e0188226e35f25339a3f7fae74d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga585426e87b570411a90cc138d73976be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafd46183adf197276679f2265bf49b865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab18d0a11bd3a10831fac6027235ec940"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga98bf6d38ca5c77f69918027cf3e46bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4c2bd4bea1243cc5980253033f7d780f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga367b210aefa8e55632c18db97af315d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga492c8146a06d9bb94b1a424646951606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga124a5b988d9028fb3d2b46802438aa77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0cb382a926b72471a770bc25d5b8b0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9660ca426a1ebddaf70695a2d8e6dd01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3dce7af3e85ad2d1e91c3d994b9f1cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga114d21b4b8bccf970f054074dcd59e78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab6ee3ee736b77a2f002baf963748301e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef877c4a6207284fafea050edf4437d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec88a09bfbbe67ee576c0b54782c1413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e80aac3ef4539763f2116b22c17c19a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf742f8f93e5167ba118fdd5fa751c4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9ca57e140d9e6121fcd9bc512af4a5b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2a593ce3a7efaffc53d9ffefffd1253f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac34bb64f55dad0d8574ad87e14db01c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga86c8fe11080cd560441276b42c61187b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd8198098793ec57828605aa97d379a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf1d57844823a7d883c39565a82e64f52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0b7166b9243afb7fda91c68942bf903d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c2e711a62d8fea85555f2966adaa849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab91245cb661e6c716b7db75cb72f13b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2a72222d9cfa16cab0209e69661522db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE</a> register. </p>

</div>
</div>
<a class="anchor" id="ga0dedcd0afc559502355f95d70c112526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_OFST&#160;&#160;&#160;0x114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga73f4c143bf61abb182154f596e86c13a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga73f4c143bf61abb182154f596e86c13a">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
