==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source opt.tcl
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm A 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm B 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm C 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k3mm D 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo k3mm E_out 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lpwr_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lp3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 k3mm/lp3 
INFO: [HLS 200-1510] Running: set_directive_pipeline k3mm/lp8 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 k3mm/lp8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 292.723 MB.
INFO: [HLS 200-10] Analyzing design file 'src/k3mm.c' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:1:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:2:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:3:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:4:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.75 seconds. Elapsed time: 2.17 seconds; current allocated memory: 295.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,752 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,303 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,303 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,304 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,304 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,304 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,304 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,304 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,676 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82,165 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,839 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,774 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,817 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/hls_prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:1:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:2:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:3:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:4:9)
INFO: [HLS 214-291] Loop 'lp9' is marked as complete unroll implied by the pipeline pragma (src/k3mm.c:50:18)
INFO: [HLS 214-188] Unrolling loop 'lp8' (src/k3mm.c:49:14) in function 'k3mm' partially with a factor of 4 (src/k3mm.c:9:0)
INFO: [HLS 214-186] Unrolling loop 'lp9' (src/k3mm.c:50:18) in function 'k3mm' completely with a factor of 64 (src/k3mm.c:9:0)
INFO: [HLS 214-188] Unrolling loop 'lp3' (src/k3mm.c:34:18) in function 'k3mm' partially with a factor of 4 (src/k3mm.c:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp5> at src/k3mm.c:41:14 
INFO: [HLS 214-291] Loop 'lp6' is marked as complete unroll implied by the pipeline pragma (src/k3mm.c:42:18)
INFO: [HLS 214-186] Unrolling loop 'lp6' (src/k3mm.c:42:18) in function 'k3mm' completely with a factor of 64 (src/k3mm.c:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'buff_A' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:10:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buff_B' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:10:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buff_C' due to pipeline pragma (src/k3mm.c:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_D' due to pipeline pragma (src/k3mm.c:15:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'buff_E_out' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp2' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'tmp2' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:13:9)
INFO: [HLS 214-248] Applying array_partition to 'buff_A': Cyclic partitioning with factor 2 on dimension 2. (src/k3mm.c:12:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B': Cyclic partitioning with factor 2 on dimension 1. (src/k3mm.c:13:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_C': Complete partitioning on dimension 2. (src/k3mm.c:14:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_D': Complete partitioning on dimension 1. (src/k3mm.c:15:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_E_out': Cyclic partitioning with factor 4 on dimension 2. (src/k3mm.c:16:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp2': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (src/k3mm.c:18:11)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'E_out' (src/k3mm.c:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.1 seconds. CPU system time: 0.43 seconds. Elapsed time: 10 seconds; current allocated memory: 297.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 297.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 315.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 316.535 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.98 seconds; current allocated memory: 369.977 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lprd_1'(src/k3mm.c:20:13) and 'lprd_2'(src/k3mm.c:21:17) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp2'(src/k3mm.c:33:14) and 'lp3'(src/k3mm.c:34:18) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp1'(src/k3mm.c:32:10) and 'lp2'(src/k3mm.c:33:14) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp4'(src/k3mm.c:40:10) and 'lp5'(src/k3mm.c:41:14) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp7'(src/k3mm.c:48:10) and 'lp8'(src/k3mm.c:49:14) in function 'k3mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lpwr_1'(src/k3mm.c:56:13) and 'lpwr_2'(src/k3mm.c:57:17) in function 'k3mm' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (src/k3mm.c:20:13) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp2' (src/k3mm.c:33:14) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (src/k3mm.c:32:10) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (src/k3mm.c:40:10) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp7' (src/k3mm.c:48:10) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (src/k3mm.c:56:13) in function 'k3mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.66 seconds; current allocated memory: 419.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k3mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 444.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 444.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp1_lp2_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2_lp3'.
WARNING: [HLS 200-880] The II Violation in module 'k3mm_Pipeline_lp1_lp2_lp3' (loop 'lp1_lp2_lp3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k3mm.c:35) and 'fadd' operation 32 bit ('add', src/k3mm.c:35).
WARNING: [HLS 200-880] The II Violation in module 'k3mm_Pipeline_lp1_lp2_lp3' (loop 'lp1_lp2_lp3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k3mm.c:35) and 'fadd' operation 32 bit ('add', src/k3mm.c:35).
WARNING: [HLS 200-880] The II Violation in module 'k3mm_Pipeline_lp1_lp2_lp3' (loop 'lp1_lp2_lp3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k3mm.c:35) and 'fadd' operation 32 bit ('add', src/k3mm.c:35).
WARNING: [HLS 200-880] The II Violation in module 'k3mm_Pipeline_lp1_lp2_lp3' (loop 'lp1_lp2_lp3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k3mm.c:35) and 'fadd' operation 32 bit ('add', src/k3mm.c:35).
WARNING: [HLS 200-880] The II Violation in module 'k3mm_Pipeline_lp1_lp2_lp3' (loop 'lp1_lp2_lp3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k3mm.c:35) and 'fadd' operation 32 bit ('add', src/k3mm.c:35).
WARNING: [HLS 200-880] The II Violation in module 'k3mm_Pipeline_lp1_lp2_lp3' (loop 'lp1_lp2_lp3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k3mm.c:35) and 'fadd' operation 32 bit ('add', src/k3mm.c:35).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 23, loop 'lp1_lp2_lp3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 444.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 444.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 261, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 456.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 456.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp7_lp8'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation 32 bit ('empty_24', src/k3mm.c:51) on array 'tmp1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation 32 bit ('empty_41', src/k3mm.c:51) on array 'tmp1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation 32 bit ('empty_58', src/k3mm.c:51) on array 'tmp1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 265, loop 'lp7_lp8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 465.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 467.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 469.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 469.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 471.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 471.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lprd_1_lprd_2' is 9476 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 482.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp1_lp2_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp1_lp2_lp3' pipeline 'lp1_lp2_lp3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp1_lp2_lp3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.83 seconds; current allocated memory: 513.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp4_lp5' is 305869 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp4_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.93 seconds; current allocated memory: 656.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp7_lp8' pipeline 'lp7_lp8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp7_lp8' is 113729 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp7_lp8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.56 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.04 seconds; current allocated memory: 691.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 719.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/E_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k3mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm' is 19298 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm'.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_E_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_tmp1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_tmp2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 748.352 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 765.816 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 784.020 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for k3mm.
INFO: [VLOG 209-307] Generating Verilog RTL for k3mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.84 seconds. CPU system time: 1.9 seconds. Elapsed time: 44.42 seconds; current allocated memory: 491.531 MB.
INFO: [HLS 200-1510] Running: close_project 
