# Reading D:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_victim_cache.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:22 on Jun 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 06:16:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:23 on Jun 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 06:16:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:23 on Jun 05,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 06:16:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:23 on Jun 05,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 06:16:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:23 on Jun 05,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 06:16:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:23 on Jun 05,2021
# vlog -reportprogress 300 ./victim_cache2.sv 
# -- Compiling module victim_cache
# -- Compiling module victim_cache_testbench
# 
# Top level modules:
# 	victim_cache_testbench
# End time: 06:16:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work victim_cache_testbench 
# Start time: 06:16:23 on Jun 05,2021
# Loading sv_std.std
# Loading work.victim_cache_testbench
# Loading work.victim_cache
# Loading work.register
# Loading work.mux2_1
# Loading work.lru
# Loading work.D_FF
# Loading work.mux8_1
# ** Warning: Design size of 12979 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# RESET COMPLETE
# TESTING WRITING
# FILLING LAST CACHE SLOT
# READ FIRST CACHE SLOT
# FILL LRU
# READ THE LOAD FROM LAST CYCLE
# SEARCH WITH TLB MISS
# ** Note: $stop    : ./victim_cache2.sv(471)
#    Time: 1100 ns  Iteration: 1  Instance: /victim_cache_testbench
# Break in Module victim_cache_testbench at ./victim_cache2.sv line 471
do runlab_victim_cache.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:25 on Jun 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 06:19:26 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:26 on Jun 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 06:19:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:26 on Jun 05,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 06:19:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:26 on Jun 05,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 06:19:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:26 on Jun 05,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 06:19:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:26 on Jun 05,2021
# vlog -reportprogress 300 ./victim_cache2.sv 
# -- Compiling module victim_cache
# -- Compiling module victim_cache_testbench
# 
# Top level modules:
# 	victim_cache_testbench
# End time: 06:19:26 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:19:28 on Jun 05,2021, Elapsed time: 0:03:05
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work victim_cache_testbench 
# Start time: 06:19:28 on Jun 05,2021
# Loading sv_std.std
# Loading work.victim_cache_testbench
# Loading work.victim_cache
# Loading work.register
# Loading work.mux2_1
# Loading work.lru
# Loading work.D_FF
# Loading work.mux8_1
# ** Warning: Design size of 12979 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# RESET COMPLETE
# TESTING WRITING
# FILLING LAST CACHE SLOT
# READ FIRST CACHE SLOT
# FILL LRU
# READ THE LOAD FROM LAST CYCLE
# SEARCH WITH TLB MISS
# ** Note: $stop    : ./victim_cache2.sv(471)
#    Time: 1100 ns  Iteration: 1  Instance: /victim_cache_testbench
# Break in Module victim_cache_testbench at ./victim_cache2.sv line 471
do runlab_victim_cache.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:53 on Jun 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 06:19:53 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:53 on Jun 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 06:19:53 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:53 on Jun 05,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 06:19:53 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:53 on Jun 05,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 06:19:53 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:53 on Jun 05,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 06:19:54 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:54 on Jun 05,2021
# vlog -reportprogress 300 ./victim_cache2.sv 
# -- Compiling module victim_cache
# -- Compiling module victim_cache_testbench
# 
# Top level modules:
# 	victim_cache_testbench
# End time: 06:19:54 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:19:55 on Jun 05,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work victim_cache_testbench 
# Start time: 06:19:55 on Jun 05,2021
# Loading sv_std.std
# Loading work.victim_cache_testbench
# Loading work.victim_cache
# Loading work.register
# Loading work.mux2_1
# Loading work.lru
# Loading work.D_FF
# Loading work.mux8_1
# ** Warning: Design size of 12979 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# RESET COMPLETE
# TESTING WRITING
# FILLING LAST CACHE SLOT
# READ FIRST CACHE SLOT
# FILL LRU
# READ THE LOAD FROM LAST CYCLE
# SEARCH WITH TLB MISS
# ** Note: $stop    : ./victim_cache2.sv(472)
#    Time: 1100 ns  Iteration: 1  Instance: /victim_cache_testbench
# Break in Module victim_cache_testbench at ./victim_cache2.sv line 472
do runlab_victim_cache.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:48 on Jun 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 06:20:48 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:48 on Jun 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 06:20:48 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:48 on Jun 05,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 06:20:48 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:48 on Jun 05,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 06:20:48 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:48 on Jun 05,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 06:20:48 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:48 on Jun 05,2021
# vlog -reportprogress 300 ./victim_cache2.sv 
# -- Compiling module victim_cache
# -- Compiling module victim_cache_testbench
# 
# Top level modules:
# 	victim_cache_testbench
# End time: 06:20:49 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 06:20:53 on Jun 05,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work victim_cache_testbench 
# Start time: 06:20:53 on Jun 05,2021
# Loading sv_std.std
# Loading work.victim_cache_testbench
# Loading work.victim_cache
# Loading work.register
# Loading work.mux2_1
# Loading work.lru
# Loading work.D_FF
# Loading work.mux8_1
# ** Warning: Design size of 12979 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# RESET COMPLETE
# TESTING WRITING
# FILLING LAST CACHE SLOT
# READ FIRST CACHE SLOT
# FILL LRU
# READ THE LOAD FROM LAST CYCLE
# SEARCH WITH TLB MISS
# ** Note: $stop    : ./victim_cache2.sv(472)
#    Time: 1100 ns  Iteration: 1  Instance: /victim_cache_testbench
# Break in Module victim_cache_testbench at ./victim_cache2.sv line 472
# WARNING: No extended dataflow license exists
