{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686965166370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686965166375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 18:26:06 2023 " "Processing started: Fri Jun 16 18:26:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686965166375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965166375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965166375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686965166961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686965166961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter " "Found entity 1: key_counter" {  } { { "key_counter.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/key_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_controller " "Found entity 1: core_controller" {  } { { "core_controller.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/core_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_decrypted_message.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_decrypted_message.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_decrypted_message " "Found entity 1: check_decrypted_message" {  } { { "check_decrypted_message.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/check_decrypted_message.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shuffle_array.sv(48) " "Verilog HDL warning at shuffle_array.sv(48): extended using \"x\" or \"z\"" {  } { { "shuffle_array.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/shuffle_array.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686965173902 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shuffle_array.sv(49) " "Verilog HDL warning at shuffle_array.sv(49): extended using \"x\" or \"z\"" {  } { { "shuffle_array.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/shuffle_array.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686965173902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file shuffle_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_array " "Found entity 1: shuffle_array" {  } { { "shuffle_array.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/shuffle_array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/SevenSegmentDisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryptmessagebyte.sv 1 1 " "Found 1 design units, including 1 entities, in source file decryptmessagebyte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryptMessageByte " "Found entity 1: decryptMessageByte" {  } { { "decryptMessageByte.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/decryptMessageByte.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trap_edge.sv 2 2 " "Found 2 design units, including 2 entities, in source file trap_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trap_edge " "Found entity 1: trap_edge" {  } { { "trap_edge.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/trap_edge.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173907 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop " "Found entity 2: flip_flop" {  } { { "trap_edge.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/trap_edge.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_access_to_one_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_access_to_one_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_access_to_one_ram " "Found entity 1: shared_access_to_one_ram" {  } { { "shared_access_to_one_ram.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/shared_access_to_one_ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.sv 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/doublesync.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fill_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fill_memory " "Found entity 1: fill_memory" {  } { { "fill_memory.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/fill_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Codebreaking.sv(51) " "Verilog HDL warning at Codebreaking.sv(51): extended using \"x\" or \"z\"" {  } { { "Codebreaking.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/Codebreaking.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686965173913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Codebreaking.sv(54) " "Verilog HDL warning at Codebreaking.sv(54): extended using \"x\" or \"z\"" {  } { { "Codebreaking.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/Codebreaking.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686965173913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Codebreaking.sv(57) " "Verilog HDL warning at Codebreaking.sv(57): extended using \"x\" or \"z\"" {  } { { "Codebreaking.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/Codebreaking.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686965173913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codebreaking.sv 1 1 " "Found 1 design units, including 1 entities, in source file codebreaking.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Codebreaking " "Found entity 1: Codebreaking" {  } { { "Codebreaking.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/Codebreaking.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de_ram " "Found entity 1: de_ram" {  } { { "de_ram.v" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/de_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file en_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_rom " "Found entity 1: en_rom" {  } { { "en_rom.v" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/en_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686965173918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173918 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LED Codebreaking.sv(194) " "Verilog HDL error at Codebreaking.sv(194): object \"LED\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Codebreaking.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/Codebreaking.sv" 194 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686965173921 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LED Codebreaking.sv(195) " "Verilog HDL error at Codebreaking.sv(195): object \"LED\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Codebreaking.sv" "" { Text "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/Codebreaking.sv" 195 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686965173921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/xiech/Github/CPEN_311_Lab_4/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965173942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686965174042 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 16 18:26:14 2023 " "Processing ended: Fri Jun 16 18:26:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686965174042 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686965174042 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686965174042 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965174042 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686965174660 ""}
