library verilog;
use verilog.vl_types.all;
entity sin_lookup is
    port(
        angle           : in     vl_logic_vector(7 downto 0);
        answer          : out    vl_logic_vector(12 downto 0);
        negative        : out    vl_logic
    );
end sin_lookup;
