<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 16 13:56:47 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21537</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10114</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>808</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>16</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.250(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>59.704(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td style="color: #FF0000;" class = "error">75.173(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-5883.905</td>
<td>730</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-9.364</td>
<td>21</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.345</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.127</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.990</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.035</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.990</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.943</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.941</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.578</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-11.913</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-11.868</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-11.819</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-11.817</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-11.803</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-11.769</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>ppu_inst/writeSprite_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-11.739</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-11.711</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-11.627</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-11.617</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-11.604</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-11.577</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>flashController/data_out_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-11.545</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-11.539</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-11.528</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-11.526</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.163</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-11.504</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-11.431</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.068</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-11.383</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>48.246</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.412</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.888</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.148</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.148</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.148</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.129</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.122</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.122</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.108</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.105</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.101</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.101</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.858</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.442</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.841</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.459</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.837</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.463</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.804</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.496</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.785</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.515</td>
</tr>
<tr>
<td>17</td>
<td>0.558</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0/CE</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.558</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CE</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.558</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_done_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CE</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.714</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.256</td>
</tr>
<tr>
<td>10</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>11</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>12</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>13</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>14</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>15</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>16</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>17</td>
<td>1.361</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.256</td>
</tr>
<tr>
<td>18</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>19</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>20</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>21</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>22</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>23</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>24</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
<tr>
<td>25</td>
<td>5.257</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.256</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>2</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>3</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>4</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_5_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>5</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_8_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>6</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_10_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>7</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_12_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>8</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>9</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>10</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>11</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>12</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>13</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>14</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>15</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>16</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>23</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>24</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>25</td>
<td>0.759</td>
<td>reset_soc_s2/Q</td>
<td>D1/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>bu/data_out_new_31_s24/I3</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s24/F</td>
</tr>
<tr>
<td>47.279</td>
<td>4.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>bu/data_out_new_31_s3/I0</td>
</tr>
<tr>
<td>48.101</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s3/F</td>
</tr>
<tr>
<td>50.688</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>bu/data_out_new_31_s0/I2</td>
</tr>
<tr>
<td>51.314</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s0/F</td>
</tr>
<tr>
<td>51.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.954, 28.488%; route: 34.570, 70.576%; tC2Q: 0.458, 0.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.232</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>cpu_1/data_addr_Z_2_s25/I2</td>
</tr>
<tr>
<td>29.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s25/F</td>
</tr>
<tr>
<td>29.336</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>cpu_1/data_addr_Z_2_s20/I0</td>
</tr>
<tr>
<td>30.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s20/F</td>
</tr>
<tr>
<td>30.446</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>cpu_1/data_addr_Z_2_s16/I2</td>
</tr>
<tr>
<td>31.268</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s16/F</td>
</tr>
<tr>
<td>33.418</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>cpu_1/data_addr_Z_2_s15/I0</td>
</tr>
<tr>
<td>34.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>37.388</td>
<td>3.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[3][A]</td>
<td>flashController/n1277_s2/I1</td>
</tr>
<tr>
<td>38.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C3[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>40.705</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>flashController/n542_s19/I2</td>
</tr>
<tr>
<td>41.804</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s19/F</td>
</tr>
<tr>
<td>43.316</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>mem/n355_s7/I1</td>
</tr>
<tr>
<td>44.138</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>46.240</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>mem/n355_s4/I2</td>
</tr>
<tr>
<td>47.062</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R24C13[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s4/F</td>
</tr>
<tr>
<td>48.261</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][B]</td>
<td>mem/data_mem_2_s5/I1</td>
</tr>
<tr>
<td>49.287</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C14[3][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>51.322</td>
<td>2.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.387, 31.409%; route: 33.144, 67.656%; tC2Q: 0.458, 0.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>47.294</td>
<td>4.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>bu/data_out_new_13_s3/I0</td>
</tr>
<tr>
<td>48.393</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_13_s3/F</td>
</tr>
<tr>
<td>50.182</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>bu/data_out_new_13_s0/I3</td>
</tr>
<tr>
<td>51.004</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_13_s0/F</td>
</tr>
<tr>
<td>51.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.427, 29.642%; route: 33.786, 69.417%; tC2Q: 0.458, 0.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.825</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/I1</td>
</tr>
<tr>
<td>23.375</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>23.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>23.432</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>23.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>23.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>23.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>23.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>23.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>24.109</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/SUM</td>
</tr>
<tr>
<td>24.919</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td>cpu_1/n2026_s15/I2</td>
</tr>
<tr>
<td>25.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s15/F</td>
</tr>
<tr>
<td>25.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>cpu_1/n2026_s12/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s12/F</td>
</tr>
<tr>
<td>27.860</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu_1/n2026_s8/I3</td>
</tr>
<tr>
<td>28.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s8/F</td>
</tr>
<tr>
<td>29.449</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td>cpu_1/n2026_s5/I2</td>
</tr>
<tr>
<td>30.481</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s5/F</td>
</tr>
<tr>
<td>33.244</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>flashController/n7_s20/I1</td>
</tr>
<tr>
<td>34.270</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s20/F</td>
</tr>
<tr>
<td>34.695</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>flashController/n7_s9/I1</td>
</tr>
<tr>
<td>35.727</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s9/F</td>
</tr>
<tr>
<td>39.133</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>ramData_inst/ctr_3_s15/I0</td>
</tr>
<tr>
<td>39.935</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s15/F</td>
</tr>
<tr>
<td>40.356</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>ramData_inst/ctr_3_s5/I3</td>
</tr>
<tr>
<td>40.982</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s5/F</td>
</tr>
<tr>
<td>45.707</td>
<td>4.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>bu/data_out_new_3_s4/I3</td>
</tr>
<tr>
<td>46.806</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_3_s4/F</td>
</tr>
<tr>
<td>48.429</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>bu/data_out_new_3_s1/I2</td>
</tr>
<tr>
<td>49.055</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_3_s1/F</td>
</tr>
<tr>
<td>49.860</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>bu/data_out_new_3_s0/I1</td>
</tr>
<tr>
<td>50.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_3_s0/F</td>
</tr>
<tr>
<td>50.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.150, 35.269%; route: 31.018, 63.789%; tC2Q: 0.458, 0.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>47.588</td>
<td>4.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>bu/data_out_new_17_s3/I0</td>
</tr>
<tr>
<td>48.410</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_17_s3/F</td>
</tr>
<tr>
<td>49.880</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>bu/data_out_new_17_s0/I3</td>
</tr>
<tr>
<td>50.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_17_s0/F</td>
</tr>
<tr>
<td>50.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.360, 29.559%; route: 33.762, 69.497%; tC2Q: 0.458, 0.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>35.383</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>flashController/n7_s15/I1</td>
</tr>
<tr>
<td>36.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>38.528</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>39.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>41.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>143</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>47.332</td>
<td>6.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>bu/data_out_new_7_s5/I2</td>
</tr>
<tr>
<td>47.958</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_7_s5/F</td>
</tr>
<tr>
<td>47.963</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>bu/data_out_new_7_s1/I3</td>
</tr>
<tr>
<td>48.589</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_7_s1/F</td>
</tr>
<tr>
<td>49.878</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>bu/data_out_new_7_s0/I1</td>
</tr>
<tr>
<td>50.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_7_s0/F</td>
</tr>
<tr>
<td>50.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.102, 33.147%; route: 32.018, 65.910%; tC2Q: 0.458, 0.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>36.831</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>flashController/n7_s8/I3</td>
</tr>
<tr>
<td>37.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s8/F</td>
</tr>
<tr>
<td>39.821</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>flashController/n549_s20/I1</td>
</tr>
<tr>
<td>40.643</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>53</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">flashController/n549_s20/F</td>
</tr>
<tr>
<td>43.932</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>flashController/n544_s26/I1</td>
</tr>
<tr>
<td>44.754</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s26/F</td>
</tr>
<tr>
<td>45.564</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>flashController/n544_s21/I2</td>
</tr>
<tr>
<td>46.190</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s21/F</td>
</tr>
<tr>
<td>47.549</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td>flashController/n550_s18/I0</td>
</tr>
<tr>
<td>48.648</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s18/F</td>
</tr>
<tr>
<td>49.783</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>flashController/n550_s15/I2</td>
</tr>
<tr>
<td>50.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s15/F</td>
</tr>
<tr>
<td>50.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>flashController/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>flashController/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.365, 33.707%; route: 31.727, 65.349%; tC2Q: 0.458, 0.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>48.568</td>
<td>5.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>bu/data_out_new_18_s2/I2</td>
</tr>
<tr>
<td>49.390</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_18_s2/F</td>
</tr>
<tr>
<td>50.211</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>bu/data_out_new_18_s0/I2</td>
</tr>
<tr>
<td>50.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_18_s0/F</td>
</tr>
<tr>
<td>50.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.954, 28.768%; route: 34.093, 70.287%; tC2Q: 0.458, 0.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.825</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/I1</td>
</tr>
<tr>
<td>23.375</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>23.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>23.432</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>23.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>23.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>23.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>23.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>23.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>24.109</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/SUM</td>
</tr>
<tr>
<td>24.919</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td>cpu_1/n2026_s15/I2</td>
</tr>
<tr>
<td>25.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s15/F</td>
</tr>
<tr>
<td>25.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>cpu_1/n2026_s12/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s12/F</td>
</tr>
<tr>
<td>27.860</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu_1/n2026_s8/I3</td>
</tr>
<tr>
<td>28.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s8/F</td>
</tr>
<tr>
<td>29.449</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td>cpu_1/n2026_s5/I2</td>
</tr>
<tr>
<td>30.481</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s5/F</td>
</tr>
<tr>
<td>33.244</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>flashController/n7_s20/I1</td>
</tr>
<tr>
<td>34.270</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s20/F</td>
</tr>
<tr>
<td>34.695</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>flashController/n7_s9/I1</td>
</tr>
<tr>
<td>35.727</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s9/F</td>
</tr>
<tr>
<td>38.979</td>
<td>3.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>bu/data_out_new_31_s22/I3</td>
</tr>
<tr>
<td>39.801</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s22/F</td>
</tr>
<tr>
<td>41.639</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>bu/data_out_new_5_s7/I2</td>
</tr>
<tr>
<td>42.738</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_5_s7/F</td>
</tr>
<tr>
<td>46.139</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>bu/data_out_new_5_s5/I3</td>
</tr>
<tr>
<td>47.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_5_s5/F</td>
</tr>
<tr>
<td>47.243</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>bu/data_out_new_5_s1/I3</td>
</tr>
<tr>
<td>48.065</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_5_s1/F</td>
</tr>
<tr>
<td>49.689</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>bu/data_out_new_5_s0/I1</td>
</tr>
<tr>
<td>50.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_5_s0/F</td>
</tr>
<tr>
<td>50.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_5_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.839, 36.815%; route: 30.158, 62.239%; tC2Q: 0.458, 0.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.712</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>bu/data_out_new_31_s14/I2</td>
</tr>
<tr>
<td>40.337</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s14/F</td>
</tr>
<tr>
<td>40.756</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>bu/data_out_new_31_s7/I3</td>
</tr>
<tr>
<td>41.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>47.023</td>
<td>5.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>bu/data_out_new_25_s1/I1</td>
</tr>
<tr>
<td>47.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_25_s1/F</td>
</tr>
<tr>
<td>49.964</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][B]</td>
<td>bu/data_out_new_25_s0/I1</td>
</tr>
<tr>
<td>50.786</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_25_s0/F</td>
</tr>
<tr>
<td>50.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.953, 28.796%; route: 34.043, 70.258%; tC2Q: 0.458, 0.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>35.383</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>flashController/n7_s15/I1</td>
</tr>
<tr>
<td>36.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>38.528</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>39.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>41.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>143</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>46.669</td>
<td>5.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>bu/data_out_new_29_s5/I2</td>
</tr>
<tr>
<td>47.695</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_29_s5/F</td>
</tr>
<tr>
<td>48.114</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>bu/data_out_new_29_s1/I3</td>
</tr>
<tr>
<td>48.936</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_29_s1/F</td>
</tr>
<tr>
<td>49.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>bu/data_out_new_29_s0/I1</td>
</tr>
<tr>
<td>50.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_29_s0/F</td>
</tr>
<tr>
<td>50.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.698, 34.471%; route: 31.284, 64.582%; tC2Q: 0.458, 0.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/writeSprite_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.825</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/I1</td>
</tr>
<tr>
<td>23.375</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>23.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>23.432</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>23.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>23.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>23.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>23.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>23.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>24.109</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/SUM</td>
</tr>
<tr>
<td>24.919</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td>cpu_1/n2026_s15/I2</td>
</tr>
<tr>
<td>25.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s15/F</td>
</tr>
<tr>
<td>25.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>cpu_1/n2026_s12/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s12/F</td>
</tr>
<tr>
<td>27.860</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu_1/n2026_s8/I3</td>
</tr>
<tr>
<td>28.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s8/F</td>
</tr>
<tr>
<td>29.449</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td>cpu_1/n2026_s5/I2</td>
</tr>
<tr>
<td>30.481</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s5/F</td>
</tr>
<tr>
<td>33.244</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>flashController/n7_s20/I1</td>
</tr>
<tr>
<td>34.270</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s20/F</td>
</tr>
<tr>
<td>34.695</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>flashController/n7_s9/I1</td>
</tr>
<tr>
<td>35.727</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s9/F</td>
</tr>
<tr>
<td>39.133</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>ramData_inst/ctr_3_s15/I0</td>
</tr>
<tr>
<td>39.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s15/F</td>
</tr>
<tr>
<td>40.450</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>bu/btn_ren_Z_s0/I1</td>
</tr>
<tr>
<td>41.272</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s0/F</td>
</tr>
<tr>
<td>43.715</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>ppu_inst/n18343_s2/I3</td>
</tr>
<tr>
<td>44.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n18343_s2/F</td>
</tr>
<tr>
<td>46.194</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>ppu_inst/n18345_s1/I0</td>
</tr>
<tr>
<td>47.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n18345_s1/F</td>
</tr>
<tr>
<td>50.738</td>
<td>3.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeSprite_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>ppu_inst/writeSprite_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>ppu_inst/writeSprite_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.186, 33.438%; route: 31.762, 65.615%; tC2Q: 0.458, 0.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.825</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/I1</td>
</tr>
<tr>
<td>23.375</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>23.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C19[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>23.432</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>23.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>23.489</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>23.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>23.546</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>23.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>24.109</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/SUM</td>
</tr>
<tr>
<td>24.919</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td>cpu_1/n2026_s15/I2</td>
</tr>
<tr>
<td>25.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s15/F</td>
</tr>
<tr>
<td>25.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>cpu_1/n2026_s12/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s12/F</td>
</tr>
<tr>
<td>27.860</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>cpu_1/n2026_s8/I3</td>
</tr>
<tr>
<td>28.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s8/F</td>
</tr>
<tr>
<td>29.449</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td>cpu_1/n2026_s5/I2</td>
</tr>
<tr>
<td>30.481</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2026_s5/F</td>
</tr>
<tr>
<td>33.244</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>flashController/n7_s20/I1</td>
</tr>
<tr>
<td>34.270</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s20/F</td>
</tr>
<tr>
<td>34.695</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>flashController/n7_s9/I1</td>
</tr>
<tr>
<td>35.727</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s9/F</td>
</tr>
<tr>
<td>39.133</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>ramData_inst/ctr_3_s15/I0</td>
</tr>
<tr>
<td>39.935</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s15/F</td>
</tr>
<tr>
<td>40.356</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>ramData_inst/ctr_3_s5/I3</td>
</tr>
<tr>
<td>40.982</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s5/F</td>
</tr>
<tr>
<td>44.593</td>
<td>3.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>bu/data_out_new_2_s4/I3</td>
</tr>
<tr>
<td>45.692</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_2_s4/F</td>
</tr>
<tr>
<td>47.801</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>bu/data_out_new_2_s1/I2</td>
</tr>
<tr>
<td>48.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_2_s1/F</td>
</tr>
<tr>
<td>49.886</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>bu/data_out_new_2_s0/I1</td>
</tr>
<tr>
<td>50.708</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_2_s0/F</td>
</tr>
<tr>
<td>50.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.873, 34.879%; route: 31.045, 64.174%; tC2Q: 0.458, 0.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>bu/data_out_new_31_s24/I3</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s24/F</td>
</tr>
<tr>
<td>47.753</td>
<td>4.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>bu/data_out_new_30_s2/I0</td>
</tr>
<tr>
<td>48.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_30_s2/F</td>
</tr>
<tr>
<td>49.858</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>bu/data_out_new_30_s0/I2</td>
</tr>
<tr>
<td>50.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_30_s0/F</td>
</tr>
<tr>
<td>50.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.150, 29.267%; route: 33.740, 69.785%; tC2Q: 0.458, 0.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>35.383</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>flashController/n7_s15/I1</td>
</tr>
<tr>
<td>36.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>38.528</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>39.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>41.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>143</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>46.847</td>
<td>5.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[2][B]</td>
<td>bu/data_out_new_21_s5/I2</td>
</tr>
<tr>
<td>47.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C19[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_21_s5/F</td>
</tr>
<tr>
<td>47.479</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>bu/data_out_new_21_s1/I3</td>
</tr>
<tr>
<td>48.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_21_s1/F</td>
</tr>
<tr>
<td>49.970</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>bu/data_out_new_21_s0/I1</td>
</tr>
<tr>
<td>50.596</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_21_s0/F</td>
</tr>
<tr>
<td>50.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.102, 33.362%; route: 31.703, 65.688%; tC2Q: 0.458, 0.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>47.304</td>
<td>4.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td>bu/data_out_new_15_s3/I0</td>
</tr>
<tr>
<td>47.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_15_s3/F</td>
</tr>
<tr>
<td>49.554</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>bu/data_out_new_15_s0/I3</td>
</tr>
<tr>
<td>50.586</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_15_s0/F</td>
</tr>
<tr>
<td>50.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.164, 29.353%; route: 33.632, 69.697%; tC2Q: 0.458, 0.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>36.831</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>flashController/n7_s8/I3</td>
</tr>
<tr>
<td>37.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s8/F</td>
</tr>
<tr>
<td>39.821</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>flashController/n549_s20/I1</td>
</tr>
<tr>
<td>40.643</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>53</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">flashController/n549_s20/F</td>
</tr>
<tr>
<td>43.932</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>flashController/n544_s26/I1</td>
</tr>
<tr>
<td>44.754</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s26/F</td>
</tr>
<tr>
<td>45.564</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>flashController/n544_s21/I2</td>
</tr>
<tr>
<td>46.190</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s21/F</td>
</tr>
<tr>
<td>47.705</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>flashController/n560_s18/I0</td>
</tr>
<tr>
<td>48.737</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">flashController/n560_s18/F</td>
</tr>
<tr>
<td>49.541</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>flashController/n560_s15/I2</td>
</tr>
<tr>
<td>50.573</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">flashController/n560_s15/F</td>
</tr>
<tr>
<td>50.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>flashController/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>flashController/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.231, 33.646%; route: 31.552, 65.404%; tC2Q: 0.458, 0.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>36.831</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>flashController/n7_s8/I3</td>
</tr>
<tr>
<td>37.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s8/F</td>
</tr>
<tr>
<td>39.821</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>flashController/n549_s20/I1</td>
</tr>
<tr>
<td>40.643</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>53</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">flashController/n549_s20/F</td>
</tr>
<tr>
<td>43.932</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>flashController/n544_s26/I1</td>
</tr>
<tr>
<td>44.754</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s26/F</td>
</tr>
<tr>
<td>45.564</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>flashController/n544_s21/I2</td>
</tr>
<tr>
<td>46.190</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s21/F</td>
</tr>
<tr>
<td>48.002</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>flashController/n554_s18/I0</td>
</tr>
<tr>
<td>49.028</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s18/F</td>
</tr>
<tr>
<td>49.447</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>flashController/n554_s15/I2</td>
</tr>
<tr>
<td>50.546</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">flashController/n554_s15/F</td>
</tr>
<tr>
<td>50.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>flashController/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>flashController/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.292, 33.791%; route: 31.464, 65.258%; tC2Q: 0.458, 0.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>47.304</td>
<td>4.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>bu/data_out_new_11_s3/I0</td>
</tr>
<tr>
<td>48.403</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_11_s3/F</td>
</tr>
<tr>
<td>49.692</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>bu/data_out_new_11_s0/I3</td>
</tr>
<tr>
<td>50.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_11_s0/F</td>
</tr>
<tr>
<td>50.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_11_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.427, 29.943%; route: 33.297, 69.106%; tC2Q: 0.458, 0.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>35.383</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>flashController/n7_s15/I1</td>
</tr>
<tr>
<td>36.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>38.528</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>39.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>41.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>143</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>46.353</td>
<td>5.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td>bu/data_out_new_20_s5/I2</td>
</tr>
<tr>
<td>46.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_20_s5/F</td>
</tr>
<tr>
<td>46.985</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>bu/data_out_new_20_s1/I3</td>
</tr>
<tr>
<td>48.017</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_20_s1/F</td>
</tr>
<tr>
<td>49.476</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>bu/data_out_new_20_s0/I1</td>
</tr>
<tr>
<td>50.508</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_20_s0/F</td>
</tr>
<tr>
<td>50.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.508, 34.266%; route: 31.210, 64.783%; tC2Q: 0.458, 0.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>35.383</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>flashController/n7_s15/I1</td>
</tr>
<tr>
<td>36.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>38.528</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>39.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>41.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>143</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>46.847</td>
<td>5.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>bu/data_out_new_6_s5/I2</td>
</tr>
<tr>
<td>47.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_6_s5/F</td>
</tr>
<tr>
<td>47.479</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[3][B]</td>
<td>bu/data_out_new_6_s1/I3</td>
</tr>
<tr>
<td>48.578</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_6_s1/F</td>
</tr>
<tr>
<td>49.398</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>bu/data_out_new_6_s0/I1</td>
</tr>
<tr>
<td>50.497</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_6_s0/F</td>
</tr>
<tr>
<td>50.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.642, 34.552%; route: 31.065, 64.497%; tC2Q: 0.458, 0.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>48.568</td>
<td>5.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>bu/data_out_new_26_s3/I0</td>
</tr>
<tr>
<td>49.390</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_26_s3/F</td>
</tr>
<tr>
<td>49.396</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>bu/data_out_new_26_s0/I3</td>
</tr>
<tr>
<td>50.495</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_26_s0/F</td>
</tr>
<tr>
<td>50.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.427, 29.955%; route: 33.277, 69.094%; tC2Q: 0.458, 0.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>4.939</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/cpu_regs/n4575_s1/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>cpu_1/n2124_s7/I0</td>
</tr>
<tr>
<td>9.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s7/F</td>
</tr>
<tr>
<td>13.489</td>
<td>3.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>cpu_1/n2099_s5/I3</td>
</tr>
<tr>
<td>14.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s5/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>cpu_1/n2099_s3/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2099_s3/F</td>
</tr>
<tr>
<td>20.153</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/ALUInB_25_s2/I0</td>
</tr>
<tr>
<td>21.185</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_25_s2/F</td>
</tr>
<tr>
<td>22.667</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/I1</td>
</tr>
<tr>
<td>23.217</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>23.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C18[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>23.274</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C18[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>23.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>24.641</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>cpu_1/n2027_s18/I1</td>
</tr>
<tr>
<td>25.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s18/F</td>
</tr>
<tr>
<td>27.611</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>cpu_1/n2027_s14/I2</td>
</tr>
<tr>
<td>28.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>29.684</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>cpu_1/n2027_s10/I2</td>
</tr>
<tr>
<td>30.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s10/F</td>
</tr>
<tr>
<td>31.960</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>32.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>ramData_inst/ctr_3_s7/I1</td>
</tr>
<tr>
<td>35.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/ctr_3_s7/F</td>
</tr>
<tr>
<td>35.383</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>flashController/n7_s15/I1</td>
</tr>
<tr>
<td>36.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>38.528</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>flashController/n7_s4/I2</td>
</tr>
<tr>
<td>39.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>40.165</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>41.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>143</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>45.700</td>
<td>4.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td>bu/data_out_new_22_s5/I2</td>
</tr>
<tr>
<td>46.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_22_s5/F</td>
</tr>
<tr>
<td>47.609</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>bu/data_out_new_22_s1/I3</td>
</tr>
<tr>
<td>48.708</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_22_s1/F</td>
</tr>
<tr>
<td>49.847</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>bu/data_out_new_22_s0/I1</td>
</tr>
<tr>
<td>50.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_22_s0/F</td>
</tr>
<tr>
<td>50.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_22_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.169, 33.587%; route: 31.514, 65.461%; tC2Q: 0.458, 0.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.534</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td>cpu_1/data_addr_Z_10_s26/I2</td>
</tr>
<tr>
<td>29.336</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C16[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s26/F</td>
</tr>
<tr>
<td>29.755</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td>cpu_1/data_addr_Z_10_s19/I1</td>
</tr>
<tr>
<td>30.381</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s19/F</td>
</tr>
<tr>
<td>31.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>cpu_1/data_addr_Z_10_s16/I1</td>
</tr>
<tr>
<td>32.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s16/F</td>
</tr>
<tr>
<td>34.769</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>cpu_1/data_addr_Z_10_s15/I0</td>
</tr>
<tr>
<td>35.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_10_s15/F</td>
</tr>
<tr>
<td>38.256</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>bu/btn_ren_Z_s5/I0</td>
</tr>
<tr>
<td>38.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s5/F</td>
</tr>
<tr>
<td>39.381</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>bu/data_out_new_31_s5/I2</td>
</tr>
<tr>
<td>40.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s5/F</td>
</tr>
<tr>
<td>42.212</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>bu/data_out_new_31_s25/I0</td>
</tr>
<tr>
<td>43.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s25/F</td>
</tr>
<tr>
<td>47.294</td>
<td>4.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>bu/data_out_new_23_s3/I0</td>
</tr>
<tr>
<td>48.393</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_23_s3/F</td>
</tr>
<tr>
<td>49.368</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>bu/data_out_new_23_s0/I3</td>
</tr>
<tr>
<td>50.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_23_s0/F</td>
</tr>
<tr>
<td>50.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.637, 30.451%; route: 32.973, 68.596%; tC2Q: 0.458, 0.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_1_s0/Q</td>
</tr>
<tr>
<td>5.070</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/I0</td>
</tr>
<tr>
<td>6.028</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>6.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>6.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>6.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>6.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>6.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>8.390</td>
<td>2.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_11_s5/I0</td>
</tr>
<tr>
<td>9.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s5/F</td>
</tr>
<tr>
<td>12.295</td>
<td>3.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/ALUInA_26_s3/I2</td>
</tr>
<tr>
<td>13.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s3/F</td>
</tr>
<tr>
<td>15.544</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/ALUInA_26_s1/I0</td>
</tr>
<tr>
<td>16.605</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>cpu_1/ALUInA_26_s0/I2</td>
</tr>
<tr>
<td>17.650</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_26_s0/F</td>
</tr>
<tr>
<td>19.946</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>cpu_1/cpu_alu/n59_s5/I2</td>
</tr>
<tr>
<td>20.978</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n59_s5/F</td>
</tr>
<tr>
<td>22.278</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>cpu_1/data_addr_Z_18_s25/I1</td>
</tr>
<tr>
<td>22.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s25/F</td>
</tr>
<tr>
<td>25.321</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu_1/data_addr_Z_18_s19/I3</td>
</tr>
<tr>
<td>25.947</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_18_s19/F</td>
</tr>
<tr>
<td>28.232</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>cpu_1/data_addr_Z_2_s25/I2</td>
</tr>
<tr>
<td>29.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s25/F</td>
</tr>
<tr>
<td>29.336</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>cpu_1/data_addr_Z_2_s20/I0</td>
</tr>
<tr>
<td>30.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s20/F</td>
</tr>
<tr>
<td>30.446</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>cpu_1/data_addr_Z_2_s16/I2</td>
</tr>
<tr>
<td>31.268</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s16/F</td>
</tr>
<tr>
<td>33.418</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>cpu_1/data_addr_Z_2_s15/I0</td>
</tr>
<tr>
<td>34.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>37.388</td>
<td>3.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[3][A]</td>
<td>flashController/n1277_s2/I1</td>
</tr>
<tr>
<td>38.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C3[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>40.705</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>flashController/n542_s19/I2</td>
</tr>
<tr>
<td>41.804</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s19/F</td>
</tr>
<tr>
<td>43.316</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>mem/n355_s7/I1</td>
</tr>
<tr>
<td>44.138</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>46.240</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>mem/n355_s4/I2</td>
</tr>
<tr>
<td>47.062</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R24C13[2][B]</td>
<td style=" background: #97FFFF;">mem/n355_s4/F</td>
</tr>
<tr>
<td>47.933</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td>mem/data_mem_0_s5/I1</td>
</tr>
<tr>
<td>48.959</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s5/F</td>
</tr>
<tr>
<td>50.578</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.387, 31.893%; route: 32.401, 67.157%; tC2Q: 0.458, 0.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.403</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 62.458%; tC2Q: 0.333, 37.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.666</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.818, 71.056%; tC2Q: 0.333, 28.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.666</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.818, 71.056%; tC2Q: 0.333, 28.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.666</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.818, 71.056%; tC2Q: 0.333, 28.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.685</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.837, 71.527%; tC2Q: 0.333, 28.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 71.709%; tC2Q: 0.333, 28.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 71.709%; tC2Q: 0.333, 28.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.029%; tC2Q: 0.333, 27.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.710</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 72.117%; tC2Q: 0.333, 27.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 72.204%; tC2Q: 0.333, 27.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 72.204%; tC2Q: 0.333, 27.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.109, 76.883%; tC2Q: 0.333, 23.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.974</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 77.157%; tC2Q: 0.333, 22.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.978</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.130, 77.215%; tC2Q: 0.333, 22.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.162, 77.716%; tC2Q: 0.333, 22.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 77.996%; tC2Q: 0.333, 22.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C5[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C5[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_done_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_done_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_done_0_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C3[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C8[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.742</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.636%; route: 3.765, 71.644%; tC2Q: 0.458, 8.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>D1/LineCtr_1_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>D1/LineCtr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>D1/LineCtr_4_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>D1/LineCtr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>D1/LineCtr_5_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>D1/LineCtr_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>D1/LineCtr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>D1/LineCtr_10_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>D1/LineCtr_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>D1/LineCtr_12_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>D1/LineCtr_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][B]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[2][B]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_soc_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2662</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>reset_soc_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2129</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">reset_soc_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt_5_s5/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2662</td>
<td>clk_d</td>
<td>-12.345</td>
<td>0.262</td>
</tr>
<tr>
<td>2129</td>
<td>reset_soc</td>
<td>4.947</td>
<td>2.964</td>
</tr>
<tr>
<td>734</td>
<td>user_clk</td>
<td>-0.957</td>
<td>0.262</td>
</tr>
<tr>
<td>672</td>
<td>ddr_rsti</td>
<td>-1.714</td>
<td>1.813</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>18.622</td>
<td>2.768</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>14.971</td>
<td>6.206</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_11</td>
<td>25.154</td>
<td>2.462</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>19.007</td>
<td>6.274</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>15.219</td>
<td>6.561</td>
</tr>
<tr>
<td>253</td>
<td>dataOutTxt[2]</td>
<td>32.370</td>
<td>5.053</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C21</td>
<td>97.22%</td>
</tr>
<tr>
<td>R20C27</td>
<td>97.22%</td>
</tr>
<tr>
<td>R4C27</td>
<td>97.22%</td>
</tr>
<tr>
<td>R7C24</td>
<td>97.22%</td>
</tr>
<tr>
<td>R3C20</td>
<td>95.83%</td>
</tr>
<tr>
<td>R22C24</td>
<td>95.83%</td>
</tr>
<tr>
<td>R22C25</td>
<td>95.83%</td>
</tr>
<tr>
<td>R22C33</td>
<td>95.83%</td>
</tr>
<tr>
<td>R3C23</td>
<td>95.83%</td>
</tr>
<tr>
<td>R9C26</td>
<td>95.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
