
optiboot_atmega16_UART0_57600_8000000L.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001de  00003e00  00003e00  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .version      00000002  00003ffe  00003ffe  00000272  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000000  00800060  00003fde  00000272  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .stab         00000858  00000000  00000000  00000274  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000354  00000000  00000000  00000acc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000012  00000000  00000000  00000e20  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00003e00 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
    3e00:	01 c0       	rjmp	.+2      	; 0x3e04 <main>
    3e02:	dd c0       	rjmp	.+442    	; 0x3fbe <do_spm>

00003e04 <main>:
    3e04:	11 24       	eor	r1, r1
    3e06:	8f e5       	ldi	r24, 0x5F	; 95
    3e08:	94 e0       	ldi	r25, 0x04	; 4
    3e0a:	9e bf       	out	0x3e, r25	; 62
    3e0c:	8d bf       	out	0x3d, r24	; 61
    3e0e:	84 b7       	in	r24, 0x34	; 52
    3e10:	88 23       	and	r24, r24
    3e12:	61 f0       	breq	.+24     	; 0x3e2c <main+0x28>
    3e14:	98 2f       	mov	r25, r24
    3e16:	9a 70       	andi	r25, 0x0A	; 10
    3e18:	92 30       	cpi	r25, 0x02	; 2
    3e1a:	41 f0       	breq	.+16     	; 0x3e2c <main+0x28>
    3e1c:	81 ff       	sbrs	r24, 1
    3e1e:	02 c0       	rjmp	.+4      	; 0x3e24 <main+0x20>
    3e20:	97 ef       	ldi	r25, 0xF7	; 247
    3e22:	94 bf       	out	0x34, r25	; 52
    3e24:	28 2e       	mov	r2, r24
    3e26:	80 e0       	ldi	r24, 0x00	; 0
    3e28:	b7 d0       	rcall	.+366    	; 0x3f98 <watchdogConfig>
    3e2a:	ea c0       	rjmp	.+468    	; 0x4000 <optiboot_version+0x2>
    3e2c:	85 e0       	ldi	r24, 0x05	; 5
    3e2e:	8e bd       	out	0x2e, r24	; 46
    3e30:	82 e0       	ldi	r24, 0x02	; 2
    3e32:	8b b9       	out	0x0b, r24	; 11
    3e34:	88 e1       	ldi	r24, 0x18	; 24
    3e36:	8a b9       	out	0x0a, r24	; 10
    3e38:	86 e8       	ldi	r24, 0x86	; 134
    3e3a:	80 bd       	out	0x20, r24	; 32
    3e3c:	80 e1       	ldi	r24, 0x10	; 16
    3e3e:	89 b9       	out	0x09, r24	; 9
    3e40:	8e e0       	ldi	r24, 0x0E	; 14
    3e42:	aa d0       	rcall	.+340    	; 0x3f98 <watchdogConfig>
    3e44:	b8 9a       	sbi	0x17, 0	; 23
    3e46:	84 e0       	ldi	r24, 0x04	; 4
    3e48:	28 e1       	ldi	r18, 0x18	; 24
    3e4a:	3e ef       	ldi	r19, 0xFE	; 254
    3e4c:	44 e0       	ldi	r20, 0x04	; 4
    3e4e:	51 e0       	ldi	r21, 0x01	; 1
    3e50:	3d bd       	out	0x2d, r19	; 45
    3e52:	2c bd       	out	0x2c, r18	; 44
    3e54:	48 bf       	out	0x38, r20	; 56
    3e56:	08 b6       	in	r0, 0x38	; 56
    3e58:	02 fe       	sbrs	r0, 2
    3e5a:	fd cf       	rjmp	.-6      	; 0x3e56 <main+0x52>
    3e5c:	98 b3       	in	r25, 0x18	; 24
    3e5e:	95 27       	eor	r25, r21
    3e60:	98 bb       	out	0x18, r25	; 24
    3e62:	a8 95       	wdr
    3e64:	5f 99       	sbic	0x0b, 7	; 11
    3e66:	02 c0       	rjmp	.+4      	; 0x3e6c <main+0x68>
    3e68:	81 50       	subi	r24, 0x01	; 1
    3e6a:	91 f7       	brne	.-28     	; 0x3e50 <main+0x4c>
    3e6c:	dd 24       	eor	r13, r13
    3e6e:	d3 94       	inc	r13
    3e70:	35 e0       	ldi	r19, 0x05	; 5
    3e72:	c3 2e       	mov	r12, r19
    3e74:	41 e1       	ldi	r20, 0x11	; 17
    3e76:	b4 2e       	mov	r11, r20
    3e78:	88 d0       	rcall	.+272    	; 0x3f8a <getch>
    3e7a:	81 34       	cpi	r24, 0x41	; 65
    3e7c:	71 f4       	brne	.+28     	; 0x3e9a <main+0x96>
    3e7e:	85 d0       	rcall	.+266    	; 0x3f8a <getch>
    3e80:	18 2f       	mov	r17, r24
    3e82:	8e d0       	rcall	.+284    	; 0x3fa0 <verifySpace>
    3e84:	82 e0       	ldi	r24, 0x02	; 2
    3e86:	12 38       	cpi	r17, 0x82	; 130
    3e88:	21 f0       	breq	.+8      	; 0x3e92 <main+0x8e>
    3e8a:	88 e0       	ldi	r24, 0x08	; 8
    3e8c:	11 38       	cpi	r17, 0x81	; 129
    3e8e:	09 f0       	breq	.+2      	; 0x3e92 <main+0x8e>
    3e90:	83 e0       	ldi	r24, 0x03	; 3
    3e92:	77 d0       	rcall	.+238    	; 0x3f82 <putch>
    3e94:	80 e1       	ldi	r24, 0x10	; 16
    3e96:	75 d0       	rcall	.+234    	; 0x3f82 <putch>
    3e98:	ef cf       	rjmp	.-34     	; 0x3e78 <main+0x74>
    3e9a:	82 34       	cpi	r24, 0x42	; 66
    3e9c:	19 f4       	brne	.+6      	; 0x3ea4 <main+0xa0>
    3e9e:	84 e1       	ldi	r24, 0x14	; 20
    3ea0:	87 d0       	rcall	.+270    	; 0x3fb0 <getNch>
    3ea2:	f8 cf       	rjmp	.-16     	; 0x3e94 <main+0x90>
    3ea4:	85 34       	cpi	r24, 0x45	; 69
    3ea6:	11 f4       	brne	.+4      	; 0x3eac <main+0xa8>
    3ea8:	85 e0       	ldi	r24, 0x05	; 5
    3eaa:	fa cf       	rjmp	.-12     	; 0x3ea0 <main+0x9c>
    3eac:	85 35       	cpi	r24, 0x55	; 85
    3eae:	41 f4       	brne	.+16     	; 0x3ec0 <main+0xbc>
    3eb0:	6c d0       	rcall	.+216    	; 0x3f8a <getch>
    3eb2:	c8 2f       	mov	r28, r24
    3eb4:	6a d0       	rcall	.+212    	; 0x3f8a <getch>
    3eb6:	d8 2f       	mov	r29, r24
    3eb8:	cc 0f       	add	r28, r28
    3eba:	dd 1f       	adc	r29, r29
    3ebc:	71 d0       	rcall	.+226    	; 0x3fa0 <verifySpace>
    3ebe:	ea cf       	rjmp	.-44     	; 0x3e94 <main+0x90>
    3ec0:	86 35       	cpi	r24, 0x56	; 86
    3ec2:	21 f4       	brne	.+8      	; 0x3ecc <main+0xc8>
    3ec4:	84 e0       	ldi	r24, 0x04	; 4
    3ec6:	74 d0       	rcall	.+232    	; 0x3fb0 <getNch>
    3ec8:	80 e0       	ldi	r24, 0x00	; 0
    3eca:	e3 cf       	rjmp	.-58     	; 0x3e92 <main+0x8e>
    3ecc:	84 36       	cpi	r24, 0x64	; 100
    3ece:	09 f0       	breq	.+2      	; 0x3ed2 <main+0xce>
    3ed0:	3a c0       	rjmp	.+116    	; 0x3f46 <main+0x142>
    3ed2:	5b d0       	rcall	.+182    	; 0x3f8a <getch>
    3ed4:	5a d0       	rcall	.+180    	; 0x3f8a <getch>
    3ed6:	18 2f       	mov	r17, r24
    3ed8:	58 d0       	rcall	.+176    	; 0x3f8a <getch>
    3eda:	08 2f       	mov	r16, r24
    3edc:	80 e6       	ldi	r24, 0x60	; 96
    3ede:	e8 2e       	mov	r14, r24
    3ee0:	f1 2c       	mov	r15, r1
    3ee2:	90 e6       	ldi	r25, 0x60	; 96
    3ee4:	a9 2e       	mov	r10, r25
    3ee6:	a1 0e       	add	r10, r17
    3ee8:	47 01       	movw	r8, r14
    3eea:	8f ef       	ldi	r24, 0xFF	; 255
    3eec:	e8 1a       	sub	r14, r24
    3eee:	f8 0a       	sbc	r15, r24
    3ef0:	4c d0       	rcall	.+152    	; 0x3f8a <getch>
    3ef2:	f4 01       	movw	r30, r8
    3ef4:	80 83       	st	Z, r24
    3ef6:	ae 10       	cpse	r10, r14
    3ef8:	f7 cf       	rjmp	.-18     	; 0x3ee8 <main+0xe4>
    3efa:	52 d0       	rcall	.+164    	; 0x3fa0 <verifySpace>
    3efc:	05 34       	cpi	r16, 0x45	; 69
    3efe:	09 f4       	brne	.+2      	; 0x3f02 <main+0xfe>
    3f00:	ff cf       	rjmp	.-2      	; 0x3f00 <main+0xfc>
    3f02:	83 e0       	ldi	r24, 0x03	; 3
    3f04:	fe 01       	movw	r30, r28
    3f06:	87 bf       	out	0x37, r24	; 55
    3f08:	e8 95       	spm
    3f0a:	07 b6       	in	r0, 0x37	; 55
    3f0c:	00 fc       	sbrc	r0, 0
    3f0e:	fd cf       	rjmp	.-6      	; 0x3f0a <main+0x106>
    3f10:	30 e0       	ldi	r19, 0x00	; 0
    3f12:	20 e0       	ldi	r18, 0x00	; 0
    3f14:	fe 01       	movw	r30, r28
    3f16:	e2 0f       	add	r30, r18
    3f18:	f3 1f       	adc	r31, r19
    3f1a:	d9 01       	movw	r26, r18
    3f1c:	a0 5a       	subi	r26, 0xA0	; 160
    3f1e:	bf 4f       	sbci	r27, 0xFF	; 255
    3f20:	8d 91       	ld	r24, X+
    3f22:	9c 91       	ld	r25, X
    3f24:	0c 01       	movw	r0, r24
    3f26:	d7 be       	out	0x37, r13	; 55
    3f28:	e8 95       	spm
    3f2a:	11 24       	eor	r1, r1
    3f2c:	2e 5f       	subi	r18, 0xFE	; 254
    3f2e:	3f 4f       	sbci	r19, 0xFF	; 255
    3f30:	12 13       	cpse	r17, r18
    3f32:	f0 cf       	rjmp	.-32     	; 0x3f14 <main+0x110>
    3f34:	fe 01       	movw	r30, r28
    3f36:	c7 be       	out	0x37, r12	; 55
    3f38:	e8 95       	spm
    3f3a:	07 b6       	in	r0, 0x37	; 55
    3f3c:	00 fc       	sbrc	r0, 0
    3f3e:	fd cf       	rjmp	.-6      	; 0x3f3a <main+0x136>
    3f40:	b7 be       	out	0x37, r11	; 55
    3f42:	e8 95       	spm
    3f44:	a7 cf       	rjmp	.-178    	; 0x3e94 <main+0x90>
    3f46:	84 37       	cpi	r24, 0x74	; 116
    3f48:	71 f4       	brne	.+28     	; 0x3f66 <main+0x162>
    3f4a:	1f d0       	rcall	.+62     	; 0x3f8a <getch>
    3f4c:	1e d0       	rcall	.+60     	; 0x3f8a <getch>
    3f4e:	f8 2e       	mov	r15, r24
    3f50:	1c d0       	rcall	.+56     	; 0x3f8a <getch>
    3f52:	26 d0       	rcall	.+76     	; 0x3fa0 <verifySpace>
    3f54:	8e 01       	movw	r16, r28
    3f56:	f8 01       	movw	r30, r16
    3f58:	85 91       	lpm	r24, Z+
    3f5a:	8f 01       	movw	r16, r30
    3f5c:	12 d0       	rcall	.+36     	; 0x3f82 <putch>
    3f5e:	fa 94       	dec	r15
    3f60:	f1 10       	cpse	r15, r1
    3f62:	f9 cf       	rjmp	.-14     	; 0x3f56 <main+0x152>
    3f64:	97 cf       	rjmp	.-210    	; 0x3e94 <main+0x90>
    3f66:	85 37       	cpi	r24, 0x75	; 117
    3f68:	31 f4       	brne	.+12     	; 0x3f76 <main+0x172>
    3f6a:	1a d0       	rcall	.+52     	; 0x3fa0 <verifySpace>
    3f6c:	8e e1       	ldi	r24, 0x1E	; 30
    3f6e:	09 d0       	rcall	.+18     	; 0x3f82 <putch>
    3f70:	84 e9       	ldi	r24, 0x94	; 148
    3f72:	07 d0       	rcall	.+14     	; 0x3f82 <putch>
    3f74:	8d cf       	rjmp	.-230    	; 0x3e90 <main+0x8c>
    3f76:	81 35       	cpi	r24, 0x51	; 81
    3f78:	09 f0       	breq	.+2      	; 0x3f7c <main+0x178>
    3f7a:	a0 cf       	rjmp	.-192    	; 0x3ebc <main+0xb8>
    3f7c:	88 e0       	ldi	r24, 0x08	; 8
    3f7e:	0c d0       	rcall	.+24     	; 0x3f98 <watchdogConfig>
    3f80:	9d cf       	rjmp	.-198    	; 0x3ebc <main+0xb8>

00003f82 <putch>:
  RS485_PORT |= _BV(RS485_BIT);
# else
  RS485_PORT &= ~_BV(RS485_BIT);
# endif
#else //not RS485
  while (!(UART_SRA & _BV(UDRE0))) {  /* Spin */ }
    3f82:	5d 9b       	sbis	0x0b, 5	; 11
    3f84:	fe cf       	rjmp	.-4      	; 0x3f82 <putch>
  UART_UDR = ch;
    3f86:	8c b9       	out	0x0c, r24	; 12
  #else
  RS485_PORT &= ~_BV(RS485_BIT);
  #endif
#endif
#endif // SOFT_UART
}
    3f88:	08 95       	ret

00003f8a <getch>:
    :
    "r25"
    );
#else
#ifndef LIN_UART
  while (!(UART_SRA & _BV(RXC0)))  {  /* Spin */ }
    3f8a:	5f 9b       	sbis	0x0b, 7	; 11
    3f8c:	fe cf       	rjmp	.-4      	; 0x3f8a <getch>
  if (!(UART_SRA & _BV(FE0))) {
    3f8e:	5c 99       	sbic	0x0b, 4	; 11
    3f90:	01 c0       	rjmp	.+2      	; 0x3f94 <getch+0xa>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    3f92:	a8 95       	wdr
  ch = UART_UDR;
    3f94:	8c b1       	in	r24, 0x0c	; 12
}
    3f96:	08 95       	ret

00003f98 <watchdogConfig>:
}

void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
    3f98:	98 e1       	ldi	r25, 0x18	; 24
    3f9a:	91 bd       	out	0x21, r25	; 33
#else //then it must be one of those newfangled ones that use CCP
  CCP=0xD8; //so write this magic number to CCP
#endif

#ifdef WDTCSR
  WDTCSR = x;
    3f9c:	81 bd       	out	0x21, r24	; 33
#else
  WDTCR= x;
#endif
}
    3f9e:	08 95       	ret

00003fa0 <verifySpace>:
  if (getch() != CRC_EOP) {
    3fa0:	f4 df       	rcall	.-24     	; 0x3f8a <getch>
    3fa2:	80 32       	cpi	r24, 0x20	; 32
    3fa4:	19 f0       	breq	.+6      	; 0x3fac <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    3fa6:	88 e0       	ldi	r24, 0x08	; 8
    3fa8:	f7 df       	rcall	.-18     	; 0x3f98 <watchdogConfig>
    3faa:	ff cf       	rjmp	.-2      	; 0x3faa <verifySpace+0xa>
  putch(STK_INSYNC);
    3fac:	84 e1       	ldi	r24, 0x14	; 20
    3fae:	e9 cf       	rjmp	.-46     	; 0x3f82 <putch>

00003fb0 <getNch>:
void getNch(uint8_t count) {
    3fb0:	cf 93       	push	r28
    3fb2:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    3fb4:	ea df       	rcall	.-44     	; 0x3f8a <getch>
    3fb6:	c1 50       	subi	r28, 0x01	; 1
    3fb8:	e9 f7       	brne	.-6      	; 0x3fb4 <getNch+0x4>
}
    3fba:	cf 91       	pop	r28
  verifySpace();
    3fbc:	f1 cf       	rjmp	.-30     	; 0x3fa0 <verifySpace>

00003fbe <do_spm>:
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
    3fbe:	fc 01       	movw	r30, r24
    3fc0:	0a 01       	movw	r0, r20
    3fc2:	67 bf       	out	0x37, r22	; 55
    3fc4:	e8 95       	spm
    3fc6:	11 24       	eor	r1, r1
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
    3fc8:	07 b6       	in	r0, 0x37	; 55
    3fca:	00 fc       	sbrc	r0, 0
    3fcc:	fd cf       	rjmp	.-6      	; 0x3fc8 <do_spm+0xa>
#if defined(RWWSRE)
  // this 'if' condition should be: (command == __BOOT_PAGE_WRITE || command == __BOOT_PAGE_ERASE)...
  // but it's tweaked a little assuming that in every command we are interested in here, there
  // must be also SELFPRGEN set. If we skip checking this bit, we save here 4B
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
    3fce:	66 70       	andi	r22, 0x06	; 6
    3fd0:	29 f0       	breq	.+10     	; 0x3fdc <do_spm+0x1e>
    3fd2:	45 2b       	or	r20, r21
    3fd4:	19 f4       	brne	.+6      	; 0x3fdc <do_spm+0x1e>
    // Reenable read access to flash
    __boot_rww_enable_short();
    3fd6:	81 e1       	ldi	r24, 0x11	; 17
    3fd8:	87 bf       	out	0x37, r24	; 55
    3fda:	e8 95       	spm
  }
#endif
}
    3fdc:	08 95       	ret
