Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080160    0.130217    0.257892    0.258434 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130217    0.000543    0.258977 v sign (out)
                                              0.258977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.258977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.108977   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080160    0.130217    0.257892    0.258434 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130217    0.000163    0.258597 v _127_/A (sg13g2_inv_8)
     1    0.056270    0.052909    0.064451    0.323048 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.052951    0.001203    0.324251 ^ signB (out)
                                              0.324251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174251   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003650    0.022098    0.152320    0.152859 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022098    0.000001    0.152860 v fanout76/A (sg13g2_buf_4)
     7    0.031814    0.037686    0.085417    0.238278 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.037686    0.000198    0.238476 v _192_/A (sg13g2_xnor2_1)
     1    0.001687    0.027296    0.058451    0.296927 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027296    0.000002    0.296929 v _294_/D (sg13g2_dfrbpq_1)
                                              0.296929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150547   clock uncertainty
                                  0.000000    0.150547   clock reconvergence pessimism
                                 -0.040637    0.109910   library hold time
                                              0.109910   data required time
---------------------------------------------------------------------------------------------
                                              0.109910   data required time
                                             -0.296929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187018   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028535    0.156489    0.157027 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028535    0.000001    0.157029 ^ fanout76/A (sg13g2_buf_4)
     7    0.032978    0.048113    0.102255    0.259284 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.048113    0.000183    0.259467 ^ _128_/A (sg13g2_inv_2)
     5    0.021248    0.042707    0.052462    0.311929 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042707    0.000007    0.311936 v _293_/D (sg13g2_dfrbpq_1)
                                              0.311936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150539   clock uncertainty
                                  0.000000    0.150539   clock reconvergence pessimism
                                 -0.045516    0.105023   library hold time
                                              0.105023   data required time
---------------------------------------------------------------------------------------------
                                              0.105023   data required time
                                             -0.311936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206913   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000143    0.284597 ^ _162_/B1 (sg13g2_a21oi_2)
     1    0.053190    0.088874    0.094068    0.378665 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.088879    0.000590    0.379255 v sine_out[20] (out)
                                              0.379255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.379255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229255   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000155    0.284610 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.053728    0.089700    0.094605    0.379214 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.089708    0.000698    0.379912 v sine_out[16] (out)
                                              0.379912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.379912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229912   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000183    0.284637 ^ _160_/A (sg13g2_nor2_2)
     1    0.053730    0.092873    0.098529    0.383167 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.092905    0.000688    0.383855 v sine_out[19] (out)
                                              0.383855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.383855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080160    0.130217    0.257892    0.258434 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130217    0.000246    0.258680 v _214_/A (sg13g2_xnor2_1)
     1    0.001948    0.029252    0.089929    0.348610 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029252    0.000003    0.348613 v _300_/D (sg13g2_dfrbpq_2)
                                              0.348613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150542   clock uncertainty
                                  0.000000    0.150542   clock reconvergence pessimism
                                 -0.041313    0.109228   library hold time
                                              0.109228   data required time
---------------------------------------------------------------------------------------------
                                              0.109228   data required time
                                             -0.348613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239385   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051123    0.000026    0.292421 ^ _281_/A (sg13g2_nor2_2)
     1    0.057038    0.094853    0.107401    0.399822 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.094882    0.001379    0.401202 v sine_out[8] (out)
                                              0.401202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.401202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251202   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000007    0.159907 v fanout53/A (sg13g2_buf_4)
     8    0.035048    0.040293    0.091644    0.251552 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.040294    0.000234    0.251786 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003628    0.046003    0.093292    0.345078 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046003    0.000009    0.345087 ^ _219_/A (sg13g2_inv_1)
     1    0.002161    0.018576    0.030019    0.375106 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018576    0.000005    0.375111 v _301_/D (sg13g2_dfrbpq_1)
                                              0.375111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150525   clock uncertainty
                                  0.000000    0.150525   clock reconvergence pessimism
                                 -0.037887    0.112638   library hold time
                                              0.112638   data required time
---------------------------------------------------------------------------------------------
                                              0.112638   data required time
                                             -0.375111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262473   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003683    0.022191    0.152392    0.152922 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022191    0.000002    0.152924 v fanout71/A (sg13g2_buf_4)
     8    0.039411    0.043373    0.090705    0.243628 v fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.043373    0.000069    0.243697 v _195_/A (sg13g2_xor2_1)
     2    0.008411    0.043411    0.085689    0.329387 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043411    0.000004    0.329390 v _196_/B (sg13g2_xor2_1)
     1    0.001808    0.024767    0.051960    0.381350 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024767    0.000002    0.381352 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150530   clock uncertainty
                                  0.000000    0.150530   clock reconvergence pessimism
                                 -0.039844    0.110686   library hold time
                                              0.110686   data required time
---------------------------------------------------------------------------------------------
                                              0.110686   data required time
                                             -0.381352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270666   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000007    0.159907 v fanout53/A (sg13g2_buf_4)
     8    0.035048    0.040293    0.091644    0.251552 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.040293    0.000069    0.251621 v _202_/B (sg13g2_xor2_1)
     2    0.009028    0.045122    0.082553    0.334173 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045122    0.000005    0.334179 v _204_/A (sg13g2_xor2_1)
     1    0.001516    0.023691    0.056376    0.390555 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023691    0.000000    0.390556 v _297_/D (sg13g2_dfrbpq_1)
                                              0.390556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150391   clock uncertainty
                                  0.000000    0.150391   clock reconvergence pessimism
                                 -0.039562    0.110830   library hold time
                                              0.110830   data required time
---------------------------------------------------------------------------------------------
                                              0.110830   data required time
                                             -0.390556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279726   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000006    0.159907 v fanout54/A (sg13g2_buf_2)
     5    0.023953    0.048480    0.097391    0.257298 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.048480    0.000122    0.257421 v _210_/A (sg13g2_xnor2_1)
     1    0.005262    0.046553    0.078162    0.335583 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046553    0.000004    0.335587 v _211_/B (sg13g2_xnor2_1)
     1    0.001800    0.027147    0.054512    0.390099 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027147    0.000002    0.390101 v _299_/D (sg13g2_dfrbpq_2)
                                              0.390101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150310   clock uncertainty
                                  0.000000    0.150310   clock reconvergence pessimism
                                 -0.040733    0.109577   library hold time
                                              0.109577   data required time
---------------------------------------------------------------------------------------------
                                              0.109577   data required time
                                             -0.390101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280524   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000006    0.159907 v fanout54/A (sg13g2_buf_2)
     5    0.023953    0.048480    0.097391    0.257298 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.048480    0.000065    0.257363 v _199_/B (sg13g2_xnor2_1)
     2    0.008695    0.065282    0.085765    0.343128 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065282    0.000011    0.343140 v _200_/B (sg13g2_xor2_1)
     1    0.001655    0.024012    0.059623    0.402763 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024012    0.000001    0.402764 v _296_/D (sg13g2_dfrbpq_1)
                                              0.402764   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150481   clock uncertainty
                                  0.000000    0.150481   clock reconvergence pessimism
                                 -0.039626    0.110855   library hold time
                                              0.110855   data required time
---------------------------------------------------------------------------------------------
                                              0.110855   data required time
                                             -0.402764   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291909   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000168    0.284622 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.053493    0.171614    0.157542    0.442164 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.171617    0.000650    0.442814 v sine_out[17] (out)
                                              0.442814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.442814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292814   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    0.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006539    0.030379    0.159376    0.159901 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030379    0.000006    0.159907 v fanout54/A (sg13g2_buf_2)
     5    0.023953    0.048480    0.097391    0.257298 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.048480    0.000112    0.257410 v _206_/B (sg13g2_xnor2_1)
     2    0.009150    0.067715    0.087781    0.345191 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067715    0.000006    0.345197 v _208_/A (sg13g2_xor2_1)
     1    0.001710    0.024283    0.065715    0.410912 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024283    0.000002    0.410914 v _298_/D (sg13g2_dfrbpq_1)
                                              0.410914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150328   clock uncertainty
                                  0.000000    0.150328   clock reconvergence pessimism
                                 -0.039775    0.110553   library hold time
                                              0.110553   data required time
---------------------------------------------------------------------------------------------
                                              0.110553   data required time
                                             -0.410914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300361   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000059    0.176119 v fanout58/A (sg13g2_buf_4)
     5    0.025198    0.033234    0.086813    0.262932 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033234    0.000070    0.263002 v fanout57/A (sg13g2_buf_2)
     5    0.022204    0.045871    0.096426    0.359428 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.045871    0.000042    0.359470 v _180_/A (sg13g2_nand2_2)
     1    0.053815    0.117426    0.111025    0.470495 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.117433    0.000700    0.471195 ^ sine_out[28] (out)
                                              0.471195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321195   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051125    0.000386    0.292782 ^ _143_/A (sg13g2_nor2_2)
     2    0.011754    0.035287    0.050400    0.343182 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.035287    0.000012    0.343194 v _147_/A (sg13g2_nand2_2)
     2    0.013447    0.038555    0.043780    0.386974 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.038555    0.000074    0.387048 ^ _275_/B (sg13g2_nor2_2)
     1    0.052970    0.088467    0.092079    0.479127 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.088472    0.000543    0.479670 v sine_out[3] (out)
                                              0.479670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329670   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006608    0.029487    0.159493    0.159974 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029487    0.000019    0.159993 v fanout68/A (sg13g2_buf_4)
     8    0.031758    0.037852    0.088905    0.248897 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.037854    0.000319    0.249216 v _215_/B (sg13g2_nand3_1)
     2    0.006328    0.042142    0.052375    0.301592 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.042142    0.000004    0.301596 ^ _284_/B (sg13g2_and2_2)
     1    0.055715    0.123660    0.186484    0.488079 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.123667    0.001086    0.489165 ^ sine_out[12] (out)
                                              0.489165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339165   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000200    0.266247 ^ _140_/B (sg13g2_nor2_2)
     5    0.025558    0.051500    0.069065    0.335312 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.051500    0.000216    0.335528 v _144_/A (sg13g2_nand2_2)
     2    0.014752    0.043919    0.051176    0.386704 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.043919    0.000086    0.386790 ^ _212_/B (sg13g2_nor2_2)
     2    0.059042    0.098465    0.102005    0.488795 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.098480    0.001036    0.489832 v sine_out[2] (out)
                                              0.489832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339832   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028535    0.156489    0.157027 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028535    0.000001    0.157029 ^ fanout76/A (sg13g2_buf_4)
     7    0.032978    0.048113    0.102255    0.259284 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.048113    0.000183    0.259467 ^ _128_/A (sg13g2_inv_2)
     5    0.021248    0.042707    0.052462    0.311929 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042707    0.000150    0.312079 v _138_/A (sg13g2_nor2_2)
     2    0.012569    0.070839    0.082285    0.394364 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.070839    0.000016    0.394380 ^ _279_/B (sg13g2_nor2_2)
     1    0.052334    0.092507    0.110622    0.505002 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.092508    0.000421    0.505423 v sine_out[7] (out)
                                              0.505423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355423   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006608    0.029487    0.159493    0.159974 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029487    0.000018    0.159992 v fanout69/A (sg13g2_buf_1)
     4    0.016863    0.060429    0.096466    0.256459 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.060429    0.000082    0.256540 v _173_/B1 (sg13g2_o21ai_1)
     2    0.007827    0.054541    0.065826    0.322367 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.054541    0.000026    0.322393 ^ _174_/B (sg13g2_nand2_1)
     1    0.005907    0.048847    0.068044    0.390437 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.048847    0.000009    0.390446 v _175_/B (sg13g2_nand2_2)
     1    0.052728    0.115425    0.115114    0.505560 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.115428    0.000497    0.506058 ^ sine_out[26] (out)
                                              0.506058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356058   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051126    0.000442    0.292837 ^ _130_/B (sg13g2_nor2_1)
     2    0.010102    0.043012    0.056041    0.348878 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043012    0.000023    0.348901 v _136_/B (sg13g2_nand2b_2)
     4    0.024978    0.062165    0.064641    0.413542 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.062165    0.000049    0.413592 ^ _276_/A (sg13g2_nor2_2)
     1    0.052790    0.094795    0.109671    0.523263 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.094827    0.000513    0.523776 v sine_out[4] (out)
                                              0.523776   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373776   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051126    0.000442    0.292837 ^ _130_/B (sg13g2_nor2_1)
     2    0.010102    0.043012    0.056041    0.348878 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043012    0.000023    0.348901 v _136_/B (sg13g2_nand2b_2)
     4    0.024978    0.062165    0.064641    0.413542 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.062165    0.000061    0.413603 ^ _277_/A (sg13g2_nor2_2)
     1    0.052829    0.094854    0.109712    0.523315 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.094886    0.000521    0.523836 v sine_out[5] (out)
                                              0.523836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373836   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051126    0.000442    0.292837 ^ _130_/B (sg13g2_nor2_1)
     2    0.010102    0.043012    0.056041    0.348878 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043012    0.000023    0.348901 v _136_/B (sg13g2_nand2b_2)
     4    0.024978    0.062165    0.064641    0.413542 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.062166    0.000090    0.413632 ^ _278_/A (sg13g2_nor2_2)
     1    0.053847    0.096378    0.110782    0.524414 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.096386    0.000728    0.525142 v sine_out[6] (out)
                                              0.525142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.525142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375142   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050882    0.000420    0.263670 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010453    0.055339    0.093624    0.357295 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.055339    0.000010    0.357304 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.053270    0.091684    0.168467    0.525772 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.091716    0.000609    0.526381 v sine_out[18] (out)
                                              0.526381   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.526381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376381   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039649    0.000417    0.241285 v _151_/B (sg13g2_nand2_2)
     5    0.017791    0.047920    0.057075    0.298360 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.047920    0.000003    0.298363 ^ _166_/B (sg13g2_nor2_1)
     1    0.005618    0.030378    0.042530    0.340893 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.030378    0.000003    0.340896 v _167_/B (sg13g2_nor2_2)
     1    0.052996    0.229558    0.190477    0.531373 ^ _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.229560    0.000555    0.531927 ^ sine_out[23] (out)
                                              0.531927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381927   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000200    0.266247 ^ _140_/B (sg13g2_nor2_2)
     5    0.025558    0.051500    0.069065    0.335312 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.051500    0.000066    0.335378 v _169_/A (sg13g2_nand2_1)
     1    0.006149    0.041228    0.048415    0.383793 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.041228    0.000004    0.383797 ^ _170_/B (sg13g2_nand2_2)
     1    0.053417    0.164521    0.157579    0.541376 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.164524    0.000641    0.542017 v sine_out[24] (out)
                                              0.542017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.542017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000048    0.176108 v fanout55/A (sg13g2_buf_4)
     8    0.035394    0.040677    0.093797    0.269905 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.040680    0.000380    0.270285 v _143_/A (sg13g2_nor2_2)
     2    0.012417    0.070070    0.081114    0.351399 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.070070    0.000013    0.351412 ^ _147_/A (sg13g2_nand2_2)
     2    0.012675    0.055588    0.070641    0.422053 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.055588    0.000067    0.422120 v _149_/B (sg13g2_nand2_2)
     1    0.054336    0.122734    0.120942    0.543062 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.122742    0.000827    0.543889 ^ sine_out[15] (out)
                                              0.543889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.543889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393889   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000200    0.266247 ^ _140_/B (sg13g2_nor2_2)
     5    0.025558    0.051500    0.069065    0.335312 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.051500    0.000216    0.335528 v _144_/A (sg13g2_nand2_2)
     2    0.014752    0.043919    0.051176    0.386704 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.043919    0.000034    0.386738 ^ _145_/B (sg13g2_nand2_2)
     1    0.053949    0.166176    0.159921    0.546660 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.166180    0.000748    0.547407 v sine_out[14] (out)
                                              0.547407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.547407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397407   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000198    0.341747 v _282_/A1 (sg13g2_a21oi_2)
     1    0.053124    0.177842    0.207416    0.549164 ^ _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.177844    0.000580    0.549744 ^ sine_out[10] (out)
                                              0.549744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399744   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000187    0.341736 v _283_/A1 (sg13g2_a21oi_2)
     1    0.053197    0.178056    0.207619    0.549355 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.178059    0.000594    0.549949 ^ sine_out[11] (out)
                                              0.549949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399949   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000213    0.341762 v _280_/A1 (sg13g2_a21oi_2)
     1    0.053445    0.178782    0.208307    0.550069 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.178785    0.000640    0.550709 ^ sine_out[9] (out)
                                              0.550709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.550709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400709   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039650    0.000437    0.241305 v fanout64/A (sg13g2_buf_4)
     8    0.040952    0.044928    0.100244    0.341549 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.044928    0.000195    0.341744 v _139_/A1 (sg13g2_a21oi_2)
     1    0.053553    0.179100    0.208602    0.550346 ^ _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.179104    0.000668    0.551014 ^ sine_out[13] (out)
                                              0.551014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.551014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401014   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000050    0.180330 ^ fanout55/A (sg13g2_buf_4)
     8    0.035729    0.051123    0.112065    0.292395 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051124    0.000306    0.292702 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.055516    0.319179    0.276004    0.568705 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.319184    0.001062    0.569767 v sine_out[1] (out)
                                              0.569767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.569767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419767   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000059    0.176119 v fanout58/A (sg13g2_buf_4)
     5    0.025198    0.033234    0.086813    0.262932 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033234    0.000070    0.263002 v fanout57/A (sg13g2_buf_2)
     5    0.022204    0.045871    0.096426    0.359428 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.045871    0.000013    0.359441 v fanout56/A (sg13g2_buf_4)
     8    0.044320    0.047583    0.105654    0.465094 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.047583    0.000171    0.465266 v _172_/A (sg13g2_nand2_2)
     1    0.053724    0.117407    0.111838    0.577103 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.117413    0.000704    0.577807 ^ sine_out[25] (out)
                                              0.577807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.577807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427807   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000097    0.180377 ^ _255_/A (sg13g2_nor4_1)
     1    0.003640    0.034623    0.047057    0.227435 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034623    0.000009    0.227443 v _256_/B2 (sg13g2_a22oi_1)
     1    0.055542    0.469786    0.364911    0.592354 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.469789    0.001063    0.593417 ^ sine_out[0] (out)
                                              0.593417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.593417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443417   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.013957    0.034463    0.175750    0.176060 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034463    0.000059    0.176119 v fanout58/A (sg13g2_buf_4)
     5    0.025198    0.033234    0.086813    0.262932 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033234    0.000070    0.263002 v fanout57/A (sg13g2_buf_2)
     5    0.022204    0.045871    0.096426    0.359428 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.045871    0.000013    0.359441 v fanout56/A (sg13g2_buf_4)
     8    0.044320    0.047583    0.105654    0.465094 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.047583    0.000095    0.465189 v _165_/B1 (sg13g2_a21oi_2)
     1    0.052600    0.170780    0.153141    0.618331 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.170781    0.000475    0.618805 ^ sine_out[22] (out)
                                              0.618805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.618805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.468805   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000072    0.284526 ^ fanout57/A (sg13g2_buf_2)
     5    0.022979    0.056825    0.101123    0.385649 ^ fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056825    0.000013    0.385663 ^ fanout56/A (sg13g2_buf_4)
     8    0.045814    0.060994    0.128107    0.513770 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.060994    0.000003    0.513773 ^ _164_/B1 (sg13g2_a21oi_2)
     1    0.053424    0.091917    0.105603    0.619376 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.091949    0.000641    0.620017 v sine_out[21] (out)
                                              0.620017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000072    0.284526 ^ fanout57/A (sg13g2_buf_2)
     5    0.022979    0.056825    0.101123    0.385649 ^ fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056825    0.000006    0.385655 ^ _181_/B (sg13g2_and2_2)
     4    0.019726    0.058060    0.134816    0.520471 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.058060    0.000014    0.520485 ^ _184_/B1 (sg13g2_a21oi_2)
     1    0.052725    0.090434    0.103141    0.623626 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.090462    0.000497    0.624123 v sine_out[29] (out)
                                              0.624123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.624123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474123   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    0.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.014516    0.042683    0.179970    0.180280 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042683    0.000061    0.180341 ^ fanout58/A (sg13g2_buf_4)
     5    0.025915    0.042067    0.104113    0.284454 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042067    0.000072    0.284526 ^ fanout57/A (sg13g2_buf_2)
     5    0.022979    0.056825    0.101123    0.385649 ^ fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.056825    0.000006    0.385655 ^ _181_/B (sg13g2_and2_2)
     4    0.019726    0.058060    0.134816    0.520471 ^ _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.058060    0.000010    0.520482 ^ _186_/B1 (sg13g2_a21oi_2)
     1    0.053058    0.090936    0.103482    0.623964 v _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.090966    0.000563    0.624527 v sine_out[30] (out)
                                              0.624527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.624527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474527   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050882    0.000420    0.263670 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010453    0.055339    0.093624    0.357295 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.055339    0.000015    0.357309 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.052717    0.305163    0.270896    0.628205 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.305164    0.000496    0.628702 v sine_out[27] (out)
                                              0.628702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478702   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050880    0.000207    0.263457 ^ fanout66/A (sg13g2_buf_4)
     8    0.032744    0.048559    0.114141    0.377599 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.048559    0.000075    0.377674 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.053661    0.310666    0.279967    0.657640 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.310668    0.000684    0.658325 v sine_out[32] (out)
                                              0.658325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508325   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    0.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003997    0.028660    0.156575    0.157105 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028660    0.000002    0.157107 ^ fanout71/A (sg13g2_buf_4)
     8    0.041100    0.055808    0.108939    0.266046 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.055808    0.000188    0.266234 ^ fanout70/A (sg13g2_buf_4)
     8    0.034846    0.050662    0.118486    0.384720 ^ fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.050662    0.000201    0.384922 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.054463    0.315174    0.284134    0.669056 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.315177    0.000848    0.669904 v sine_out[31] (out)
                                              0.669904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519904   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000205    0.537236 ^ _226_/A (sg13g2_xor2_1)
     3    0.010072    0.112236    0.142806    0.680042 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.112236    0.000005    0.680047 ^ _240_/B (sg13g2_nand2_1)
     3    0.009029    0.071610    0.101576    0.781623 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.071610    0.000012    0.781635 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003202    0.068469    0.077808    0.859443 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.068469    0.000003    0.859446 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003225    0.046144    0.042915    0.902360 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046144    0.000003    0.902363 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003409    0.058786    0.079231    0.981594 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058786    0.000005    0.981598 ^ _273_/A (sg13g2_nor2_1)
     1    0.003223    0.028915    0.044843    1.026441 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.028915    0.000004    1.026445 v _274_/B1 (sg13g2_a22oi_1)
     1    0.055516    0.483097    0.378919    1.405363 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.483100    0.001062    1.406425 ^ sine_out[1] (out)
                                              1.406425   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.406425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443575   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000031    0.682388 ^ _185_/B (sg13g2_nor2_2)
     5    0.023689    0.083562    0.124392    0.806780 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083562    0.000030    0.806809 v _254_/B (sg13g2_nor3_1)
     1    0.003459    0.088588    0.114431    0.921240 ^ _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.088588    0.000006    0.921246 ^ _255_/D (sg13g2_nor4_1)
     1    0.003640    0.043071    0.056778    0.978024 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.043071    0.000009    0.978033 v _256_/B2 (sg13g2_a22oi_1)
     1    0.055542    0.483563    0.377101    1.355133 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.483566    0.001063    1.356197 ^ sine_out[0] (out)
                                              1.356197   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.356197   data arrival time
---------------------------------------------------------------------------------------------
                                              1.493803   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000031    0.682388 ^ _185_/B (sg13g2_nor2_2)
     5    0.023689    0.083562    0.124392    0.806780 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083562    0.000107    0.806887 v _189_/A2 (sg13g2_o21ai_1)
     1    0.053661    0.543863    0.454060    1.260947 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.543864    0.000684    1.261631 ^ sine_out[32] (out)
                                              1.261631   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.261631   data arrival time
---------------------------------------------------------------------------------------------
                                              1.588369   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000013    0.367711 v _140_/A (sg13g2_nor2_2)
     5    0.026449    0.124231    0.135768    0.503479 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124231    0.000225    0.503704 ^ _152_/B (sg13g2_nor2_2)
     4    0.023868    0.063690    0.096973    0.600678 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.063690    0.000091    0.600769 v _155_/B1 (sg13g2_a221oi_1)
     1    0.053493    0.709154    0.578660    1.179428 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.709154    0.000650    1.180079 ^ sine_out[17] (out)
                                              1.180079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.180079   data arrival time
---------------------------------------------------------------------------------------------
                                              1.669922   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000145    0.537176 ^ _132_/A (sg13g2_nand2_2)
     4    0.014433    0.058150    0.069637    0.606813 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058150    0.000037    0.606850 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028016    0.299531    0.266193    0.873043 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.299531    0.000135    0.873178 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.052725    0.208628    0.274053    1.147231 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.208628    0.000497    1.147728 v sine_out[29] (out)
                                              1.147728   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.147728   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702272   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000145    0.537176 ^ _132_/A (sg13g2_nand2_2)
     4    0.014433    0.058150    0.069637    0.606813 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058150    0.000037    0.606850 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028016    0.299531    0.266193    0.873043 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.299531    0.000138    0.873180 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.053424    0.195425    0.265842    1.139023 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.195425    0.000641    1.139664 v sine_out[21] (out)
                                              1.139664   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.139664   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710336   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000145    0.537176 ^ _132_/A (sg13g2_nand2_2)
     4    0.014433    0.058150    0.069637    0.606813 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058150    0.000037    0.606850 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028016    0.299531    0.266193    0.873043 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.299531    0.000057    0.873099 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.053124    0.194608    0.265175    1.138274 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.194608    0.000580    1.138854 v sine_out[10] (out)
                                              1.138854   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.138854   data arrival time
---------------------------------------------------------------------------------------------
                                              1.711146   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000145    0.537176 ^ _132_/A (sg13g2_nand2_2)
     4    0.014433    0.058150    0.069637    0.606813 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058150    0.000037    0.606850 v _163_/A2 (sg13g2_o21ai_1)
     4    0.028016    0.299531    0.266193    0.873043 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.299531    0.000050    0.873092 ^ _276_/B (sg13g2_nor2_2)
     1    0.052790    0.146065    0.205252    1.078345 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.146065    0.000513    1.078858 v sine_out[4] (out)
                                              1.078858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.078858   data arrival time
---------------------------------------------------------------------------------------------
                                              1.771142   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000048    0.367746 v _137_/B (sg13g2_nand3_1)
     5    0.023656    0.113631    0.122964    0.490709 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.113631    0.000104    0.490813 ^ _156_/B (sg13g2_nand2b_1)
     2    0.009897    0.078713    0.108178    0.598991 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078713    0.000014    0.599005 v _176_/A2 (sg13g2_o21ai_1)
     1    0.052717    0.534805    0.445459    1.044464 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.534805    0.000496    1.044960 ^ sine_out[27] (out)
                                              1.044960   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.044960   data arrival time
---------------------------------------------------------------------------------------------
                                              1.805040   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000031    0.682388 ^ _185_/B (sg13g2_nor2_2)
     5    0.023689    0.083562    0.124392    0.806780 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083562    0.000114    0.806894 v _186_/A2 (sg13g2_a21oi_2)
     1    0.053058    0.237540    0.231087    1.037981 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.237541    0.000563    1.038545 ^ sine_out[30] (out)
                                              1.038545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.038545   data arrival time
---------------------------------------------------------------------------------------------
                                              1.811456   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000031    0.682388 ^ _185_/B (sg13g2_nor2_2)
     5    0.023689    0.083562    0.124392    0.806780 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083562    0.000007    0.806786 v _278_/B (sg13g2_nor2_2)
     1    0.053847    0.234342    0.216867    1.023653 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.234345    0.000728    1.024381 ^ sine_out[6] (out)
                                              1.024381   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.024381   data arrival time
---------------------------------------------------------------------------------------------
                                              1.825619   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000032    0.682389 ^ _147_/B (sg13g2_nand2_2)
     2    0.012675    0.069532    0.111591    0.793980 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069532    0.000070    0.794050 v _275_/B (sg13g2_nor2_2)
     1    0.052970    0.230450    0.208096    1.002146 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.230452    0.000543    1.002689 ^ sine_out[3] (out)
                                              1.002689   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.002689   data arrival time
---------------------------------------------------------------------------------------------
                                              1.847311   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039646    0.000198    0.241067 v fanout66/A (sg13g2_buf_4)
     8    0.031980    0.038246    0.094037    0.335103 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.038246    0.000150    0.335253 v _142_/A (sg13g2_or2_1)
     7    0.031756    0.109504    0.184205    0.519458 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.109504    0.000069    0.519528 v _187_/A2 (sg13g2_o21ai_1)
     1    0.054463    0.551752    0.471372    0.990900 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.551754    0.000848    0.991748 ^ sine_out[31] (out)
                                              0.991748   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.991748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.858253   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000091    0.537122 ^ _141_/A (sg13g2_or2_1)
     3    0.011002    0.053883    0.102963    0.640086 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.053883    0.000002    0.640088 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.007380    0.062745    0.078225    0.718313 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.062745    0.000025    0.718337 v _174_/B (sg13g2_nand2_1)
     1    0.006385    0.047385    0.058762    0.777100 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.047385    0.000010    0.777109 ^ _175_/B (sg13g2_nand2_2)
     1    0.052728    0.164285    0.159139    0.936249 v _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.164287    0.000497    0.936746 v sine_out[26] (out)
                                              0.936746   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.936746   data arrival time
---------------------------------------------------------------------------------------------
                                              1.913254   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039646    0.000198    0.241067 v fanout66/A (sg13g2_buf_4)
     8    0.031980    0.038246    0.094037    0.335103 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.038246    0.000150    0.335253 v _142_/A (sg13g2_or2_1)
     7    0.031756    0.109504    0.184205    0.519458 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.109504    0.000160    0.519619 v _143_/B (sg13g2_nor2_2)
     2    0.012417    0.082428    0.096479    0.616098 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.082428    0.000011    0.616109 ^ _144_/B (sg13g2_nand2_2)
     2    0.013980    0.067745    0.084286    0.700395 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.067745    0.000082    0.700476 v _212_/B (sg13g2_nor2_2)
     2    0.059284    0.255722    0.225380    0.925856 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.255728    0.001037    0.926893 ^ sine_out[2] (out)
                                              0.926893   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.926893   data arrival time
---------------------------------------------------------------------------------------------
                                              1.923107   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000050    0.396179 ^ _137_/B (sg13g2_nand3_1)
     5    0.022991    0.207983    0.218631    0.614810 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207983    0.000165    0.614974 v _138_/B (sg13g2_nor2_2)
     2    0.012569    0.100484    0.119966    0.734940 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.100484    0.000023    0.734963 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.053553    0.168352    0.190505    0.925468 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.168404    0.000668    0.926136 v sine_out[13] (out)
                                              0.926136   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.926136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.923864   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000032    0.682389 ^ _147_/B (sg13g2_nand2_2)
     2    0.012675    0.069532    0.111591    0.793980 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069532    0.000067    0.794047 v _149_/B (sg13g2_nand2_2)
     1    0.054336    0.127457    0.128722    0.922769 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.127465    0.000827    0.923596 ^ sine_out[15] (out)
                                              0.923596   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.923596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.926404   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000107    0.480427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018919    0.219512    0.201930    0.682357 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.219512    0.000032    0.682389 ^ _171_/A (sg13g2_nand2_1)
     1    0.005891    0.078879    0.102941    0.785330 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.078879    0.000009    0.785339 v _172_/B (sg13g2_nand2_2)
     1    0.053724    0.123592    0.133138    0.918477 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.123597    0.000704    0.919181 ^ sine_out[25] (out)
                                              0.919181   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.919181   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930819   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000050    0.396179 ^ _137_/B (sg13g2_nand3_1)
     5    0.022991    0.207983    0.218631    0.614810 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207983    0.000101    0.614910 v _156_/B (sg13g2_nand2b_1)
     2    0.010453    0.090869    0.116698    0.731609 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.090869    0.000010    0.731618 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.053270    0.166972    0.185553    0.917171 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.166975    0.000610    0.917781 v sine_out[18] (out)
                                              0.917781   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.917781   data arrival time
---------------------------------------------------------------------------------------------
                                              1.932220   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000050    0.396179 ^ _137_/B (sg13g2_nand3_1)
     5    0.022991    0.207983    0.218631    0.614810 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207983    0.000165    0.614974 v _138_/B (sg13g2_nor2_2)
     2    0.012569    0.100484    0.119966    0.734940 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.100484    0.000016    0.734956 ^ _279_/B (sg13g2_nor2_2)
     1    0.052334    0.097496    0.127705    0.862661 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.097496    0.000421    0.863083 v sine_out[7] (out)
                                              0.863083   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.863083   data arrival time
---------------------------------------------------------------------------------------------
                                              1.986918   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000050    0.396179 ^ _137_/B (sg13g2_nand3_1)
     5    0.022991    0.207983    0.218631    0.614810 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.207983    0.000095    0.614904 v _166_/A (sg13g2_nor2_1)
     1    0.005912    0.087764    0.116934    0.731839 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.087764    0.000003    0.731842 ^ _167_/B (sg13g2_nor2_2)
     1    0.052996    0.096151    0.121407    0.853249 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.096153    0.000554    0.853803 v sine_out[23] (out)
                                              0.853803   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.853803   data arrival time
---------------------------------------------------------------------------------------------
                                              1.996197   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002892    0.019502    0.150261    0.150589 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019502    0.000006    0.150596 v fanout63/A (sg13g2_buf_1)
     5    0.021904    0.075670    0.104479    0.255075 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.075670    0.000071    0.255146 v fanout62/A (sg13g2_buf_1)
     4    0.016681    0.060629    0.116038    0.371184 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.060629    0.000005    0.371190 v fanout60/A (sg13g2_buf_4)
     8    0.035088    0.041049    0.106338    0.477527 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041049    0.000066    0.477593 v _178_/B1 (sg13g2_a21oi_1)
     1    0.006275    0.082289    0.084101    0.561695 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.082289    0.000007    0.561702 ^ _179_/B (sg13g2_nand2_2)
     2    0.011580    0.050327    0.078472    0.640174 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.050327    0.000026    0.640200 v _281_/B (sg13g2_nor2_2)
     1    0.057038    0.246450    0.210689    0.850889 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.246461    0.001381    0.852270 ^ sine_out[8] (out)
                                              0.852270   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.852270   data arrival time
---------------------------------------------------------------------------------------------
                                              1.997730   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000060    0.367757 v fanout72/A (sg13g2_buf_4)
     8    0.036649    0.042437    0.112563    0.480320 v fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.042437    0.000048    0.480368 v _158_/B (sg13g2_nor2_2)
     3    0.012485    0.069967    0.074412    0.554780 ^ _158_/Y (sg13g2_nor2_2)
                                                         _122_ (net)
                      0.069967    0.000009    0.554790 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005852    0.068523    0.084382    0.639171 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.068523    0.000008    0.639180 v _160_/B (sg13g2_nor2_2)
     1    0.053730    0.233494    0.209756    0.848936 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.233497    0.000688    0.849625 ^ sine_out[19] (out)
                                              0.849625   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.849625   data arrival time
---------------------------------------------------------------------------------------------
                                              2.000376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050880    0.000207    0.263457 ^ fanout66/A (sg13g2_buf_4)
     8    0.032744    0.048559    0.114141    0.377599 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.048559    0.000153    0.377751 ^ _142_/A (sg13g2_or2_1)
     7    0.033183    0.140139    0.163990    0.541741 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.140139    0.000167    0.541909 ^ _143_/B (sg13g2_nor2_2)
     2    0.011754    0.048593    0.071757    0.613666 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.048593    0.000010    0.613676 v _144_/B (sg13g2_nand2_2)
     2    0.014752    0.046535    0.055803    0.669479 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.046535    0.000034    0.669513 ^ _145_/B (sg13g2_nand2_2)
     1    0.053949    0.179722    0.161167    0.830680 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.179722    0.000748    0.831427 v sine_out[14] (out)
                                              0.831427   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.831427   data arrival time
---------------------------------------------------------------------------------------------
                                              2.018573   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004372    0.030101    0.157532    0.157923 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.030101    0.000008    0.157931 ^ fanout67/A (sg13g2_buf_4)
     8    0.035836    0.050880    0.105319    0.263250 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.050880    0.000207    0.263457 ^ fanout66/A (sg13g2_buf_4)
     8    0.032744    0.048559    0.114141    0.377599 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.048559    0.000153    0.377751 ^ _142_/A (sg13g2_or2_1)
     7    0.033183    0.140139    0.163990    0.541741 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.140139    0.000089    0.541830 ^ _168_/B (sg13g2_nor2_1)
     2    0.006499    0.049725    0.071559    0.613389 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.049725    0.000011    0.613400 v _169_/B (sg13g2_nand2_1)
     1    0.006149    0.044016    0.053016    0.666416 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.044016    0.000004    0.666420 ^ _170_/B (sg13g2_nand2_2)
     1    0.053417    0.166277    0.158906    0.825326 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.166280    0.000641    0.825967 v sine_out[24] (out)
                                              0.825967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.825967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.024033   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000013    0.367711 v _140_/A (sg13g2_nor2_2)
     5    0.026449    0.124231    0.135768    0.503479 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124231    0.000225    0.503704 ^ _152_/B (sg13g2_nor2_2)
     4    0.023868    0.063690    0.096973    0.600678 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.063690    0.000023    0.600700 v _283_/A2 (sg13g2_a21oi_2)
     1    0.053197    0.241124    0.223022    0.823722 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.241126    0.000594    0.824317 ^ sine_out[11] (out)
                                              0.824317   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.824317   data arrival time
---------------------------------------------------------------------------------------------
                                              2.025684   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000033    0.246481 v fanout73/A (sg13g2_buf_1)
     5    0.020237    0.071195    0.121217    0.367698 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.071195    0.000013    0.367711 v _140_/A (sg13g2_nor2_2)
     5    0.026449    0.124231    0.135768    0.503479 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124231    0.000225    0.503704 ^ _152_/B (sg13g2_nor2_2)
     4    0.023868    0.063690    0.096973    0.600678 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.063690    0.000098    0.600776 v _165_/A2 (sg13g2_a21oi_2)
     1    0.052600    0.235709    0.221369    0.822145 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.235711    0.000475    0.822619 ^ sine_out[22] (out)
                                              0.822619   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.822619   data arrival time
---------------------------------------------------------------------------------------------
                                              2.027380   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002892    0.019502    0.150261    0.150589 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019502    0.000006    0.150596 v fanout63/A (sg13g2_buf_1)
     5    0.021904    0.075670    0.104479    0.255075 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.075670    0.000217    0.255291 v fanout59/A (sg13g2_buf_4)
     8    0.033820    0.040480    0.112766    0.368058 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040480    0.000120    0.368178 v _130_/A (sg13g2_nor2_1)
     2    0.010296    0.104988    0.103804    0.471982 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.104988    0.000024    0.472006 ^ _136_/B (sg13g2_nand2b_2)
     4    0.025344    0.097493    0.115913    0.587919 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.097493    0.000062    0.587981 v _277_/A (sg13g2_nor2_2)
     1    0.052829    0.229733    0.223258    0.811239 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.229735    0.000521    0.811760 ^ sine_out[5] (out)
                                              0.811760   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.811760   data arrival time
---------------------------------------------------------------------------------------------
                                              2.038240   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002951    0.024144    0.153338    0.153666 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024144    0.000006    0.153673 ^ fanout63/A (sg13g2_buf_1)
     5    0.022261    0.097715    0.114278    0.267951 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.097715    0.000073    0.268024 ^ fanout62/A (sg13g2_buf_1)
     4    0.017203    0.078655    0.131179    0.399203 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078655    0.000009    0.399212 ^ fanout61/A (sg13g2_buf_1)
     4    0.012663    0.060751    0.109722    0.508934 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.060751    0.000024    0.508959 ^ _150_/A (sg13g2_and2_2)
     3    0.018448    0.054304    0.131538    0.640497 ^ _150_/X (sg13g2_and2_2)
                                                         _116_ (net)
                      0.054304    0.000032    0.640529 ^ _162_/A1 (sg13g2_a21oi_2)
     1    0.053190    0.166285    0.165659    0.806187 v _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.166288    0.000590    0.806777 v sine_out[20] (out)
                                              0.806777   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.806777   data arrival time
---------------------------------------------------------------------------------------------
                                              2.043223   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002951    0.024144    0.153338    0.153666 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024144    0.000006    0.153673 ^ fanout63/A (sg13g2_buf_1)
     5    0.022261    0.097715    0.114278    0.267951 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.097715    0.000073    0.268024 ^ fanout62/A (sg13g2_buf_1)
     4    0.017203    0.078655    0.131179    0.399203 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078655    0.000005    0.399208 ^ fanout60/A (sg13g2_buf_4)
     8    0.035231    0.051671    0.131170    0.530378 ^ fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.051671    0.000067    0.530445 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.005797    0.060735    0.044869    0.575313 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.060735    0.000007    0.575320 v _179_/B (sg13g2_nand2_2)
     2    0.012352    0.044316    0.056487    0.631807 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.044316    0.000028    0.631835 ^ _180_/B (sg13g2_nand2_2)
     1    0.053815    0.167170    0.159858    0.791693 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.167174    0.000700    0.792393 v sine_out[28] (out)
                                              0.792393   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.792393   data arrival time
---------------------------------------------------------------------------------------------
                                              2.057607   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039646    0.000198    0.241067 v fanout66/A (sg13g2_buf_4)
     8    0.031980    0.038246    0.094037    0.335103 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.038246    0.000150    0.335253 v _142_/A (sg13g2_or2_1)
     7    0.031756    0.109504    0.184205    0.519458 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.109504    0.000079    0.519538 v _148_/A2 (sg13g2_a21oi_2)
     1    0.053728    0.241164    0.243161    0.762699 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.241167    0.000699    0.763397 ^ sine_out[16] (out)
                                              0.763397   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.763397   data arrival time
---------------------------------------------------------------------------------------------
                                              2.086603   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    0.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006608    0.029487    0.159493    0.159974 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.029487    0.000019    0.159993 v fanout68/A (sg13g2_buf_4)
     8    0.031758    0.037852    0.088905    0.248897 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.037854    0.000319    0.249216 v _125_/A (sg13g2_inv_1)
     3    0.010640    0.053949    0.055474    0.304690 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.053949    0.000005    0.304695 ^ fanout52/A (sg13g2_buf_4)
     8    0.036184    0.051853    0.118585    0.423280 ^ fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.051853    0.000047    0.423327 ^ _161_/A (sg13g2_nand2_2)
     3    0.021884    0.078760    0.086507    0.509835 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.078760    0.000017    0.509852 v _280_/A2 (sg13g2_a21oi_2)
     1    0.053445    0.242113    0.230116    0.739968 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.242115    0.000640    0.740609 ^ sine_out[9] (out)
                                              0.740609   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.740609   data arrival time
---------------------------------------------------------------------------------------------
                                              2.109392   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    0.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002892    0.019502    0.150261    0.150589 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019502    0.000006    0.150596 v fanout63/A (sg13g2_buf_1)
     5    0.021904    0.075670    0.104479    0.255075 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.075670    0.000217    0.255291 v fanout59/A (sg13g2_buf_4)
     8    0.033820    0.040480    0.112766    0.368058 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040480    0.000120    0.368178 v _130_/A (sg13g2_nor2_1)
     2    0.010296    0.104988    0.103804    0.471982 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.104988    0.000010    0.471993 ^ _284_/A (sg13g2_and2_2)
     1    0.055715    0.124152    0.212045    0.684038 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.124160    0.001086    0.685123 ^ sine_out[12] (out)
                                              0.685123   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.685123   data arrival time
---------------------------------------------------------------------------------------------
                                              2.164877   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081029    0.169888    0.278295    0.278837 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.169888    0.000165    0.279002 ^ _127_/A (sg13g2_inv_8)
     1    0.056270    0.051724    0.070691    0.349693 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.051765    0.001202    0.350895 v signB (out)
                                              0.350895   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.350895   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499105   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    0.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081029    0.169888    0.278295    0.278837 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.169888    0.000545    0.279382 ^ sign (out)
                                              0.279382   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.279382   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570618   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039646    0.000198    0.241067 v fanout66/A (sg13g2_buf_4)
     8    0.031980    0.038246    0.094037    0.335103 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.038246    0.000150    0.335253 v _142_/A (sg13g2_or2_1)
     7    0.031756    0.109504    0.184205    0.519458 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.109504    0.000160    0.519619 v _143_/B (sg13g2_nor2_2)
     2    0.012417    0.082428    0.096479    0.616098 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.082428    0.000011    0.616109 ^ _144_/B (sg13g2_nand2_2)
     2    0.013980    0.067745    0.084286    0.700395 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.067745    0.000082    0.700476 v _212_/B (sg13g2_nor2_2)
     2    0.059284    0.255722    0.225380    0.925856 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.255722    0.000008    0.925865 ^ _213_/C (sg13g2_nand3_1)
     2    0.009481    0.120358    0.173433    1.099298 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.120358    0.000031    1.099329 v _214_/B (sg13g2_xnor2_1)
     1    0.001948    0.047379    0.114317    1.213646 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047379    0.000003    1.213649 v _300_/D (sg13g2_dfrbpq_2)
                                              1.213649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001083    0.000542    5.000542 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850542   clock uncertainty
                                  0.000000    4.850542   clock reconvergence pessimism
                                 -0.127314    4.723228   library setup time
                                              4.723228   data required time
---------------------------------------------------------------------------------------------
                                              4.723228   data required time
                                             -1.213649   data arrival time
---------------------------------------------------------------------------------------------
                                              3.509579   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    0.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004058    0.022567    0.153174    0.153565 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022567    0.000007    0.153572 v fanout67/A (sg13g2_buf_4)
     8    0.034372    0.039646    0.087296    0.240868 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.039646    0.000198    0.241067 v fanout66/A (sg13g2_buf_4)
     8    0.031980    0.038246    0.094037    0.335103 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.038246    0.000150    0.335253 v _142_/A (sg13g2_or2_1)
     7    0.031756    0.109504    0.184205    0.519458 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.109504    0.000160    0.519619 v _143_/B (sg13g2_nor2_2)
     2    0.012417    0.082428    0.096479    0.616098 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.082428    0.000011    0.616109 ^ _144_/B (sg13g2_nand2_2)
     2    0.013980    0.067745    0.084286    0.700395 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.067745    0.000082    0.700476 v _212_/B (sg13g2_nor2_2)
     2    0.059284    0.255722    0.225380    0.925856 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.255722    0.000008    0.925865 ^ _213_/C (sg13g2_nand3_1)
     2    0.009481    0.120358    0.173433    1.099298 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.120358    0.000028    1.099326 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003628    0.074401    0.066099    1.165425 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.074401    0.000009    1.165434 ^ _219_/A (sg13g2_inv_1)
     1    0.002161    0.023925    0.037717    1.203151 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023925    0.000005    1.203156 v _301_/D (sg13g2_dfrbpq_1)
                                              1.203156   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001050    0.000525    5.000525 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850525   clock uncertainty
                                  0.000000    4.850525   clock reconvergence pessimism
                                 -0.118881    4.731644   library setup time
                                              4.731644   data required time
---------------------------------------------------------------------------------------------
                                              4.731644   data required time
                                             -1.203156   data arrival time
---------------------------------------------------------------------------------------------
                                              3.528488   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000017    0.246464 v _191_/A (sg13g2_xnor2_1)
     2    0.009217    0.077930    0.128818    0.375282 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.077930    0.000002    0.375285 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010095    0.139989    0.146878    0.522163 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139989    0.000032    0.522195 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010210    0.096355    0.127433    0.649628 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096355    0.000036    0.649664 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009425    0.133490    0.155692    0.805356 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133490    0.000033    0.805389 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008798    0.082594    0.119651    0.925040 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082594    0.000017    0.925057 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005957    0.102533    0.118683    1.043740 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102533    0.000006    1.043746 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001780    0.055527    0.107940    1.151686 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055527    0.000002    1.151688 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.151688   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000620    0.000310    5.000310 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850310   clock uncertainty
                                  0.000000    4.850310   clock reconvergence pessimism
                                 -0.126947    4.723363   library setup time
                                              4.723363   data required time
---------------------------------------------------------------------------------------------
                                              4.723363   data required time
                                             -1.151688   data arrival time
---------------------------------------------------------------------------------------------
                                              3.571675   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000017    0.246464 v _191_/A (sg13g2_xnor2_1)
     2    0.009217    0.077930    0.128818    0.375282 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.077930    0.000002    0.375285 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010095    0.139989    0.146878    0.522163 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139989    0.000032    0.522195 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010210    0.096355    0.127433    0.649628 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096355    0.000036    0.649664 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009425    0.133490    0.155692    0.805356 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133490    0.000033    0.805389 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008798    0.082594    0.119651    0.925040 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082594    0.000017    0.925057 v _208_/B (sg13g2_xor2_1)
     1    0.001710    0.047818    0.108542    1.033599 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047818    0.000002    1.033601 v _298_/D (sg13g2_dfrbpq_1)
                                              1.033601   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000656    0.000328    5.000328 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850328   clock uncertainty
                                  0.000000    4.850328   clock reconvergence pessimism
                                 -0.127581    4.722747   library setup time
                                              4.722747   data required time
---------------------------------------------------------------------------------------------
                                              4.722747   data required time
                                             -1.033601   data arrival time
---------------------------------------------------------------------------------------------
                                              3.689146   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000017    0.246464 v _191_/A (sg13g2_xnor2_1)
     2    0.009217    0.077930    0.128818    0.375282 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.077930    0.000002    0.375285 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010095    0.139989    0.146878    0.522163 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139989    0.000032    0.522195 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010210    0.096355    0.127433    0.649628 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096355    0.000036    0.649664 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009425    0.133490    0.155692    0.805356 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133490    0.000031    0.805387 ^ _204_/B (sg13g2_xor2_1)
     1    0.001496    0.047262    0.119216    0.924602 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047262    0.000000    0.924603 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.924603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000782    0.000391    5.000391 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850391   clock uncertainty
                                  0.000000    4.850391   clock reconvergence pessimism
                                 -0.124418    4.725974   library setup time
                                              4.725974   data required time
---------------------------------------------------------------------------------------------
                                              4.725974   data required time
                                             -0.924603   data arrival time
---------------------------------------------------------------------------------------------
                                              3.801371   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000017    0.246464 v _191_/A (sg13g2_xnor2_1)
     2    0.009217    0.077930    0.128818    0.375282 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.077930    0.000002    0.375285 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010095    0.139989    0.146878    0.522163 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139989    0.000032    0.522195 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010210    0.096355    0.127433    0.649628 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096355    0.000030    0.649659 v _200_/A (sg13g2_xor2_1)
     1    0.001655    0.048093    0.118321    0.767979 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048093    0.000001    0.767980 v _296_/D (sg13g2_dfrbpq_1)
                                              0.767980   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000962    0.000481    5.000481 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850481   clock uncertainty
                                  0.000000    4.850481   clock reconvergence pessimism
                                 -0.127602    4.722878   library setup time
                                              4.722878   data required time
---------------------------------------------------------------------------------------------
                                              4.722878   data required time
                                             -0.767980   data arrival time
---------------------------------------------------------------------------------------------
                                              3.954898   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002267    0.018135    0.148945    0.149493 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018135    0.000000    0.149493 v fanout74/A (sg13g2_buf_1)
     5    0.019044    0.067073    0.096955    0.246448 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067073    0.000017    0.246464 v _191_/A (sg13g2_xnor2_1)
     2    0.009217    0.077930    0.128818    0.375282 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.077930    0.000002    0.375285 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010095    0.139989    0.146878    0.522163 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.139989    0.000033    0.522197 ^ _196_/A (sg13g2_xor2_1)
     1    0.001788    0.053382    0.127334    0.649531 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.053382    0.000002    0.649533 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.649533   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001060    0.000530    5.000530 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850530   clock uncertainty
                                  0.000000    4.850530   clock reconvergence pessimism
                                 -0.126374    4.724157   library setup time
                                              4.724157   data required time
---------------------------------------------------------------------------------------------
                                              4.724157   data required time
                                             -0.649533   data arrival time
---------------------------------------------------------------------------------------------
                                              4.074624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000017    0.257984 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009633    0.112916    0.131555    0.389538 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.112916    0.000017    0.389555 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001666    0.060504    0.106870    0.496424 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.060504    0.000001    0.496426 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.496426   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    5.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850547   clock uncertainty
                                  0.000000    4.850547   clock reconvergence pessimism
                                 -0.128692    4.721856   library setup time
                                              4.721856   data required time
---------------------------------------------------------------------------------------------
                                              4.721856   data required time
                                             -0.496426   data arrival time
---------------------------------------------------------------------------------------------
                                              4.225430   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    0.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028535    0.156489    0.157027 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028535    0.000001    0.157029 ^ fanout76/A (sg13g2_buf_4)
     7    0.032978    0.048113    0.102255    0.259284 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.048113    0.000183    0.259467 ^ _128_/A (sg13g2_inv_2)
     5    0.021248    0.042707    0.052462    0.311929 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042707    0.000007    0.311936 v _293_/D (sg13g2_dfrbpq_1)
                                              0.311936   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.037860    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001078    0.000539    5.000539 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850539   clock uncertainty
                                  0.000000    4.850539   clock reconvergence pessimism
                                 -0.125634    4.724905   library setup time
                                              4.724905   data required time
---------------------------------------------------------------------------------------------
                                              4.724905   data required time
                                             -0.311936   data arrival time
---------------------------------------------------------------------------------------------
                                              4.412969   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000205    0.537236 ^ _226_/A (sg13g2_xor2_1)
     3    0.010072    0.112236    0.142806    0.680042 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.112236    0.000005    0.680047 ^ _240_/B (sg13g2_nand2_1)
     3    0.009029    0.071610    0.101576    0.781623 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.071610    0.000012    0.781635 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003202    0.068469    0.077808    0.859443 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.068469    0.000003    0.859446 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003225    0.046144    0.042915    0.902360 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046144    0.000003    0.902363 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003409    0.058786    0.079231    0.981594 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058786    0.000005    0.981598 ^ _273_/A (sg13g2_nor2_1)
     1    0.003223    0.028915    0.044843    1.026441 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.028915    0.000004    1.026445 v _274_/B1 (sg13g2_a22oi_1)
     1    0.055516    0.483097    0.378919    1.405363 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.483100    0.001062    1.406425 ^ sine_out[1] (out)
                                              1.406425   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.406425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443575   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.500262e-05 0.000000e+00 4.538740e-09 9.500716e-05  99.0%
Combinational        2.951853e-07 6.773151e-07 3.041493e-08 1.002915e-06   1.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.529780e-05 6.773151e-07 3.495369e-08 9.601007e-05 100.0%
                            99.3%         0.7%         0.0%
Writing metric power__internal__total: 9.529780072625726e-5
Writing metric power__switching__total: 6.773151426386903e-7
Writing metric power__leakage__total: 3.495368616768246e-8
Writing metric power__total: 9.601006604498252e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15023178959407912
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000310 source latency _299_/CLK ^
-0.000542 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150232 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15023728519820645
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000547 source latency _294_/CLK ^
-0.000310 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150237 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.10897731636660853
nom_typ_1p20V_25C: 0.10897731636660853
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 1.4435746340232962
nom_typ_1p20V_25C: 1.4435746340232962
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.187018
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.509579
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000310         network latency _299_/CLK
        0.000547 network latency _294_/CLK
---------------
0.000310 0.000547 latency
        0.000237 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000277         network latency _299_/CLK
        0.000488 network latency _294_/CLK
---------------
0.000277 0.000488 latency
        0.000211 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.49 fmax = 670.95
%OL_END_REPORT
