("IR_reg:/\tIR_reg cse463_project layout" (("open" (nil hierarchy "/{cse463_project IR_reg layout }:a"))) nil)("IR_reg:/\tIR_reg cse463_project schematic" (("open" (nil hierarchy "/{cse463_project IR_reg schematic }:a"))) nil)("ALU_top_v1_test:/\tALU_top_v1_test cse463_project schematic" (("open" (nil hierarchy "/{cse463_project ALU_top_v1_test schematic }:a"))) nil)("ALU_test_with_ff:/\tALU_test_with_ff cse463_project schematic" (("open" (nil hierarchy "/{cse463_project ALU_test_with_ff schematic }:a"))) nil)("drive_bus_test:/\tdrive_bus_test cse463_project schematic" (("open" (nil hierarchy "/{cse463_project drive_bus_test schematic }:a"))) (((-14.0625 -6.175) (5.9375 2.025)) "a" "analogArtist-Schematic" 9))("deleteme:/\tdeleteme 563_final schematic" (("open" (nil hierarchy "/{563_final deleteme schematic }:a"))) nil)("PC_5_bit_with_trigate:/\tPC_5_bit_with_trigate cse463_project layout" (("open" (nil hierarchy "/{cse463_project PC_5_bit_with_trigate layout }:a"))) nil)("PC_5_bit:/\tPC_5_bit cse463_project layout" (("open" (nil hierarchy "/{cse463_project PC_5_bit layout }:a"))) nil)("bus_top:/\tbus_top cse463_project layout" (("open" (nil hierarchy "/{cse463_project bus_top layout }:a"))) (((-11.241 437.568) (129.805 495.325)) "a" "Layout" 4))("bus_top:/\tbus_top cse463_project schematic" (("open" (nil hierarchy "/{cse463_project bus_top schematic }:a"))) (((-11.96875 4.94375) (-5.575 7.6875)) "a" "Schematics" 5))