;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-127, 100
	CMP <0, @2
	SPL 0, <232
	SUB @-127, 100
	SUB #101, 101
	ADD 30, 0
	SUB <0, @2
	DJN -1, @-20
	ADD @127, 106
	SUB @12, @10
	ADD <410, 9
	JMZ 410, 9
	SUB 0, 2
	SUB 0, 402
	SUB <0, @2
	SUB #62, @220
	ADD <430, 9
	ADD 210, 40
	DAT #0, <2
	DAT #0, <2
	SUB #101, 101
	CMP @200, @2
	SLT 0, -0
	SUB @3, 0
	MOV -1, <-20
	ADD 210, 30
	ADD 210, 30
	SPL 200, #2
	SUB @-126, 100
	SUB @-126, 100
	SUB @12, @10
	SUB #101, 101
	SUB -1, -210
	ADD 30, 9
	JMP @72, #200
	SPL 0, <22
	ADD 210, 60
	SUB @3, 0
	SUB @121, 106
	SUB -1, -210
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-122
	MOV -7, <-20
