static inline T_1 F_1 ( void T_2 * V_1 , int V_2 )\r\n{\r\nreturn F_2 ( V_1 + V_2 ) ;\r\n}\r\nstatic inline T_3 F_3 ( void T_2 * V_1 , int V_2 )\r\n{\r\nreturn F_2 ( V_1 + V_2 ) |\r\nF_2 ( V_1 + V_2 + 2 ) << 16 ;\r\n}\r\nstatic inline void F_4 ( void T_2 * V_1 , int V_2 , T_1 V_3 )\r\n{\r\nF_5 ( V_3 , V_1 + V_2 ) ;\r\n}\r\nstatic inline void F_6 ( void T_2 * V_1 , int V_2 , T_3 V_3 )\r\n{\r\nF_5 ( V_3 , V_1 + V_2 ) ;\r\nF_5 ( V_3 >> 16 , V_1 + V_2 + 2 ) ;\r\n}\r\nstatic int F_7 ( void T_2 * V_1 )\r\n{\r\nunsigned long V_4 = F_3 ( V_1 , V_5 ) ;\r\nif ( V_4 & V_6 ) {\r\nF_6 ( V_1 , V_5 , ~ V_6 ) ;\r\nF_6 ( V_1 , V_7 ,\r\nV_6 |\r\nF_3 ( V_1 , V_7 ) ) ;\r\nreturn - V_8 ;\r\n}\r\nif ( V_4 & V_9 ) {\r\nF_6 ( V_1 , V_5 , ~ V_9 ) ;\r\nF_6 ( V_1 , V_7 ,\r\nV_9 |\r\nF_3 ( V_1 , V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_4 & V_10 ) {\r\nF_6 ( V_1 , V_5 , ~ V_10 ) ;\r\nF_6 ( V_1 , V_7 ,\r\nV_10 | V_11 |\r\nF_3 ( V_1 , V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_4 & V_12 ) {\r\nF_6 ( V_1 , V_5 , ~ V_12 ) ;\r\nF_6 ( V_1 , V_7 ,\r\nV_12 |\r\nF_3 ( V_1 , V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nreturn - V_13 ;\r\n}\r\nstatic int F_8 ( void T_2 * V_1 )\r\n{\r\nint V_14 = - V_13 , V_15 = 10000000 ;\r\nwhile ( V_15 -- ) {\r\nV_14 = F_7 ( V_1 ) ;\r\nif ( V_14 != - V_13 )\r\nbreak;\r\nF_9 ( 1 ) ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic void F_10 ( void T_2 * V_1 )\r\n{\r\nF_4 ( V_1 , V_16 , 0x0000 ) ;\r\nF_11 ( 10 ) ;\r\nF_4 ( V_1 , V_17 , ~ V_18 &\r\nF_1 ( V_1 , V_17 ) ) ;\r\nF_11 ( 10 ) ;\r\n}\r\nstatic void F_12 ( void T_2 * V_1 )\r\n{\r\nF_4 ( V_1 , V_17 , V_18 |\r\nF_1 ( V_1 , V_17 ) ) ;\r\nF_11 ( 10 ) ;\r\nF_4 ( V_1 , V_16 , V_18 ) ;\r\nF_11 ( 10 ) ;\r\n}\r\nstatic void F_13 ( void T_2 * V_1 )\r\n{\r\nF_4 ( V_1 , V_19 , 0x0000 ) ;\r\nF_11 ( 10 ) ;\r\nF_4 ( V_1 , V_19 , 0x0001 ) ;\r\nF_11 ( 10 ) ;\r\n}\r\nstatic int F_14 ( void T_2 * V_1 , struct V_20 * V_21 )\r\n{\r\nif ( F_3 ( V_1 , V_5 ) & V_22 )\r\nreturn - V_23 ;\r\nif ( V_21 -> clock )\r\nF_4 ( V_1 , V_17 ,\r\nV_21 -> clock | V_18 ) ;\r\nswitch ( V_21 -> V_24 ) {\r\ncase V_25 :\r\nF_10 ( V_1 ) ;\r\nbreak;\r\ncase V_26 :\r\nbreak;\r\ncase V_27 :\r\nF_12 ( V_1 ) ;\r\nbreak;\r\n}\r\nswitch ( V_21 -> V_28 ) {\r\ncase V_29 :\r\nF_4 ( V_1 , V_30 , 0x80e0 ) ;\r\nbreak;\r\ncase V_31 :\r\nF_4 ( V_1 , V_30 , 0x00e0 ) ;\r\nbreak;\r\n}\r\nF_9 ( 140 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( void T_2 * V_1 , struct V_32 * V_33 )\r\n{\r\nint V_14 , V_34 = V_33 -> V_35 ;\r\nswitch ( F_16 ( V_33 ) ) {\r\ncase V_36 : V_34 |= V_37 ; break;\r\ncase V_38 : V_34 |= V_39 ; break;\r\ncase V_40 : V_34 |= V_41 ; break;\r\ncase V_42 : V_34 |= V_43 ; break;\r\ncase V_44 : V_34 |= V_45 ; break;\r\ndefault:\r\nreturn - V_8 ;\r\n}\r\nF_6 ( V_1 , V_5 , ~ V_9 ) ;\r\nF_6 ( V_1 , V_7 , V_9 |\r\nF_3 ( V_1 , V_7 ) ) ;\r\nF_6 ( V_1 , V_46 , V_33 -> V_47 ) ;\r\nF_4 ( V_1 , V_48 , V_34 ) ;\r\nF_6 ( V_1 , V_7 ,\r\n~ ( V_9 | V_6 ) &\r\nF_3 ( V_1 , V_7 ) ) ;\r\nV_14 = F_8 ( V_1 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nV_33 -> V_49 [ 0 ] = F_3 ( V_1 , V_50 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( void T_2 * V_1 , int V_51 ,\r\nunsigned long V_52 , unsigned short * V_53 )\r\n{\r\nint V_14 , V_54 ;\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_55 | \\r\nV_56 | V_57 ;\r\nif ( V_51 )\r\nV_33 . V_47 = V_52 ;\r\nelse\r\nV_33 . V_47 = V_52 * V_58 ;\r\nV_33 . V_59 = V_38 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\nF_6 ( V_1 , V_7 ,\r\n~ ( V_12 | V_10 |\r\nV_11 ) &\r\nF_3 ( V_1 , V_7 ) ) ;\r\nV_14 = F_8 ( V_1 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nF_4 ( V_1 , V_60 , V_58 ) ;\r\nfor ( V_54 = 0 ; V_54 < V_58 / sizeof( * V_53 ) ; V_54 ++ )\r\n* V_53 ++ = F_1 ( V_1 , V_61 ) ;\r\nV_14 = F_8 ( V_1 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nreturn 0 ;\r\n}\r\nint F_18 ( void T_2 * V_1 , int V_51 ,\r\nunsigned long V_62 , unsigned short V_63 ,\r\nunsigned short * V_53 )\r\n{\r\nunsigned long V_54 ;\r\nint V_14 = 0 ;\r\nfor ( V_54 = 0 ; V_54 < V_63 ; V_54 ++ ) {\r\nV_14 = F_17 ( V_1 , V_51 , V_62 + V_54 ,\r\nV_53 + ( V_54 * V_58 /\r\nsizeof( * V_53 ) ) ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_19 ( void T_2 * V_1 )\r\n{\r\nbool V_64 = false , V_65 = false ;\r\nunsigned short V_66 ;\r\nint V_14 , V_51 = 0 ;\r\nF_10 ( V_1 ) ;\r\nF_13 ( V_1 ) ;\r\n{\r\nstruct V_20 V_21 ;\r\nV_21 . V_24 = V_26 ;\r\nV_21 . V_28 = V_29 ;\r\nV_21 . clock = V_67 ;\r\nV_14 = F_14 ( V_1 , & V_21 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nF_11 ( 1 ) ;\r\nV_33 . V_35 = V_68 ;\r\nV_33 . V_47 = 0 ;\r\nV_33 . V_59 = V_36 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nF_11 ( 2 ) ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_69 ;\r\nV_33 . V_47 = ( V_70 != 0 ) << 8 | 0xaa ;\r\nV_33 . V_59 = V_38 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( ( V_33 . V_49 [ 0 ] & 0xff ) == 0xaa )\r\nV_64 = true ;\r\n}\r\n{\r\nint V_15 = 1000 ;\r\nstruct V_32 V_33 ;\r\nV_33 . V_47 = 0 ;\r\ndo {\r\nV_33 . V_35 = V_71 ;\r\nV_33 . V_59 = V_38 ;\r\nV_33 . V_47 = 0 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nbreak;\r\nV_33 . V_35 = V_72 ;\r\nV_33 . V_59 = V_44 ;\r\nV_33 . V_47 = ( V_70 & 0xff8000 ) ;\r\nif ( V_64 )\r\nV_33 . V_47 |= V_73 ;\r\nV_33 . V_47 |= V_74 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nbreak;\r\nF_11 ( 1 ) ;\r\n} while( ( ! ( V_33 . V_49 [ 0 ] & V_75 ) ) && -- V_15 );\r\nif ( ! V_14 && V_15 ) {\r\nif ( ! V_64 )\r\nV_65 = true ;\r\nV_51 = ( V_33 . V_49 [ 0 ] & V_73 ) == V_73 ;\r\n}\r\n}\r\nif ( ! V_64 && ! V_65 ) {\r\nint V_15 = 1000 ;\r\nstruct V_32 V_33 ;\r\ndo {\r\nV_33 . V_35 = V_76 ;\r\nV_33 . V_47 = V_70 | V_73 ;\r\nV_33 . V_59 = V_44 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nF_11 ( 1 ) ;\r\n} while( ( ! ( V_33 . V_49 [ 0 ] & V_75 ) ) && -- V_15 );\r\nif ( ! V_15 )\r\nreturn - V_13 ;\r\nV_51 = ( V_33 . V_49 [ 0 ] & V_73 ) == V_73 ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_77 ;\r\nV_33 . V_47 = 0 ;\r\nV_33 . V_59 = V_42 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_78 ;\r\nV_33 . V_47 = 0 ;\r\nV_33 . V_59 = V_38 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nV_66 = V_33 . V_49 [ 0 ] >> 16 ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_79 ;\r\nV_33 . V_47 = V_66 << 16 ;\r\nV_33 . V_59 = V_42 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_80 ;\r\nV_33 . V_47 = V_66 << 16 ;\r\nV_33 . V_59 = V_38 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\n{\r\nstruct V_32 V_33 ;\r\nV_33 . V_35 = V_81 ;\r\nV_33 . V_47 = V_58 ;\r\nV_33 . V_59 = V_38 ;\r\nV_14 = F_15 ( V_1 , & V_33 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n}\r\nreturn V_51 ;\r\n}
