// Seed: 3147311516
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  wire  id_5,
    output uwire id_6,
    input  wor   id_7,
    output wire  id_8
);
  wire id_10;
  id_11(
      .id_0(~id_2), .id_1(id_8), .id_2(1), .id_3(1), .id_4(1), .id_5(id_0)
  );
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri id_4
);
  tri id_6;
  supply0 id_7;
  assign id_3 = id_6;
  always @(id_7) begin
    id_3 = (id_7);
  end
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_1, id_6, id_2
  );
endmodule
