# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Task2AfixpointAdderPlus.srcs/sources_1/new/fixedPointAdder.vhd" \
"../../../../Task2AfixpointAdderPlus.srcs/sim_1/new/FPAdder_TB.vhd" \

# Do not sort compile order
nosort
