Timing Analyzer report for ece385_finalprj
Fri Dec 06 23:47:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'Clk'
 18. Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'Clk'
 22. Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'Clk'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'Clk'
 37. Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'Clk'
 41. Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'Clk'
 45. Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 50. Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'Clk'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'Clk'
 59. Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'Clk'
 63. Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 66. Fast 1200mV 0C Model Recovery: 'Clk'
 67. Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 72. Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'Clk'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ece385_finalprj                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.65        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  55.2%      ;
;     Processor 3            ;  52.7%      ;
;     Processor 4            ;  46.8%      ;
;     Processors 5-6         ;   5.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                   ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                               ; Status ; Read at                  ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; ece385_finalprj.sdc                                                         ; OK     ; Fri Dec 06 23:46:47 2019 ;
; final_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Dec 06 23:46:47 2019 ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Dec 06 23:46:47 2019 ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc                      ; OK     ; Fri Dec 06 23:46:47 2019 ;
+-----------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; Clock Name                          ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                ; Targets                                 ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; altera_reserved_tck                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { altera_reserved_tck }                 ;
; Clk                                 ; Base      ; 15.000  ; 66.67 MHz ; 0.000  ; 7.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { CLOCK_50 }                            ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Generated ; 15.000  ; 66.67 MHz ; 0.000  ; 7.500  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[0] } ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Generated ; 15.000  ; 66.67 MHz ; -2.250 ; 5.250  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[1] } ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Generated ; 30.000  ; 33.33 MHz ; 0.000  ; 15.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[2] } ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                       ;
+-----------+-----------------+-------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                          ; Note ;
+-----------+-----------------+-------------------------------------+------+
; 9.09 MHz  ; 9.09 MHz        ; Clk                                 ;      ;
; 64.2 MHz  ; 64.2 MHz        ; altera_reserved_tck                 ;      ;
; 91.71 MHz ; 91.71 MHz       ; final_subsystem|pll|sd1|pll7|clk[0] ;      ;
; 148.7 MHz ; 148.7 MHz       ; final_subsystem|pll|sd1|pll7|clk[2] ;      ;
+-----------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -95.038 ; -160001.361   ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 4.096   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 23.275  ; 0.000         ;
; altera_reserved_tck                 ; 42.212  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.309 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.374 ; 0.000         ;
; altera_reserved_tck                 ; 0.402 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 8.229  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 10.017 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 27.115 ; 0.000         ;
; altera_reserved_tck                 ; 47.897 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                       ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; altera_reserved_tck                 ; 1.172 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 1.210 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 3.863 ; 0.000         ;
; Clk                                 ; 4.936 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.986  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.199  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.702 ; 0.000         ;
; altera_reserved_tck                 ; 49.562 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -95.038 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.416    ;
; -94.947 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.368      ; 110.333    ;
; -94.941 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[3][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.380      ; 110.339    ;
; -94.923 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14635                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.301    ;
; -94.865 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~6_OTERM17526                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.243    ;
; -94.860 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM14633                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.238    ;
; -94.849 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15243                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.227    ;
; -94.722 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[65]~5_OTERM18180                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.100    ;
; -94.719 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~4_OTERM17524                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.097    ;
; -94.679 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 110.057    ;
; -94.614 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM14631                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.992    ;
; -94.587 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; 0.368      ; 109.973    ;
; -94.582 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[3][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; 0.380      ; 109.980    ;
; -94.564 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14635                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.942    ;
; -94.506 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~6_OTERM17526                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.884    ;
; -94.501 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM14633                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.879    ;
; -94.490 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15243                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.868    ;
; -94.363 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[65]~5_OTERM18180                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.741    ;
; -94.360 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~4_OTERM17524                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.738    ;
; -94.350 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.306      ; 109.674    ;
; -94.330 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM7883       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.649    ;
; -94.255 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM14631                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.360      ; 109.633    ;
; -94.196 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM17452                         ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; -0.102     ; 109.112    ;
; -94.177 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9863        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.117     ; 109.078    ;
; -94.130 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; 0.318      ; 109.466    ;
; -94.115 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM8977        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 109.068    ;
; -94.091 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[1][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; 0.345      ; 109.454    ;
; -94.088 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9861        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.989    ;
; -94.073 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9859        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.974    ;
; -94.025 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM8975        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.978    ;
; -94.015 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; 0.306      ; 109.339    ;
; -94.008 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM14573                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.052     ; 108.974    ;
; -93.998 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM8973        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.951    ;
; -93.996 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9857        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.897    ;
; -93.990 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.306      ; 109.314    ;
; -93.970 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM7883       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.289    ;
; -93.908 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM10273                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.830    ;
; -93.898 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM10271                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.820    ;
; -93.879 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM8971        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.832    ;
; -93.866 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM127                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dxBdy[0]_OTERM5201_OTERM10915                     ; Clk          ; Clk         ; 15.000       ; -0.146     ; 108.738    ;
; -93.850 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[132]~22_OTERM18016 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.119     ; 108.749    ;
; -93.842 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM10269                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.764    ;
; -93.837 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM17452                         ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; -0.102     ; 108.753    ;
; -93.826 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8171       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; 0.363      ; 109.207    ;
; -93.821 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM10275                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.743    ;
; -93.817 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9863        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.718    ;
; -93.796 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM14571                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.052     ; 108.762    ;
; -93.773 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM18018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.119     ; 108.672    ;
; -93.771 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.123     ; 108.666    ;
; -93.770 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7384            ; Clk          ; Clk         ; 15.000       ; 0.318      ; 109.106    ;
; -93.764 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8315       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 108.719    ;
; -93.756 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM8977        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.709    ;
; -93.731 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[1][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; 0.345      ; 109.094    ;
; -93.728 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9861        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.629    ;
; -93.720 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[4][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|pers_div[2][0]_OTERM5988_OTERM12329 ; Clk          ; Clk         ; 15.000       ; 0.318      ; 109.056    ;
; -93.719 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9031        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 108.671    ;
; -93.713 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9859        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.614    ;
; -93.696 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM8979        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.367      ; 109.081    ;
; -93.688 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM14569                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.052     ; 108.654    ;
; -93.681 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 109.015    ;
; -93.672 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8459       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.394      ; 109.084    ;
; -93.666 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM8975        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.619    ;
; -93.660 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15195                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.379      ; 109.057    ;
; -93.659 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~38_OTERM10387                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.102     ; 108.575    ;
; -93.655 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; 0.306      ; 108.979    ;
; -93.648 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM14573                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 108.614    ;
; -93.639 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM8973        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.592    ;
; -93.636 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9857        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.117     ; 108.537    ;
; -93.570 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9029        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 108.522    ;
; -93.550 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[130]~24_OTERM17934 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 108.884    ;
; -93.548 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM10273                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.470    ;
; -93.538 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM10271                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.460    ;
; -93.527 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM9759        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.092     ; 108.453    ;
; -93.520 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM8971        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 108.473    ;
; -93.506 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9027        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 108.458    ;
; -93.506 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM127                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dxBdy[0]_OTERM5199                                ; Clk          ; Clk         ; 15.000       ; -0.146     ; 108.378    ;
; -93.505 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM17462                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.381      ; 108.904    ;
; -93.490 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[132]~22_OTERM18016 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.119     ; 108.389    ;
; -93.482 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM10269                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.404    ;
; -93.469 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[129]~25_OTERM17694 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 108.803    ;
; -93.466 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8171       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; 0.363      ; 108.847    ;
; -93.461 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM10275                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.383    ;
; -93.459 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~8_OTERM9855        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.315      ; 108.792    ;
; -93.451 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9649        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.140     ; 108.329    ;
; -93.437 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9025        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 108.389    ;
; -93.436 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM14571                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 108.402    ;
; -93.428 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM15103                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dzBdy[0]_OTERM5183_OTERM11035                     ; Clk          ; Clk         ; 15.000       ; -0.080     ; 108.366    ;
; -93.414 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9653        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.140     ; 108.292    ;
; -93.413 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM18018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.119     ; 108.312    ;
; -93.411 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; -0.123     ; 108.306    ;
; -93.405 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[96]~45_OTERM18176            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.100     ; 108.323    ;
; -93.404 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8315       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7100            ; Clk          ; Clk         ; 15.000       ; -0.063     ; 108.359    ;
; -93.382 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM9757        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.092     ; 108.308    ;
; -93.380 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~8_OTERM9023        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 108.332    ;
; -93.375 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM17950 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.046     ; 108.347    ;
; -93.371 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~3_OTERM17536                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.381      ; 108.770    ;
; -93.360 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[4][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|pers_div[2][0]_OTERM5986            ; Clk          ; Clk         ; 15.000       ; 0.318      ; 108.696    ;
; -93.359 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9031        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7100            ; Clk          ; Clk         ; 15.000       ; -0.066     ; 108.311    ;
; -93.348 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9655        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.140     ; 108.226    ;
; -93.341 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot_area[0]_OTERM7396_OTERM14993              ; Clk          ; Clk         ; 15.000       ; 0.330      ; 108.689    ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 4.096 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.683     ;
; 4.191 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.582     ;
; 4.214 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 10.547     ;
; 4.251 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 10.530     ;
; 4.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 10.511     ;
; 4.256 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 10.537     ;
; 4.271 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.502     ;
; 4.295 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 10.466     ;
; 4.307 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.170     ; 10.428     ;
; 4.338 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.435     ;
; 4.346 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 10.429     ;
; 4.350 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 10.410     ;
; 4.380 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 10.374     ;
; 4.385 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.388     ;
; 4.385 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.378     ;
; 4.389 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 10.359     ;
; 4.410 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 10.351     ;
; 4.411 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 10.384     ;
; 4.415 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 10.365     ;
; 4.442 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 10.333     ;
; 4.446 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 10.314     ;
; 4.450 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 10.316     ;
; 4.450 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 10.340     ;
; 4.450 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 10.377     ;
; 4.450 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.313     ;
; 4.454 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 10.294     ;
; 4.462 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.168     ; 10.275     ;
; 4.463 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 10.293     ;
; 4.466 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.183     ; 10.256     ;
; 4.472 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 10.282     ;
; 4.481 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 10.309     ;
; 4.528 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 10.232     ;
; 4.531 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 10.244     ;
; 4.536 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 10.220     ;
; 4.538 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 10.252     ;
; 4.540 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.223     ;
; 4.540 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 10.275     ;
; 4.540 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 10.201     ;
; 4.565 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.198     ;
; 4.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 10.243     ;
; 4.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 10.248     ;
; 4.569 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.210     ;
; 4.569 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 10.179     ;
; 4.573 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 10.245     ;
; 4.575 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 10.243     ;
; 4.575 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 10.185     ;
; 4.576 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.085     ; 10.244     ;
; 4.581 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 10.194     ;
; 4.605 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 10.163     ;
; 4.605 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 10.187     ;
; 4.607 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 10.222     ;
; 4.609 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.164     ;
; 4.609 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 10.144     ;
; 4.609 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 10.168     ;
; 4.611 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 10.203     ;
; 4.618 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 10.140     ;
; 4.622 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 10.121     ;
; 4.627 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 10.129     ;
; 4.631 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 10.110     ;
; 4.636 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 10.156     ;
; 4.640 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 10.137     ;
; 4.644 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 10.112     ;
; 4.662 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 10.123     ;
; 4.664 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.099     ;
; 4.672 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.092     ; 10.141     ;
; 4.695 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 10.122     ;
; 4.695 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 10.070     ;
; 4.699 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 10.103     ;
; 4.699 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 10.051     ;
; 4.707 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 10.085     ;
; 4.708 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 10.119     ;
; 4.709 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[56] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 10.074     ;
; 4.711 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 10.066     ;
; 4.721 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 10.090     ;
; 4.722 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 10.095     ;
; 4.724 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 10.057     ;
; 4.725 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 10.090     ;
; 4.725 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.109     ; 10.071     ;
; 4.726 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 10.076     ;
; 4.728 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.085     ; 10.092     ;
; 4.728 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 10.038     ;
; 4.731 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.083     ; 10.091     ;
; 4.732 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 10.073     ;
; 4.735 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 10.072     ;
; 4.742 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.085     ; 10.078     ;
; 4.744 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 10.039     ;
; 4.746 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 10.059     ;
; 4.756 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 10.059     ;
; 4.760 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[56] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 10.017     ;
; 4.764 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 10.011     ;
; 4.768 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 9.992      ;
; 4.787 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 10.006     ;
; 4.794 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 10.018     ;
; 4.802 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 9.956      ;
; 4.806 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 9.937      ;
; 4.819 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 9.946      ;
; 4.823 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 9.927      ;
; 4.827 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[56] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 9.938      ;
; 4.827 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 9.988      ;
; 4.830 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 9.957      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                      ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 23.275 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.103     ; 6.640      ;
; 23.340 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.099     ; 6.579      ;
; 23.476 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.430      ;
; 23.478 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.428      ;
; 23.576 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 6.334      ;
; 23.578 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 6.332      ;
; 23.608 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.298      ;
; 23.610 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.296      ;
; 23.708 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 6.202      ;
; 23.710 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 6.200      ;
; 23.740 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.166      ;
; 23.742 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.164      ;
; 23.807 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.123      ;
; 23.840 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 6.070      ;
; 23.842 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 6.068      ;
; 23.858 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.103     ; 6.057      ;
; 23.872 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.034      ;
; 23.874 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 6.032      ;
; 23.902 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.041      ;
; 23.929 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.099     ; 5.990      ;
; 23.931 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.999      ;
; 23.972 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 5.938      ;
; 23.974 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 5.936      ;
; 24.008 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.935      ;
; 24.022 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.103     ; 5.893      ;
; 24.074 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.847      ;
; 24.076 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.845      ;
; 24.089 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.841      ;
; 24.103 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.831      ;
; 24.105 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.829      ;
; 24.118 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.099     ; 5.801      ;
; 24.135 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.786      ;
; 24.137 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.784      ;
; 24.147 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.796      ;
; 24.151 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.779      ;
; 24.206 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.715      ;
; 24.208 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.713      ;
; 24.209 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.725      ;
; 24.211 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.732      ;
; 24.211 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.723      ;
; 24.235 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.699      ;
; 24.237 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.697      ;
; 24.267 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.654      ;
; 24.269 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.652      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.272 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 5.661      ;
; 24.290 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.631      ;
; 24.292 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.629      ;
; 24.314 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.616      ;
; 24.338 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.583      ;
; 24.339 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.604      ;
; 24.340 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.581      ;
; 24.341 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.593      ;
; 24.343 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.591      ;
; 24.346 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.597      ;
; 24.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.560      ;
; 24.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.560      ;
; 24.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.560      ;
; 24.357 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.577      ;
; 24.359 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.575      ;
; 24.365 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.578      ;
; 24.367 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.567      ;
; 24.369 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.565      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[1]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[3]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[5]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.104     ; 5.531      ;
; 24.395 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.526      ;
; 24.396 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.534      ;
; 24.397 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.524      ;
; 24.399 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.522      ;
; 24.401 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.520      ;
; 24.403 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.001      ; 5.656      ;
; 24.412 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.522      ;
; 24.414 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.520      ;
; 24.422 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.499      ;
; 24.423 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.108     ; 5.487      ;
; 24.424 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.497      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[1]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[3]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[5]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.443 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6]                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.100     ; 5.475      ;
; 24.467 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[0]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.112     ; 5.439      ;
; 24.470 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.451      ;
; 24.472 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.449      ;
; 24.473 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.461      ;
; 24.475 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.084     ; 5.459      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 7.889      ;
; 42.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 7.657      ;
; 42.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 7.550      ;
; 42.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 7.417      ;
; 42.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 7.246      ;
; 42.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 7.131      ;
; 43.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 7.096      ;
; 43.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 7.076      ;
; 43.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 6.955      ;
; 43.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 6.923      ;
; 43.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 6.740      ;
; 43.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 6.730      ;
; 43.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 6.727      ;
; 43.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 6.699      ;
; 43.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 6.474      ;
; 43.738 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 6.387      ;
; 44.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 6.033      ;
; 44.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 6.015      ;
; 44.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 5.877      ;
; 44.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 5.577      ;
; 46.108 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.989      ;
; 46.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.817      ;
; 46.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.537      ;
; 46.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.246      ;
; 46.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 3.172      ;
; 47.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.012      ;
; 47.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.852      ;
; 47.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.816      ;
; 47.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 2.756      ;
; 47.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.695      ;
; 47.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.674      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.642      ;
; 47.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.493      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.473      ;
; 47.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.406      ;
; 47.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.357      ;
; 47.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.305      ;
; 49.161 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 0.943      ;
; 91.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 8.964      ;
; 91.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.481      ;
; 91.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.481      ;
; 91.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.480      ;
; 91.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.479      ;
; 91.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.385      ;
; 91.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.348      ;
; 91.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.340      ;
; 91.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 8.647      ;
; 91.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.271      ;
; 91.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.271      ;
; 91.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.270      ;
; 91.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.270      ;
; 91.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.269      ;
; 91.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.269      ;
; 91.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.268      ;
; 91.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.268      ;
; 91.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.266      ;
; 91.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.203      ;
; 91.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.203      ;
; 91.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.202      ;
; 91.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.201      ;
; 91.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.194      ;
; 91.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.191      ;
; 91.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.191      ;
; 91.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.190      ;
; 91.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.188      ;
; 91.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.187      ;
; 91.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.187      ;
; 91.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.187      ;
; 91.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.184      ;
; 91.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.155      ;
; 91.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.150      ;
; 91.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.148      ;
; 91.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.148      ;
; 91.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 8.115      ;
; 91.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 8.105      ;
; 91.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.102      ;
; 91.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 8.101      ;
; 91.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.098      ;
; 91.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.038      ;
; 91.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.037      ;
; 91.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.037      ;
; 91.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.036      ;
; 91.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.036      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.035      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.035      ;
; 91.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.035      ;
; 91.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.034      ;
; 91.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 8.325      ;
; 91.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a7~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 8.309      ;
; 91.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 8.299      ;
; 91.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.944      ;
; 91.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.943      ;
; 92.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.942      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.941      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.940      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.939      ;
; 92.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.939      ;
; 92.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.939      ;
; 92.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.938      ;
; 92.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.937      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a72~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 0.971      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a19~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.450      ; 0.996      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a55~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.001      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a60~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.441      ; 0.998      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a43~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.006      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a51~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.001      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a2~porta_datain_reg0                          ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.011      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a63~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.005      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a40~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.006      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a5~porta_datain_reg0                          ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.011      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a61~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a37~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.012      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a46~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.020      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a76~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.018      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a70~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.019      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a35~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.021      ;
; 0.359 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.022      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a80~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.023      ;
; 0.360 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.023      ;
; 0.364 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.027      ;
; 0.365 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.022      ;
; 0.366 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.024      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a52~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.030      ;
; 0.369 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.032      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a10~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.033      ;
; 0.371 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.028      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a65~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.034      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a6~porta_datain_reg0                          ; Clk          ; Clk         ; 0.000        ; 0.456      ; 1.051      ;
; 0.373 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.030      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a45~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.036      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a49~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.454      ; 1.051      ;
; 0.379 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[27]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; Clk          ; Clk         ; 0.000        ; 0.431      ; 1.032      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a41~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.456      ; 1.060      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a78~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.070      ;
; 0.386 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[3]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; Clk          ; Clk         ; 0.000        ; 0.439      ; 1.047      ;
; 0.388 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.051      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a14~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.438      ; 1.050      ;
; 0.396 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.053      ;
; 0.397 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.054      ;
; 0.400 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[1]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[1]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[16]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[16]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[21]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[21]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[22]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[22]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[7]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[7]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[23]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[23]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state.RUNNING                                                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state.RUNNING                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                       ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|start                                                                                                                                                               ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|start                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.064      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_rd                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_rd                          ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_rd                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_rd                              ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_wr                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_wr                          ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|monitor_error          ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|monitor_error                  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_single_step_mode ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_single_step_mode         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][70]                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][110]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][110]                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.374 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 1.040      ;
; 0.375 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 1.036      ;
; 0.379 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 1.045      ;
; 0.386 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 1.052      ;
; 0.392 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 1.058      ;
; 0.395 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 1.056      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                          ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                    ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.413 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 1.079      ;
; 0.415 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.697      ;
; 0.416 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.698      ;
; 0.416 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.697      ;
; 0.423 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.688      ;
; 0.423 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.688      ;
; 0.429 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                      ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                                                    ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.702      ;
; 0.437 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.702      ;
; 0.444 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.708      ;
; 0.444 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                               ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.708      ;
; 0.445 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.710      ;
; 0.446 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.711      ;
; 0.447 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.712      ;
; 0.447 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.712      ;
; 0.456 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.362      ; 1.040      ;
; 0.458 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.725      ;
; 0.466 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.730      ;
; 0.474 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.741      ;
; 0.497 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.362      ; 1.081      ;
; 0.498 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.362      ; 1.082      ;
; 0.515 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.362      ; 1.099      ;
; 0.526 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[28]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 1.187      ;
; 0.527 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[29]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 1.188      ;
; 0.537 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[25]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 1.198      ;
; 0.545 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.809      ;
; 0.551 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[27]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 1.212      ;
; 0.553 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.419 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.704      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.402 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.422 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.689      ;
; 0.429 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.451 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.460 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.463 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.730      ;
; 0.465 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.465 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.476 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.743      ;
; 0.489 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.755      ;
; 0.489 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.755      ;
; 0.495 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.761      ;
; 0.499 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.765      ;
; 0.544 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.558 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.822      ;
; 0.558 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.822      ;
; 0.559 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.825      ;
; 0.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.010                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.581 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.866      ;
; 0.584 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.585 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.849      ;
; 0.586 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.850      ;
; 0.587 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.851      ;
; 0.587 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.851      ;
; 0.591 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[37]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.595 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.859      ;
; 0.596 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.861      ;
; 0.600 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.607 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.869      ;
; 0.609 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.229 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                ; Clk          ; Clk         ; 15.000       ; -0.069     ; 6.720      ;
; 8.229 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                ; Clk          ; Clk         ; 15.000       ; -0.069     ; 6.720      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.725      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                            ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.230 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                            ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.724      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.723      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.723      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.723      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                ; Clk          ; Clk         ; 15.000       ; -0.064     ; 6.723      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                            ; Clk          ; Clk         ; 15.000       ; -0.073     ; 6.714      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                            ; Clk          ; Clk         ; 15.000       ; -0.073     ; 6.714      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                            ; Clk          ; Clk         ; 15.000       ; -0.073     ; 6.714      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                            ; Clk          ; Clk         ; 15.000       ; -0.073     ; 6.714      ;
; 8.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                            ; Clk          ; Clk         ; 15.000       ; -0.073     ; 6.714      ;
; 8.233 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                            ; Clk          ; Clk         ; 15.000       ; -0.085     ; 6.700      ;
; 8.233 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                            ; Clk          ; Clk         ; 15.000       ; -0.085     ; 6.700      ;
; 8.233 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                            ; Clk          ; Clk         ; 15.000       ; -0.085     ; 6.700      ;
; 8.233 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                            ; Clk          ; Clk         ; 15.000       ; -0.085     ; 6.700      ;
; 8.241 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                  ; Clk          ; Clk         ; 15.000       ; -0.042     ; 6.735      ;
; 8.241 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                  ; Clk          ; Clk         ; 15.000       ; -0.042     ; 6.735      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.243      ; 6.777      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.344      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                            ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.344      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.345      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                            ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.344      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.586 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 6.342      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.343      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.086     ; 6.337      ;
; 8.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.086     ; 6.337      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.342      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.343      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                           ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.343      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                           ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.343      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.334      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.334      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.334      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.334      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.334      ;
; 8.596 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.088     ; 6.334      ;
; 8.597 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[8]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.081     ; 6.340      ;
; 8.597 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.081     ; 6.340      ;
; 8.597 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.081     ; 6.340      ;
; 8.597 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.081     ; 6.340      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
; 8.598 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.333      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 10.017 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.284     ; 4.594      ;
; 10.017 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.284     ; 4.594      ;
; 10.018 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.287     ; 4.590      ;
; 10.018 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.287     ; 4.590      ;
; 10.020 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.315     ; 4.560      ;
; 10.021 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.294     ; 4.580      ;
; 10.025 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.173     ; 4.707      ;
; 10.025 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.173     ; 4.707      ;
; 10.026 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 4.713      ;
; 10.026 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 4.703      ;
; 10.026 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 4.703      ;
; 10.026 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 4.713      ;
; 10.028 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.204     ; 4.673      ;
; 10.029 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.183     ; 4.693      ;
; 10.029 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.183     ; 4.693      ;
; 10.033 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.279     ; 4.583      ;
; 10.037 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.230     ; 4.628      ;
; 10.037 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.289     ; 4.569      ;
; 10.041 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.168     ; 4.696      ;
; 10.042 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.257     ; 4.596      ;
; 10.043 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.235     ; 4.617      ;
; 10.043 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.235     ; 4.617      ;
; 10.043 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.235     ; 4.617      ;
; 10.045 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 4.741      ;
; 10.045 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 4.741      ;
; 10.045 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 4.682      ;
; 10.045 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.277     ; 4.573      ;
; 10.045 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.277     ; 4.573      ;
; 10.046 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.589      ;
; 10.046 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.589      ;
; 10.046 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.589      ;
; 10.046 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.589      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.289     ; 4.558      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 4.709      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 4.855      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 4.855      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.857      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 4.855      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.857      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 4.845      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 4.845      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.863      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.863      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.863      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.863      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.863      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.729      ;
; 10.050 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.857      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 4.730      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 4.730      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 4.730      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 4.852      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 4.852      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 4.854      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 4.854      ;
; 10.051 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 4.852      ;
; 10.052 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 4.616      ;
; 10.053 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.172     ; 4.680      ;
; 10.053 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 4.686      ;
; 10.053 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 4.686      ;
; 10.053 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 4.686      ;
; 10.053 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 4.692      ;
; 10.053 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 4.692      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 4.702      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 4.702      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 4.702      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 4.702      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 4.697      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 4.697      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 4.702      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.235     ; 4.606      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.223     ; 4.618      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.238     ; 4.603      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.232     ; 4.609      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.223     ; 4.618      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.223     ; 4.618      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.238     ; 4.603      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.232     ; 4.609      ;
; 10.054 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.235     ; 4.606      ;
; 10.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.241     ; 4.599      ;
; 10.056 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 4.671      ;
; 10.056 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 4.671      ;
; 10.056 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 4.671      ;
; 10.060 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 4.729      ;
; 10.060 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 4.729      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.731      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.731      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 4.716      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 4.716      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.731      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 4.719      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 4.719      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.722      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.722      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.731      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.265     ; 4.568      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.857      ;
; 10.062 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.857      ;
; 10.063 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.712      ;
; 10.066 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 4.693      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 27.115 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 2.808      ;
; 27.427 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 2.496      ;
; 27.427 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 2.496      ;
; 27.646 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 2.278      ;
; 27.646 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 2.278      ;
; 27.646 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 2.278      ;
; 27.646 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 2.278      ;
; 27.659 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.277      ;
; 27.659 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.277      ;
; 27.659 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.277      ;
; 27.659 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.277      ;
; 27.659 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.277      ;
; 27.659 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.277      ;
; 27.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.256      ;
; 27.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.223      ;
; 27.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.223      ;
; 27.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.223      ;
; 27.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.223      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 1.925      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 1.925      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 1.925      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 1.925      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 1.925      ;
; 28.005 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 1.931      ;
; 28.005 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 1.931      ;
; 28.005 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 1.931      ;
; 28.005 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 1.931      ;
; 28.005 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 1.931      ;
; 28.005 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 1.931      ;
; 28.286 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.651      ;
; 28.286 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.651      ;
; 28.286 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.651      ;
; 28.286 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.651      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 28.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.607      ;
; 98.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 1.925      ;
; 98.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 1.925      ;
; 98.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 1.607      ;
; 98.330 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 1.607      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.215      ;
; 47.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.215      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.305      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.289      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.294      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.292      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.292      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.292      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.292      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.293      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.292      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.292      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.295      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.296      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.289      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.289      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.289      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.289      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.290      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.291      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.291      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.291      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.291      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.291      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.291      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.305      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.305      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.305      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.305      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.284      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.284      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.284      ;
; 94.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.284      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.285      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.290      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.285      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.285      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.285      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.285      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.265      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.271      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.273      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.273      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.273      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.273      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.273      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.273      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.270      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.270      ;
; 94.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.270      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.438      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.438      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.438      ;
; 1.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.740      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.011      ;
; 1.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.010      ;
; 1.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.010      ;
; 1.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.010      ;
; 1.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.010      ;
; 1.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.010      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.030      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.030      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.030      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.030      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.078      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.095      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.095      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 1.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.096      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.313      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.334      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.411      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.411      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.411      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.411      ;
; 2.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.406      ;
; 2.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.406      ;
; 2.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.406      ;
; 2.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.406      ;
; 2.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.406      ;
; 2.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.406      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 2.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.430      ;
; 4.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.549      ; 5.040      ;
; 4.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.091      ;
; 4.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.091      ;
; 4.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.091      ;
; 4.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.153      ; 5.091      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.210   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.476      ;
; 1.237   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.504      ;
; 1.237   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.504      ;
; 1.237   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.504      ;
; 1.237   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 1.504      ;
; 1.482   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.786      ;
; 1.482   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.786      ;
; 1.482   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.786      ;
; 1.482   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.786      ;
; 1.482   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.786      ;
; 1.518   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.783      ;
; 1.518   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.783      ;
; 1.518   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.783      ;
; 1.518   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.783      ;
; 1.518   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.783      ;
; 1.518   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.783      ;
; 1.719   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 2.024      ;
; 1.719   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 2.024      ;
; 1.719   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 2.024      ;
; 1.719   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 2.024      ;
; 1.820   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.122      ;
; 1.820   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.122      ;
; 1.820   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.122      ;
; 1.820   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.122      ;
; 1.826   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.093      ;
; 1.838   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.104      ;
; 1.838   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.104      ;
; 1.838   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.104      ;
; 1.838   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.104      ;
; 1.838   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.104      ;
; 1.838   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.104      ;
; 2.011   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.115      ; 2.312      ;
; 2.011   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.115      ; 2.312      ;
; 2.312   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.115      ; 2.613      ;
; 101.210 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.080      ; 1.476      ;
; 101.210 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.080      ; 1.476      ;
; 101.482 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.118      ; 1.786      ;
; 101.482 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.118      ; 1.786      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.149      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 4.142      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.139      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 4.142      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.149      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.149      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.149      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.150      ;
; 3.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.150      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.150      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.150      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 4.150      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.151      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.151      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.151      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.151      ;
; 3.864 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.151      ;
; 3.865 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.145      ;
; 3.865 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.146      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.124      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.133      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.124      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.124      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.133      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.133      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.124      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.124      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.133      ;
; 3.893 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.133      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.160      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.160      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.160      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.161      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000000001                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.161      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.160      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.161      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.158      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.011                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.153      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.153      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.153      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.153      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.153      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.155      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.155      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.124      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.124      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.150      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.124      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.144      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.144      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.127      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.144      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.161      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.161      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.161      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.155      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 4.140      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 4.140      ;
; 3.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.144      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.155      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 4.130      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 4.129      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.132      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 4.129      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 4.129      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 4.131      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 4.130      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 4.130      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 4.131      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 4.129      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.132      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.132      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 4.130      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.132      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 4.130      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 4.131      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 4.129      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 4.131      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000010                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.161      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.159      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.159      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000100                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.159      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.100000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.161      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.159      ;
; 3.895 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|f_pop                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.161      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[15]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]         ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[14]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[13]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[12]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]        ; Clk          ; Clk         ; 0.000        ; 0.142      ; 5.264      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]         ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.936 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]         ; Clk          ; Clk         ; 0.000        ; 0.145      ; 5.267      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[3]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[4]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[11]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[14]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[12]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[13]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[3]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[4]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[25]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[11]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[26]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[27]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[14]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[12]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[13]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.266      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.947 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.265      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[0]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.132      ; 5.266      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[5]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.133      ; 5.267      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override ; Clk          ; Clk         ; 0.000        ; 0.118      ; 5.253      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]    ; Clk          ; Clk         ; 0.000        ; 0.118      ; 5.253      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                     ; Clk          ; Clk         ; 0.000        ; 0.118      ; 5.253      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                     ; Clk          ; Clk         ; 0.000        ; 0.118      ; 5.253      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]    ; Clk          ; Clk         ; 0.000        ; 0.118      ; 5.253      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|force_reload                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 5.265      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.130      ; 5.265      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_is_running                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 5.265      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[6]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[7]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[8]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[10]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[9]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[15]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[9]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
; 4.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.131      ; 5.266      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                         ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 10.1 MHz   ; 10.1 MHz        ; Clk                                 ;      ;
; 71.46 MHz  ; 71.46 MHz       ; altera_reserved_tck                 ;      ;
; 100.11 MHz ; 100.11 MHz      ; final_subsystem|pll|sd1|pll7|clk[0] ;      ;
; 162.26 MHz ; 162.26 MHz      ; final_subsystem|pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -84.032 ; -137798.210   ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 5.011   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 23.837  ; 0.000         ;
; altera_reserved_tck                 ; 43.003  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.306 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.352 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.352 ; 0.000         ;
; altera_reserved_tck                 ; 0.354 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 8.938  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 10.470 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 27.384 ; 0.000         ;
; altera_reserved_tck                 ; 48.179 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; altera_reserved_tck                 ; 1.073 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 1.107 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 3.440 ; 0.000         ;
; Clk                                 ; 4.428 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 7.022  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.186  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.693 ; 0.000         ;
; altera_reserved_tck                 ; 49.487 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -84.032 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.385     ;
; -83.998 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.343      ; 99.360     ;
; -83.934 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14635                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.287     ;
; -83.894 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[3][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.355      ; 99.268     ;
; -83.875 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM14633                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.228     ;
; -83.873 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15243                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.226     ;
; -83.860 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~6_OTERM17526                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.213     ;
; -83.762 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[65]~5_OTERM18180                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.115     ;
; -83.731 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~4_OTERM17524                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.084     ;
; -83.705 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.058     ;
; -83.676 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; 0.343      ; 99.038     ;
; -83.648 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM14631                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.334      ; 99.001     ;
; -83.607 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14635                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.960     ;
; -83.572 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[3][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; 0.355      ; 98.946     ;
; -83.548 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM14633                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.901     ;
; -83.546 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15243                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.899     ;
; -83.539 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.284      ; 98.842     ;
; -83.538 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM7883       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.276      ; 98.833     ;
; -83.533 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~6_OTERM17526                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.886     ;
; -83.435 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[65]~5_OTERM18180                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.788     ;
; -83.430 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9863        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.105     ; 98.344     ;
; -83.404 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~4_OTERM17524                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.757     ;
; -83.343 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9859        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.105     ; 98.257     ;
; -83.321 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM14631                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.334      ; 98.674     ;
; -83.292 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[1][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; 0.324      ; 98.635     ;
; -83.282 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM17452                         ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; -0.092     ; 98.209     ;
; -83.266 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9861        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.105     ; 98.180     ;
; -83.235 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; 0.296      ; 98.550     ;
; -83.209 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.284      ; 98.512     ;
; -83.208 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM7883       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.276      ; 98.503     ;
; -83.203 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9857        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.105     ; 98.117     ;
; -83.193 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM14573                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.042     ; 98.170     ;
; -83.163 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM8977        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.054     ; 98.128     ;
; -83.141 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM8975        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.054     ; 98.106     ;
; -83.119 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8171       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; 0.340      ; 98.478     ;
; -83.117 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[132]~22_OTERM18016 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.107     ; 98.029     ;
; -83.100 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9863        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.105     ; 98.014     ;
; -83.095 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; 0.281      ; 98.395     ;
; -83.063 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM8973        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.054     ; 98.028     ;
; -83.050 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM18018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.107     ; 97.962     ;
; -83.020 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.109     ; 97.930     ;
; -83.014 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM10273                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.945     ;
; -83.013 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9859        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.105     ; 97.927     ;
; -83.007 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM8971        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.054     ; 97.972     ;
; -83.006 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM10271                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.937     ;
; -82.969 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[1][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; 0.324      ; 98.312     ;
; -82.966 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM14571                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.042     ; 97.943     ;
; -82.955 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM17452                         ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; -0.092     ; 97.882     ;
; -82.955 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 98.264     ;
; -82.952 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM10275                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.883     ;
; -82.950 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM10269                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.881     ;
; -82.936 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9861        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.105     ; 97.850     ;
; -82.929 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[4][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|pers_div[2][0]_OTERM5988_OTERM12329 ; Clk          ; Clk         ; 15.000       ; 0.289      ; 98.237     ;
; -82.924 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM127                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dxBdy[0]_OTERM5201_OTERM10915                     ; Clk          ; Clk         ; 15.000       ; -0.133     ; 97.810     ;
; -82.908 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7384            ; Clk          ; Clk         ; 15.000       ; 0.296      ; 98.223     ;
; -82.902 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8315       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.055     ; 97.866     ;
; -82.896 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM14569                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.042     ; 97.873     ;
; -82.894 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9031        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.058     ; 97.855     ;
; -82.878 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15195                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.355      ; 98.252     ;
; -82.873 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9857        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.105     ; 97.787     ;
; -82.871 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM14573                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; -0.042     ; 97.848     ;
; -82.841 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM8977        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.054     ; 97.806     ;
; -82.839 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[130]~24_OTERM17934 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 98.148     ;
; -82.829 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM8979        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.342      ; 98.190     ;
; -82.821 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~38_OTERM10387                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.091     ; 97.749     ;
; -82.819 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM8975        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.054     ; 97.784     ;
; -82.796 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8459       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.370      ; 98.185     ;
; -82.796 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8171       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; 0.340      ; 98.155     ;
; -82.787 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[132]~22_OTERM18016 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.107     ; 97.699     ;
; -82.783 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~8_OTERM9855        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 98.092     ;
; -82.772 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; 0.281      ; 98.072     ;
; -82.768 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[129]~25_OTERM17694 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 98.077     ;
; -82.742 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM15103                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dzBdy[0]_OTERM5183_OTERM11035                     ; Clk          ; Clk         ; 15.000       ; -0.072     ; 97.689     ;
; -82.741 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM8973        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.054     ; 97.706     ;
; -82.738 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9649        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.122     ; 97.635     ;
; -82.731 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM9759        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.080     ; 97.670     ;
; -82.720 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM18018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.107     ; 97.632     ;
; -82.710 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9027        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.058     ; 97.671     ;
; -82.710 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9029        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.058     ; 97.671     ;
; -82.706 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM17462                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.357      ; 98.082     ;
; -82.698 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9653        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.122     ; 97.595     ;
; -82.697 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; -0.109     ; 97.607     ;
; -82.691 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM10273                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.622     ;
; -82.685 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM8971        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.054     ; 97.650     ;
; -82.683 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM10271                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.614     ;
; -82.665 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9655        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.122     ; 97.562     ;
; -82.649 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14511                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dzBdy[0]_OTERM5183_OTERM11035                     ; Clk          ; Clk         ; 15.000       ; -0.521     ; 97.147     ;
; -82.644 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM14571                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; -0.042     ; 97.621     ;
; -82.629 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM10275                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.560     ;
; -82.627 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM10269                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.088     ; 97.558     ;
; -82.625 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.290      ; 97.934     ;
; -82.617 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9025        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.058     ; 97.578     ;
; -82.601 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM127                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dxBdy[0]_OTERM5199                                ; Clk          ; Clk         ; 15.000       ; -0.133     ; 97.487     ;
; -82.599 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[4][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|pers_div[2][0]_OTERM5986            ; Clk          ; Clk         ; 15.000       ; 0.289      ; 97.907     ;
; -82.598 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~8_OTERM9023        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.058     ; 97.559     ;
; -82.589 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~3_OTERM17536                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.357      ; 97.965     ;
; -82.580 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[129]~25_OTERM17742 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.090     ; 97.509     ;
; -82.579 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8315       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7100            ; Clk          ; Clk         ; 15.000       ; -0.055     ; 97.543     ;
; -82.574 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM14569                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; -0.042     ; 97.551     ;
; -82.571 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9031        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7100            ; Clk          ; Clk         ; 15.000       ; -0.058     ; 97.532     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 5.011 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 9.782      ;
; 5.019 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 9.768      ;
; 5.088 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.686      ;
; 5.105 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 9.675      ;
; 5.113 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.661      ;
; 5.132 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 9.662      ;
; 5.145 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.629      ;
; 5.167 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 9.629      ;
; 5.175 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.615      ;
; 5.178 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 9.577      ;
; 5.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 9.579      ;
; 5.226 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 9.555      ;
; 5.229 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 9.580      ;
; 5.239 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 9.555      ;
; 5.239 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 9.522      ;
; 5.244 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 9.543      ;
; 5.244 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 9.533      ;
; 5.253 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 9.527      ;
; 5.271 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 9.516      ;
; 5.272 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 9.504      ;
; 5.272 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.167     ; 9.470      ;
; 5.273 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 9.531      ;
; 5.276 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 9.491      ;
; 5.288 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 9.509      ;
; 5.301 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 9.476      ;
; 5.303 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 9.501      ;
; 5.307 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 9.460      ;
; 5.321 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 9.491      ;
; 5.322 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.069     ; 9.518      ;
; 5.323 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 9.473      ;
; 5.333 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 9.448      ;
; 5.334 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 9.499      ;
; 5.334 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 9.449      ;
; 5.334 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 9.424      ;
; 5.338 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.436      ;
; 5.343 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 9.461      ;
; 5.347 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 9.420      ;
; 5.356 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 9.477      ;
; 5.359 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 9.463      ;
; 5.361 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 9.468      ;
; 5.365 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.409      ;
; 5.366 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 9.397      ;
; 5.367 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 9.424      ;
; 5.370 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 9.384      ;
; 5.395 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 9.402      ;
; 5.397 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 9.394      ;
; 5.400 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.390      ;
; 5.401 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 9.353      ;
; 5.409 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 9.374      ;
; 5.411 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 9.422      ;
; 5.416 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 9.411      ;
; 5.427 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.363      ;
; 5.428 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 9.351      ;
; 5.428 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.089     ; 9.392      ;
; 5.428 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 9.342      ;
; 5.429 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 9.378      ;
; 5.432 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 9.338      ;
; 5.435 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 9.341      ;
; 5.437 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 9.392      ;
; 5.437 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 9.354      ;
; 5.441 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 9.388      ;
; 5.445 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 9.342      ;
; 5.450 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.089     ; 9.370      ;
; 5.453 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 9.356      ;
; 5.455 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 9.361      ;
; 5.459 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 9.340      ;
; 5.459 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 9.348      ;
; 5.463 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 9.307      ;
; 5.476 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 9.355      ;
; 5.478 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 9.365      ;
; 5.490 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 9.346      ;
; 5.490 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 9.296      ;
; 5.492 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.069     ; 9.348      ;
; 5.499 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 9.308      ;
; 5.505 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.089     ; 9.315      ;
; 5.512 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 9.324      ;
; 5.513 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 9.270      ;
; 5.515 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 9.310      ;
; 5.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.077     ; 9.315      ;
; 5.518 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 9.275      ;
; 5.529 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 9.234      ;
; 5.531 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 9.285      ;
; 5.535 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 9.281      ;
; 5.539 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.235      ;
; 5.540 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.083     ; 9.286      ;
; 5.553 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 9.233      ;
; 5.559 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 9.272      ;
; 5.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 9.269      ;
; 5.570 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 9.248      ;
; 5.586 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[56] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 9.212      ;
; 5.586 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 9.241      ;
; 5.591 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 9.188      ;
; 5.593 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.077     ; 9.239      ;
; 5.597 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.077     ; 9.235      ;
; 5.598 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 9.211      ;
; 5.601 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.189      ;
; 5.607 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 9.163      ;
; 5.610 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 9.186      ;
; 5.612 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 9.168      ;
; 5.614 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[56] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 9.178      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 23.837 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.096     ; 6.086      ;
; 23.908 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.019      ;
; 24.074 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.839      ;
; 24.077 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.836      ;
; 24.174 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.743      ;
; 24.177 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.740      ;
; 24.190 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.723      ;
; 24.193 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.720      ;
; 24.290 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.627      ;
; 24.293 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.624      ;
; 24.306 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.607      ;
; 24.309 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.604      ;
; 24.325 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 5.613      ;
; 24.394 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.096     ; 5.529      ;
; 24.406 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.511      ;
; 24.409 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.508      ;
; 24.422 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.491      ;
; 24.425 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 5.488      ;
; 24.430 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 5.508      ;
; 24.434 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 5.516      ;
; 24.476 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 5.451      ;
; 24.515 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 5.435      ;
; 24.522 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.395      ;
; 24.525 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.102     ; 5.392      ;
; 24.551 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.096     ; 5.372      ;
; 24.629 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 5.309      ;
; 24.630 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 5.308      ;
; 24.632 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 5.318      ;
; 24.632 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 5.295      ;
; 24.643 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.285      ;
; 24.645 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.283      ;
; 24.671 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.269      ;
; 24.674 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.266      ;
; 24.710 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.218      ;
; 24.710 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 5.240      ;
; 24.713 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.215      ;
; 24.752 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.188      ;
; 24.755 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.185      ;
; 24.759 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.169      ;
; 24.761 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.167      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 5.177      ;
; 24.772 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 5.166      ;
; 24.787 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.153      ;
; 24.790 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.150      ;
; 24.826 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.102      ;
; 24.829 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.099      ;
; 24.840 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.003     ; 5.207      ;
; 24.852 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 5.099      ;
; 24.857 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 5.094      ;
; 24.857 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.090     ; 5.072      ;
; 24.857 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.090     ; 5.072      ;
; 24.857 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.090     ; 5.072      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[1]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[3]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[5]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.866 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 5.056      ;
; 24.867 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.061      ;
; 24.868 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.072      ;
; 24.870 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.058      ;
; 24.870 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 5.080      ;
; 24.871 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.069      ;
; 24.875 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.053      ;
; 24.877 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 5.051      ;
; 24.888 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.052      ;
; 24.891 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.049      ;
; 24.893 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 5.045      ;
; 24.903 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.037      ;
; 24.906 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 5.034      ;
; 24.913 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.101     ; 5.005      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[1]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[3]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[5]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.932 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 4.994      ;
; 24.942 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.149      ; 5.257      ;
; 24.942 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 4.986      ;
; 24.943 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 4.985      ;
; 24.945 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 4.983      ;
; 24.946 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 4.982      ;
; 24.947 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 4.993      ;
; 24.950 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 4.990      ;
; 24.956 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[0]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.106     ; 4.957      ;
; 24.960 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.154      ; 5.244      ;
; 24.971 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.097     ; 4.951      ;
; 24.978 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_we_reg       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.208      ; 5.280      ;
; 24.978 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.208      ; 5.280      ;
; 24.980 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.213      ; 5.283      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.167      ;
; 43.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.997      ;
; 43.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.872      ;
; 43.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 6.768      ;
; 43.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.584      ;
; 43.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.509      ;
; 43.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.489      ;
; 43.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.393      ;
; 43.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.318      ;
; 43.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.315      ;
; 44.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.132      ;
; 44.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.124      ;
; 44.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.119      ;
; 44.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.062      ;
; 44.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 6.000      ;
; 44.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 5.915      ;
; 44.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.550      ;
; 44.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.453      ;
; 44.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.366      ;
; 45.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.102      ;
; 46.590 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.577      ;
; 46.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.416      ;
; 46.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.224      ;
; 47.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.903      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.864      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.699      ;
; 47.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.575      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.540      ;
; 47.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.540      ;
; 47.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.434      ;
; 47.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.424      ;
; 47.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.386      ;
; 47.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.303      ;
; 47.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.220      ;
; 47.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.215      ;
; 48.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.137      ;
; 48.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.081      ;
; 49.323 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 0.849      ;
; 91.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 8.340      ;
; 92.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 8.045      ;
; 92.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.748      ;
; 92.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.747      ;
; 92.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.746      ;
; 92.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.746      ;
; 92.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.666      ;
; 92.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.642      ;
; 92.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.634      ;
; 92.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.565      ;
; 92.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.565      ;
; 92.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.564      ;
; 92.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.564      ;
; 92.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.563      ;
; 92.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.563      ;
; 92.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.562      ;
; 92.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.562      ;
; 92.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.560      ;
; 92.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.499      ;
; 92.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.498      ;
; 92.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.497      ;
; 92.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.497      ;
; 92.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.502      ;
; 92.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.499      ;
; 92.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.498      ;
; 92.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.498      ;
; 92.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.495      ;
; 92.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.495      ;
; 92.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.494      ;
; 92.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.494      ;
; 92.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.492      ;
; 92.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 7.744      ;
; 92.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a7~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 7.729      ;
; 92.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.443      ;
; 92.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.442      ;
; 92.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.441      ;
; 92.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.441      ;
; 92.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 7.719      ;
; 92.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.417      ;
; 92.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.408      ;
; 92.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.404      ;
; 92.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.393      ;
; 92.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.385      ;
; 92.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.316      ;
; 92.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.316      ;
; 92.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.315      ;
; 92.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.315      ;
; 92.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.314      ;
; 92.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.314      ;
; 92.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.313      ;
; 92.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.313      ;
; 92.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.311      ;
; 92.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.261      ;
; 92.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.260      ;
; 92.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.260      ;
; 92.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.258      ;
; 92.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.258      ;
; 92.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.257      ;
; 92.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.256      ;
; 92.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.255      ;
; 92.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.253      ;
; 92.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.250      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a72~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.391      ; 0.898      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a19~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.403      ; 0.938      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a55~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.400      ; 0.941      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a60~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.393      ; 0.938      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a43~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.400      ; 0.947      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a46~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.398      ; 0.946      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a51~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.392      ; 0.941      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a61~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.394      ; 0.943      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a2~porta_datain_reg0                  ; Clk          ; Clk         ; 0.000        ; 0.402      ; 0.953      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a76~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.393      ; 0.945      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a5~porta_datain_reg0                  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 0.945      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a63~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.392      ; 0.945      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][110]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][110]                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][89]                                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][89]                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][111]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_buffer_s1_agent_rsp_fifo|mem[1][111]                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.Z_WRITE                                                                                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.Z_WRITE                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.RGB_WRITE                                                                                                                                                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.RGB_WRITE                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[1]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[1]                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[16]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[16]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[21]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[21]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[22]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[22]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[7]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[7]                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[23]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[23]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                       ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a40~porta_datain_reg0                 ; Clk          ; Clk         ; 0.000        ; 0.393      ; 0.947      ;
; 0.353 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state.IDLE                                                                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state.IDLE                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_rd                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_rd                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_rd                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_rd                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_wr                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|jtag_ram_wr                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|monitor_error          ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|monitor_error          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_single_step_mode ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_single_step_mode ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                               ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                               ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_dma_avalon_control_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_dma_avalon_control_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[19]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[19]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.364 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.379 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.624      ;
; 0.381 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.625      ;
; 0.394 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.640      ;
; 0.414 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.418 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.420 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.664      ;
; 0.423 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.667      ;
; 0.426 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.671      ;
; 0.438 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.682      ;
; 0.440 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.440 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.444 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.689      ;
; 0.456 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.700      ;
; 0.492 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.511 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.010                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.528 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.790      ;
; 0.533 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.535 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.537 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.780      ;
; 0.538 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.783      ;
; 0.542 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[37]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.546 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.793      ;
; 0.548 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.558 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.803      ;
; 0.560 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.801      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                          ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                    ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.368 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 0.968      ;
; 0.372 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 0.972      ;
; 0.375 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 0.970      ;
; 0.378 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 0.978      ;
; 0.380 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.624      ;
; 0.380 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.624      ;
; 0.381 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 0.983      ;
; 0.384 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 0.641      ;
; 0.392 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.636      ;
; 0.393 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.637      ;
; 0.395 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                      ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                                                    ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 0.991      ;
; 0.396 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.642      ;
; 0.397 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.641      ;
; 0.400 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.645      ;
; 0.401 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                               ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.407 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 1.007      ;
; 0.409 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.653      ;
; 0.409 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.654      ;
; 0.412 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.656      ;
; 0.420 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.665      ;
; 0.420 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.662      ;
; 0.435 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.679      ;
; 0.449 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.320      ; 0.970      ;
; 0.489 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.320      ; 1.010      ;
; 0.489 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.320      ; 1.010      ;
; 0.493 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.735      ;
; 0.505 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.750      ;
; 0.505 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.751      ;
; 0.506 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.751      ;
; 0.506 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.752      ;
; 0.507 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.320      ; 1.028      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.386 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.388 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.647      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.633      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.938 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                ; Clk          ; Clk         ; 15.000       ; -0.059     ; 6.022      ;
; 8.938 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                ; Clk          ; Clk         ; 15.000       ; -0.059     ; 6.022      ;
; 8.938 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                            ; Clk          ; Clk         ; 15.000       ; -0.075     ; 6.006      ;
; 8.938 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                            ; Clk          ; Clk         ; 15.000       ; -0.075     ; 6.006      ;
; 8.938 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                            ; Clk          ; Clk         ; 15.000       ; -0.075     ; 6.006      ;
; 8.938 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                            ; Clk          ; Clk         ; 15.000       ; -0.075     ; 6.006      ;
; 8.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                            ; Clk          ; Clk         ; 15.000       ; -0.061     ; 6.019      ;
; 8.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                            ; Clk          ; Clk         ; 15.000       ; -0.061     ; 6.019      ;
; 8.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                            ; Clk          ; Clk         ; 15.000       ; -0.061     ; 6.019      ;
; 8.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                            ; Clk          ; Clk         ; 15.000       ; -0.061     ; 6.019      ;
; 8.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                            ; Clk          ; Clk         ; 15.000       ; -0.061     ; 6.019      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                ; Clk          ; Clk         ; 15.000       ; -0.054     ; 6.025      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                ; Clk          ; Clk         ; 15.000       ; -0.054     ; 6.025      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                ; Clk          ; Clk         ; 15.000       ; -0.054     ; 6.025      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.027      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                ; Clk          ; Clk         ; 15.000       ; -0.054     ; 6.025      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                            ; Clk          ; Clk         ; 15.000       ; -0.053     ; 6.026      ;
; 8.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                            ; Clk          ; Clk         ; 15.000       ; -0.053     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                ; Clk          ; Clk         ; 15.000       ; -0.052     ; 6.026      ;
; 8.951 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                  ; Clk          ; Clk         ; 15.000       ; -0.032     ; 6.036      ;
; 8.951 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                  ; Clk          ; Clk         ; 15.000       ; -0.032     ; 6.036      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.088 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.214      ; 6.077      ;
; 9.250 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                           ; Clk          ; Clk         ; 15.000       ; -0.076     ; 5.693      ;
; 9.250 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                            ; Clk          ; Clk         ; 15.000       ; -0.076     ; 5.693      ;
; 9.250 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                            ; Clk          ; Clk         ; 15.000       ; -0.076     ; 5.693      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                            ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.693      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                           ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.251 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.078     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Clk          ; Clk         ; 15.000       ; -0.068     ; 5.690      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 5.692      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                            ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                           ; Clk          ; Clk         ; 15.000       ; -0.066     ; 5.692      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                           ; Clk          ; Clk         ; 15.000       ; -0.066     ; 5.692      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.067     ; 5.691      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.683      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.683      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.683      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.683      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.683      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.683      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.073     ; 5.685      ;
; 9.261 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.073     ; 5.685      ;
; 9.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[8]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.069     ; 5.688      ;
; 9.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.069     ; 5.688      ;
; 9.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.069     ; 5.688      ;
; 9.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.069     ; 5.688      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
; 9.263 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Clk          ; Clk         ; 15.000       ; -0.075     ; 5.681      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 10.470 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.269     ; 4.161      ;
; 10.470 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.269     ; 4.161      ;
; 10.471 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.276     ; 4.153      ;
; 10.471 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.265     ; 4.164      ;
; 10.471 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.265     ; 4.164      ;
; 10.472 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.297     ; 4.131      ;
; 10.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.154      ;
; 10.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.272     ; 4.142      ;
; 10.487 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.439      ;
; 10.487 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.439      ;
; 10.487 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.439      ;
; 10.487 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.439      ;
; 10.487 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.439      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 4.427      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 4.421      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 4.427      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.430      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.430      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 4.427      ;
; 10.488 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 4.421      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 4.162      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 4.162      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 4.162      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 4.162      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.221     ; 4.189      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.221     ; 4.189      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.221     ; 4.189      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.427      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.427      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.429      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.427      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.429      ;
; 10.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.429      ;
; 10.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.265     ; 4.144      ;
; 10.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.278     ; 4.131      ;
; 10.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.243     ; 4.166      ;
; 10.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.265     ; 4.144      ;
; 10.493 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 4.188      ;
; 10.498 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.428      ;
; 10.498 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.428      ;
; 10.503 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 4.255      ;
; 10.503 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 4.244      ;
; 10.503 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 4.244      ;
; 10.503 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 4.255      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.169     ; 4.236      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.247      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.169     ; 4.236      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.247      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.184      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.184      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 4.182      ;
; 10.504 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.184      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.190     ; 4.214      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.223     ; 4.172      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.230     ; 4.165      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.226     ; 4.169      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 4.176      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.226     ; 4.169      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 4.176      ;
; 10.505 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.223     ; 4.172      ;
; 10.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.253     ; 4.141      ;
; 10.508 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 4.429      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 4.429      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 4.429      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 4.431      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 4.419      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 4.429      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 4.431      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 4.429      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 4.419      ;
; 10.509 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.417      ;
; 10.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.401      ;
; 10.519 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.165     ; 4.225      ;
; 10.519 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 4.237      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 4.389      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 4.389      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 4.389      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 4.389      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.401      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.388      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 4.395      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.391      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.391      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.520 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.400      ;
; 10.521 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.106     ; 4.392      ;
; 10.521 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.106     ; 4.392      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 27.384 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 2.552      ;
; 27.679 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.258      ;
; 27.679 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 2.258      ;
; 27.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.075      ;
; 27.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.075      ;
; 27.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.075      ;
; 27.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.075      ;
; 27.879 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 2.066      ;
; 27.879 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 2.066      ;
; 27.879 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 2.066      ;
; 27.879 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 2.066      ;
; 27.879 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 2.066      ;
; 27.879 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 2.066      ;
; 27.894 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.052      ;
; 27.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.998      ;
; 27.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.998      ;
; 27.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.998      ;
; 27.941 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.998      ;
; 28.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.750      ;
; 28.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.750      ;
; 28.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.750      ;
; 28.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.750      ;
; 28.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 1.750      ;
; 28.196 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 1.748      ;
; 28.196 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 1.748      ;
; 28.196 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 1.748      ;
; 28.196 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 1.748      ;
; 28.196 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 1.748      ;
; 28.196 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 1.748      ;
; 28.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 1.480      ;
; 28.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 1.480      ;
; 28.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 1.480      ;
; 28.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 1.480      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 28.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 1.451      ;
; 98.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 1.750      ;
; 98.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 1.750      ;
; 98.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 1.451      ;
; 98.494 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 1.451      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.000      ;
; 48.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.000      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.818      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.818      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.818      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.819      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.819      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.819      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.819      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.819      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.819      ;
; 95.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.818      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.809      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.828      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.812      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.816      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.816      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.816      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.816      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.817      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.816      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.816      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.819      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.820      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.812      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.812      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.812      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.812      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.813      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.814      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.815      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.815      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.815      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.815      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.815      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.815      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.828      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.828      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.828      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.828      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.809      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.809      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.809      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.809      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.808      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.808      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.808      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.808      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.797      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.787      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.795      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.793      ;
; 95.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.793      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.315      ;
; 1.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.315      ;
; 1.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.315      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.576      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.820      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.844      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.844      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.844      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.844      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.844      ;
; 1.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.867      ;
; 1.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.867      ;
; 1.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.867      ;
; 1.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.867      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.899      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.915      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.923      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.112      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.133      ;
; 1.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.216      ;
; 1.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.216      ;
; 1.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.216      ;
; 1.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.216      ;
; 1.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.220      ;
; 1.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.220      ;
; 1.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.220      ;
; 1.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.220      ;
; 1.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.220      ;
; 1.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.220      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 2.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.236      ;
; 3.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.499      ; 4.508      ;
; 4.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 4.537      ;
; 4.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 4.537      ;
; 4.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 4.537      ;
; 4.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 4.537      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.107   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.350      ;
; 1.132   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.376      ;
; 1.132   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.376      ;
; 1.132   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.376      ;
; 1.132   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.376      ;
; 1.349   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.626      ;
; 1.349   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.626      ;
; 1.349   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.626      ;
; 1.349   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.626      ;
; 1.349   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.626      ;
; 1.387   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.629      ;
; 1.387   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.629      ;
; 1.387   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.629      ;
; 1.387   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.629      ;
; 1.387   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.629      ;
; 1.387   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.629      ;
; 1.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 1.864      ;
; 1.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 1.864      ;
; 1.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 1.864      ;
; 1.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 1.864      ;
; 1.657   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 1.933      ;
; 1.657   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 1.933      ;
; 1.657   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 1.933      ;
; 1.657   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 1.933      ;
; 1.669   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.912      ;
; 1.686   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.929      ;
; 1.686   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.929      ;
; 1.686   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.929      ;
; 1.686   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.929      ;
; 1.686   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.929      ;
; 1.686   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.929      ;
; 1.849   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.104      ; 2.124      ;
; 1.849   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.104      ; 2.124      ;
; 2.124   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.103      ; 2.398      ;
; 101.107 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.072      ; 1.350      ;
; 101.107 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.072      ; 1.350      ;
; 101.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.106      ; 1.626      ;
; 101.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.106      ; 1.626      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.698      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.699      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.691      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.688      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.691      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.698      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.698      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.699      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.699      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.699      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.698      ;
; 3.440 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.699      ;
; 3.441 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.693      ;
; 3.441 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.699      ;
; 3.441 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.699      ;
; 3.441 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.699      ;
; 3.441 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.699      ;
; 3.441 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.699      ;
; 3.442 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.694      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.700      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000010                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.704      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.704      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000100                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.704      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.100000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.704      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.707      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000000001                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.707      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.707      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|f_pop                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.706      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.011                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.698      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.010                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.700      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.698      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.698      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.698      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.699      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.698      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.701      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.701      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.703      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.707      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.707      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.707      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_valid                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.700      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.700      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.701      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.700      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.700      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.686      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.686      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.691      ;
; 3.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.694      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 3.674      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 3.674      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 3.674      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.676      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.676      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 3.674      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.676      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 3.674      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.676      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.684      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.684      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 3.672      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.684      ;
; 3.463 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 3.684      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 3.667      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 3.669      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 3.667      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.679      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 3.667      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 3.669      ;
; 3.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 3.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[7]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[23]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[7]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[6]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[22]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[6]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[20]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[4]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[4]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.428 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]  ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.729      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[31]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[15]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15] ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[30]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[14]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14] ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[29]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[13]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[13]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[12]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[28]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[12]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12] ; Clk          ; Clk         ; 0.000        ; 0.125      ; 4.726      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|force_reload                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_is_running                                                                           ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[6]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[0]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[1]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[2]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[3]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[4]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[5]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[7]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[8]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[10]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[9]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[11]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[14]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[12]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[13]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[15]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[9]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[0]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[16]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[1]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[17]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[2]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[18]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[3]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[19]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[4]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[20]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[5]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[21]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[6]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[22]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[7]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[23]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[8]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[24]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[25]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[11]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[10]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[26]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[27]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[14]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[12]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[28]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[13]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[29]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[30]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[15]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[31]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|delayed_unxcounter_is_zeroxx0                                                                ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|timeout_occurred                                                                             ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[0]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[15]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[14]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[11]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[10]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[9]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[8]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[21]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[5]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[5]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.119      ; 4.729      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[3]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[19]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[3]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[3]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[18]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[2]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[2]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[2]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.118      ; 4.728      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[17]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[16]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
; 4.439 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[0]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.117      ; 4.727      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -39.805 ; -46403.697    ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 9.347   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 26.692  ; 0.000         ;
; altera_reserved_tck                 ; 46.265  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.115 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.148 ; 0.000         ;
; altera_reserved_tck                 ; 0.181 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 11.301 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 12.355 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 28.436 ; 0.000         ;
; altera_reserved_tck                 ; 49.135 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; altera_reserved_tck                 ; 0.560 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.564 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 1.998 ; 0.000         ;
; Clk                                 ; 2.525 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.870  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.280  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.752 ; 0.000         ;
; altera_reserved_tck                 ; 49.460 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -39.805 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[3][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.198      ; 55.010     ;
; -39.637 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[3][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; 0.198      ; 54.842     ;
; -39.463 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; 0.149      ; 54.619     ;
; -39.380 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.135      ; 54.522     ;
; -39.318 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; 0.191      ; 54.516     ;
; -39.313 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.498     ;
; -39.300 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM8977        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.293     ;
; -39.294 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7384            ; Clk          ; Clk         ; 15.000       ; 0.149      ; 54.450     ;
; -39.289 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM7883       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.125      ; 54.421     ;
; -39.282 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[1][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; 0.173      ; 54.462     ;
; -39.269 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~6_OTERM17526                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.454     ;
; -39.264 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14635                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.449     ;
; -39.242 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM8973        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.235     ;
; -39.223 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM14633                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.408     ;
; -39.211 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[2][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.135      ; 54.353     ;
; -39.208 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15243                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.393     ;
; -39.204 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9861        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 54.146     ;
; -39.198 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM8975        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.191     ;
; -39.192 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~4_OTERM17524                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.377     ;
; -39.167 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9863        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 54.109     ;
; -39.157 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9857        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 54.099     ;
; -39.149 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5189                                ; Clk          ; Clk         ; 15.000       ; 0.191      ; 54.347     ;
; -39.147 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[65]~5_OTERM18180                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.332     ;
; -39.145 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Add1~0_OTERM63                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.330     ;
; -39.132 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM8977        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.125     ;
; -39.124 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM8971        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.117     ;
; -39.123 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM14631                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.308     ;
; -39.120 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM7883       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.125      ; 54.252     ;
; -39.113 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[1][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; 0.173      ; 54.293     ;
; -39.110 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9859        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.065     ; 54.052     ;
; -39.101 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~6_OTERM17526                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.286     ;
; -39.096 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM14635                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.281     ;
; -39.081 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8171       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; 0.183      ; 54.271     ;
; -39.074 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM8973        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.067     ;
; -39.055 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.051     ; 54.011     ;
; -39.055 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM14633                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.240     ;
; -39.044 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM8979        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.189      ; 54.240     ;
; -39.040 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM15243                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.225     ;
; -39.035 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9861        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 53.977     ;
; -39.030 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM8975        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.014     ; 54.023     ;
; -39.030 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8459       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.217      ; 54.254     ;
; -39.024 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[66]~4_OTERM17524                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.209     ;
; -39.020 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM9757        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.988     ;
; -38.998 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9863        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 53.940     ;
; -38.993 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM9759        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.961     ;
; -38.989 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM18018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 53.930     ;
; -38.988 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9857        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 53.930     ;
; -38.987 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[132]~22_OTERM18016 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; -0.066     ; 53.928     ;
; -38.979 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[65]~5_OTERM18180                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.164     ;
; -38.978 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; 0.126      ; 54.111     ;
; -38.956 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM8971        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; -0.014     ; 53.949     ;
; -38.955 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM14631                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; 0.178      ; 54.140     ;
; -38.944 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM17452                         ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5600_OTERM11281                     ; Clk          ; Clk         ; 15.000       ; -0.035     ; 53.916     ;
; -38.941 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9859        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.065     ; 53.883     ;
; -38.937 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[6][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|pers_div[1][0]_OTERM7371_OTERM13173 ; Clk          ; Clk         ; 15.000       ; -0.024     ; 53.920     ;
; -38.924 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 54.069     ;
; -38.920 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[4][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|pers_div[2][0]_OTERM5988_OTERM12329 ; Clk          ; Clk         ; 15.000       ; 0.126      ; 54.053     ;
; -38.912 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8171       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; 0.183      ; 54.102     ;
; -38.906 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9649        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.060     ; 53.853     ;
; -38.886 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 53.842     ;
; -38.881 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM10271                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.050     ; 53.838     ;
; -38.881 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM10273                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.050     ; 53.838     ;
; -38.876 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM8979        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; 0.189      ; 54.072     ;
; -38.867 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9653        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.060     ; 53.814     ;
; -38.862 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM17950 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.005      ; 53.874     ;
; -38.862 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8459       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7359            ; Clk          ; Clk         ; 15.000       ; 0.217      ; 54.086     ;
; -38.861 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM127                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dxBdy[0]_OTERM5201_OTERM10915                     ; Clk          ; Clk         ; 15.000       ; -0.068     ; 53.800     ;
; -38.856 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[130]~24_OTERM17934 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 54.001     ;
; -38.854 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~7_OTERM9753        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.822     ;
; -38.852 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[129]~25_OTERM17694 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 53.997     ;
; -38.851 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM9757        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7384            ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.819     ;
; -38.850 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM10269                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.050     ; 53.807     ;
; -38.839 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM10275                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7401_OTERM14873              ; Clk          ; Clk         ; 15.000       ; -0.050     ; 53.796     ;
; -38.835 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8699       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.026     ; 53.816     ;
; -38.831 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18044 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.207      ; 54.045     ;
; -38.824 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM9759        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7384            ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.792     ;
; -38.820 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~8_OTERM9855        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5998_OTERM12069 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 53.965     ;
; -38.820 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[131]~23_OTERM18018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.066     ; 53.761     ;
; -38.818 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[132]~22_OTERM18016 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; -0.066     ; 53.759     ;
; -38.816 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM9755        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.784     ;
; -38.815 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9655        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.060     ; 53.762     ;
; -38.809 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|area[0]                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; 0.126      ; 53.942     ;
; -38.799 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM9029        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.034     ; 53.772     ;
; -38.799 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[129]~25_OTERM17898 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.207      ; 54.013     ;
; -38.797 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM8315       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.034     ; 53.770     ;
; -38.776 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM17452                         ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dzBdy[0]_OTERM5598                                ; Clk          ; Clk         ; 15.000       ; -0.035     ; 53.748     ;
; -38.775 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~0_OTERM9031        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.034     ; 53.748     ;
; -38.771 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[130]~24_OTERM17900 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[1][0]_OTERM7361_OTERM13413 ; Clk          ; Clk         ; 15.000       ; 0.207      ; 53.985     ;
; -38.768 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[6][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|pers_div[1][0]_OTERM7369            ; Clk          ; Clk         ; 15.000       ; -0.024     ; 53.751     ;
; -38.768 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~9_OTERM9751        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[1][0]_OTERM7386_OTERM12813 ; Clk          ; Clk         ; 15.000       ; -0.039     ; 53.736     ;
; -38.755 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div2|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[128]~26_OTERM18078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|pers_div[2][0]_OTERM5996            ; Clk          ; Clk         ; 15.000       ; 0.138      ; 53.900     ;
; -38.752 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|prj_vert[4][3][0]                                                                                                                                           ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|pers_div[2][0]_OTERM5986            ; Clk          ; Clk         ; 15.000       ; 0.126      ; 53.885     ;
; -38.751 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[129]~25_OTERM17742 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.047     ; 53.711     ;
; -38.745 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM14573                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|dxBdy[0]_OTERM5191_OTERM10669                     ; Clk          ; Clk         ; 15.000       ; -0.002     ; 53.750     ;
; -38.740 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~36_OTERM15103                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dzBdy[0]_OTERM5183_OTERM11035                     ; Clk          ; Clk         ; 15.000       ; -0.040     ; 53.707     ;
; -38.737 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9649        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7085            ; Clk          ; Clk         ; 15.000       ; -0.060     ; 53.684     ;
; -38.735 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM9651        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|pers_div[0][0]_OTERM7087_OTERM14133 ; Clk          ; Clk         ; 15.000       ; -0.060     ; 53.682     ;
; -38.727 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~6_OTERM9025        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[3]|pers_div[0][0]_OTERM7102_OTERM13773 ; Clk          ; Clk         ; 15.000       ; -0.034     ; 53.700     ;
; -38.712 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~4_OTERM10271                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.050     ; 53.669     ;
; -38.712 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~2_OTERM10273                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid_area[0]_OTERM7399                         ; Clk          ; Clk         ; 15.000       ; -0.050     ; 53.669     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                     ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 9.347 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 5.543      ;
; 9.380 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 5.494      ;
; 9.395 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 5.494      ;
; 9.396 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 5.480      ;
; 9.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 5.462      ;
; 9.404 ; DRAM_DQ[13]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 2.330      ;
; 9.424 ; DRAM_DQ[14]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 2.300      ;
; 9.428 ; DRAM_DQ[15]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.310      ;
; 9.429 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 5.431      ;
; 9.430 ; DRAM_DQ[11]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 2.280      ;
; 9.436 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 5.413      ;
; 9.437 ; DRAM_DQ[10]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.201     ; 2.320      ;
; 9.441 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 5.454      ;
; 9.444 ; DRAM_DQ[21]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.244     ; 2.270      ;
; 9.444 ; DRAM_DQ[3]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.300      ;
; 9.444 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.085     ; 5.431      ;
; 9.448 ; DRAM_DQ[9]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.290      ;
; 9.450 ; DRAM_DQ[6]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.198     ; 2.310      ;
; 9.451 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 5.413      ;
; 9.454 ; DRAM_DQ[0]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 2.270      ;
; 9.457 ; DRAM_DQ[12]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.201     ; 2.300      ;
; 9.458 ; DRAM_DQ[8]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.280      ;
; 9.460 ; DRAM_DQ[5]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.198     ; 2.300      ;
; 9.463 ; DRAM_DQ[19]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.215     ; 2.280      ;
; 9.464 ; DRAM_DQ[1]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.204     ; 2.290      ;
; 9.466 ; DRAM_DQ[31]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.300      ;
; 9.471 ; DRAM_DQ[18]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 2.280      ;
; 9.472 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.432      ;
; 9.473 ; DRAM_DQ[20]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.215     ; 2.270      ;
; 9.473 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 5.424      ;
; 9.474 ; DRAM_DQ[2]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.194     ; 2.290      ;
; 9.474 ; DRAM_DQ[17]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 2.260      ;
; 9.474 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 5.405      ;
; 9.476 ; DRAM_DQ[22]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 2.270      ;
; 9.478 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 5.407      ;
; 9.481 ; DRAM_DQ[30]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.290      ;
; 9.481 ; DRAM_DQ[7]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.290      ;
; 9.484 ; DRAM_DQ[4]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]  ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.194     ; 2.280      ;
; 9.486 ; DRAM_DQ[26]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.280      ;
; 9.486 ; DRAM_DQ[27]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.280      ;
; 9.486 ; DRAM_DQ[16]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 2.260      ;
; 9.488 ; DRAM_DQ[24]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.250      ;
; 9.488 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.416      ;
; 9.489 ; DRAM_DQ[23]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 2.250      ;
; 9.489 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 5.401      ;
; 9.489 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 5.405      ;
; 9.505 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 5.364      ;
; 9.505 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 5.383      ;
; 9.506 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 5.375      ;
; 9.509 ; DRAM_DQ[29]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.189     ; 2.260      ;
; 9.511 ; DRAM_DQ[28]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.260      ;
; 9.511 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 5.358      ;
; 9.516 ; DRAM_DQ[25]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25] ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.250      ;
; 9.520 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.057     ; 5.383      ;
; 9.521 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 5.375      ;
; 9.521 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 5.367      ;
; 9.522 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 5.352      ;
; 9.524 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 5.352      ;
; 9.525 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.379      ;
; 9.525 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.050     ; 5.385      ;
; 9.526 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.378      ;
; 9.526 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.358      ;
; 9.532 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.030     ; 5.398      ;
; 9.533 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.034     ; 5.393      ;
; 9.536 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.057     ; 5.367      ;
; 9.537 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 5.352      ;
; 9.538 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 5.315      ;
; 9.544 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 5.346      ;
; 9.551 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.040     ; 5.369      ;
; 9.553 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.092     ; 5.315      ;
; 9.557 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 5.303      ;
; 9.558 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 5.330      ;
; 9.558 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 5.336      ;
; 9.559 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 5.329      ;
; 9.562 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 5.332      ;
; 9.565 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.046     ; 5.349      ;
; 9.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.050     ; 5.344      ;
; 9.570 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.034     ; 5.356      ;
; 9.572 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.085     ; 5.303      ;
; 9.573 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.057     ; 5.330      ;
; 9.573 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.051     ; 5.336      ;
; 9.574 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.057     ; 5.329      ;
; 9.577 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 5.297      ;
; 9.580 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.031     ; 5.349      ;
; 9.581 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.035     ; 5.344      ;
; 9.582 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.322      ;
; 9.584 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.320      ;
; 9.592 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 5.297      ;
; 9.595 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 5.283      ;
; 9.596 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 5.289      ;
; 9.597 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 5.272      ;
; 9.599 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.041     ; 5.320      ;
; 9.603 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.050     ; 5.307      ;
; 9.606 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 5.284      ;
; 9.610 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.067     ; 5.283      ;
; 9.615 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 5.273      ;
; 9.616 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.023     ; 5.321      ;
; 9.618 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.028     ; 5.314      ;
; 9.618 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.035     ; 5.307      ;
; 9.621 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 5.279      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 26.692 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.064     ; 3.251      ;
; 26.749 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.060     ; 3.198      ;
; 26.815 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 3.119      ;
; 26.819 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 3.115      ;
; 26.872 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 3.066      ;
; 26.876 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 3.062      ;
; 26.883 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 3.051      ;
; 26.887 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 3.047      ;
; 26.940 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 2.998      ;
; 26.944 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 2.994      ;
; 26.951 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.983      ;
; 26.955 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.979      ;
; 26.968 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.064     ; 2.975      ;
; 27.006 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 2.952      ;
; 27.008 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 2.930      ;
; 27.012 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 2.926      ;
; 27.019 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.915      ;
; 27.023 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.911      ;
; 27.025 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.060     ; 2.922      ;
; 27.027 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 2.943      ;
; 27.029 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 2.929      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.055 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 2.907      ;
; 27.059 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.064     ; 2.884      ;
; 27.072 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 2.886      ;
; 27.076 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 2.862      ;
; 27.080 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.069     ; 2.858      ;
; 27.097 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 2.873      ;
; 27.101 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 2.850      ;
; 27.101 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 2.850      ;
; 27.101 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 2.850      ;
; 27.116 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.060     ; 2.831      ;
; 27.120 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.829      ;
; 27.124 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.825      ;
; 27.138 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[1]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.798      ;
; 27.141 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.046     ; 2.820      ;
; 27.143 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                            ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 2.815      ;
; 27.143 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.806      ;
; 27.145 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.046     ; 2.816      ;
; 27.147 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.802      ;
; 27.169 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 2.801      ;
; 27.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.069      ; 2.915      ;
; 27.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 2.787      ;
; 27.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[7]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.751      ;
; 27.186 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.763      ;
; 27.188 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.761      ;
; 27.189 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.747      ;
; 27.190 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.746      ;
; 27.190 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.759      ;
; 27.192 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.757      ;
; 27.194 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[5]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.742      ;
; 27.200 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.074      ; 2.903      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.201 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.054     ; 2.752      ;
; 27.209 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.046     ; 2.752      ;
; 27.211 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.738      ;
; 27.211 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.046     ; 2.750      ;
; 27.213 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.046     ; 2.748      ;
; 27.215 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.734      ;
; 27.215 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.046     ; 2.746      ;
; 27.218 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.718      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[1]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[3]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[4]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[5]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.220 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 2.722      ;
; 27.222 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[3]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.714      ;
; 27.224 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 2.748      ;
; 27.226 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.036     ; 2.745      ;
; 27.229 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 2.729      ;
; 27.231 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.705      ;
; 27.231 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.036     ; 2.740      ;
; 27.235 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[2]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.701      ;
; 27.240 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.073      ; 2.862      ;
; 27.240 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                    ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 2.730      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.244 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.053     ; 2.710      ;
; 27.245 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 2.694      ;
; 27.254 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.695      ;
; 27.256 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.693      ;
; 27.257 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|valid                            ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.692      ;
; 27.257 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.078      ; 2.850      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.005      ;
; 46.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.933      ;
; 46.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.869      ;
; 46.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.801      ;
; 46.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.622      ;
; 46.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.604      ;
; 46.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.598      ;
; 46.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.588      ;
; 46.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.439      ;
; 46.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.434      ;
; 46.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.429      ;
; 46.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.404      ;
; 46.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.389      ;
; 46.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.337      ;
; 46.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.301      ;
; 47.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.246      ;
; 47.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 3.072      ;
; 47.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 3.044      ;
; 47.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.977      ;
; 47.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.827      ;
; 48.268 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.998      ;
; 48.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.913      ;
; 48.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.730      ;
; 48.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.598      ;
; 48.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.589      ;
; 48.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.486      ;
; 48.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.385      ;
; 48.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.386      ;
; 48.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.383      ;
; 48.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.332      ;
; 48.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.319      ;
; 48.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.299      ;
; 49.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.262      ;
; 49.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.221      ;
; 49.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.240      ;
; 49.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.183      ;
; 49.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.151      ;
; 49.818 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.456      ;
; 95.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a74~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 4.791      ;
; 95.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 4.621      ;
; 95.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.383      ;
; 95.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.383      ;
; 95.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.382      ;
; 95.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.382      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.326      ;
; 95.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.305      ;
; 95.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.297      ;
; 95.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.282      ;
; 95.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.282      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.281      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.280      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.280      ;
; 95.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.279      ;
; 95.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.279      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.278      ;
; 95.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.278      ;
; 95.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.261      ;
; 95.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.261      ;
; 95.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.260      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.259      ;
; 95.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a7~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 4.430      ;
; 95.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a81~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 4.432      ;
; 95.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 4.417      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.237      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.234      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.234      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.233      ;
; 95.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.231      ;
; 95.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.230      ;
; 95.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.230      ;
; 95.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.229      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.227      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.213      ;
; 95.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.212      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.211      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.211      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.197      ;
; 95.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.187      ;
; 95.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.187      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.186      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.182      ;
; 95.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.173      ;
; 95.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.173      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.172      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.172      ;
; 95.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.171      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.170      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.170      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.169      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.169      ;
; 95.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.112      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.111      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.111      ;
; 95.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.109      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.108      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.108      ;
; 95.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.107      ;
; 95.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.106      ;
; 95.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.106      ;
; 95.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.106      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a72~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.221      ; 0.440      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a55~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a19~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.464      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a2~porta_datain_reg0                          ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.472      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a60~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.463      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a51~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.465      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a43~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.229      ; 0.470      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a46~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.475      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a63~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a40~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a61~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a5~porta_datain_reg0                          ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a49~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.485      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a37~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.472      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a52~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a78~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.250      ; 0.500      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a70~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a76~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a35~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a41~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.240      ; 0.493      ;
; 0.149 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a80~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a6~porta_datain_reg0                          ; Clk          ; Clk         ; 0.000        ; 0.239      ; 0.493      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a65~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.479      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a10~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a14~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a45~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.484      ;
; 0.159 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.491      ;
; 0.162 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[3]                                                                                                                                            ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.489      ;
; 0.164 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[27]                                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.488      ;
; 0.166 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.497      ;
; 0.166 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.493      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a68~porta_datain_reg0                         ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.495      ;
; 0.172 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.501      ;
; 0.174 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.501      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.Z_WRITE                                                                                                                                          ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.Z_WRITE                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.RGB_WRITE                                                                                                                                        ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.RGB_WRITE                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[1]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[1]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[16]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[16]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[21]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[21]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[22]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[22]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[7]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[7]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[23]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[23]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                               ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty     ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full          ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                 ; Clk          ; Clk         ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|resetlatch     ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|resetlatch                     ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|jtag_break     ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|jtag_break                     ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|break_on_reset ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|break_on_reset                 ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state.IDLE                                                                                                                          ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state.IDLE                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.148 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.483      ;
; 0.151 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.486      ;
; 0.155 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.490      ;
; 0.158 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.493      ;
; 0.161 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 0.491      ;
; 0.165 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]     ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.231      ; 0.500      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                          ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[16]                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                             ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                            ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                            ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                    ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                               ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                       ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.315      ;
; 0.188 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_R[2]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_B[5]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                      ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                       ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                           ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                              ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                                                    ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_BLANK                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|VGA_B[3]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                        ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.197 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[6] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|rd_ptr_lsb                             ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                               ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.181      ; 0.490      ;
; 0.208 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[29]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.537      ;
; 0.211 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[28]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.540      ;
; 0.212 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.338      ;
; 0.213 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.337      ;
; 0.213 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[25]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.542      ;
; 0.219 ; final_soc:final_subsystem|final_soc_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[27]                                                                                                                                         ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.548      ;
; 0.223 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.181      ; 0.508      ;
; 0.224 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.181      ; 0.509      ;
; 0.229 ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                            ; final_soc:final_subsystem|final_soc_pixel_buffer:pixel_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.181      ; 0.514      ;
; 0.246 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                  ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                   ; final_soc:final_subsystem|final_soc_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                 ; final_soc:final_subsystem|final_soc_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.319      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.199 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.205 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.214 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.340      ;
; 0.214 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.340      ;
; 0.216 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.342      ;
; 0.225 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.351      ;
; 0.228 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.354      ;
; 0.228 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.354      ;
; 0.231 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.357      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.379      ;
; 0.252 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.386      ;
; 0.255 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[37]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.383      ;
; 0.256 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.010                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][111]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][111]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.685      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.685      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.301 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.690      ;
; 11.302 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.689      ;
; 11.302 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.689      ;
; 11.302 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.689      ;
; 11.302 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.689      ;
; 11.302 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                            ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.689      ;
; 11.302 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                            ; Clk          ; Clk         ; 15.000       ; -0.016     ; 3.689      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                ; Clk          ; Clk         ; 15.000       ; -0.017     ; 3.687      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                            ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.681      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                            ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.681      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                            ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.681      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                            ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.681      ;
; 11.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                            ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.681      ;
; 11.304 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                            ; Clk          ; Clk         ; 15.000       ; -0.033     ; 3.670      ;
; 11.304 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                            ; Clk          ; Clk         ; 15.000       ; -0.033     ; 3.670      ;
; 11.304 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                            ; Clk          ; Clk         ; 15.000       ; -0.033     ; 3.670      ;
; 11.304 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                            ; Clk          ; Clk         ; 15.000       ; -0.033     ; 3.670      ;
; 11.309 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                  ; Clk          ; Clk         ; 15.000       ; -0.001     ; 3.697      ;
; 11.309 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                  ; Clk          ; Clk         ; 15.000       ; -0.001     ; 3.697      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                      ; Clk          ; Clk         ; 15.000       ; 0.135      ; 3.696      ;
; 11.484 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.494      ;
; 11.484 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                            ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.494      ;
; 11.484 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                            ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.494      ;
; 11.484 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                            ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.494      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                           ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.485 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.030     ; 3.492      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.494      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                            ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                           ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.494      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                           ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.494      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.493      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.488      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.488      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.488      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.488      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.488      ;
; 11.490 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.029     ; 3.488      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[8]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.025     ; 3.491      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.025     ; 3.491      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.025     ; 3.491      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.025     ; 3.491      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.026     ; 3.490      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.026     ; 3.490      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.485      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.485      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.485      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.485      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.485      ;
; 11.491 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.485      ;
; 11.492 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.487      ;
; 11.492 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.487      ;
; 11.492 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.487      ;
; 11.492 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.487      ;
; 11.492 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.487      ;
; 11.492 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.487      ;
+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 12.355 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.588      ;
; 12.355 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.588      ;
; 12.355 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.588      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.510      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.510      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.587      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.587      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.587      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.588      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.578      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.588      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.588      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.578      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 2.595      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 2.595      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 2.595      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 2.595      ;
; 12.356 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 2.595      ;
; 12.357 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 2.490      ;
; 12.357 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 2.502      ;
; 12.357 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 2.490      ;
; 12.357 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 2.502      ;
; 12.357 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.059     ; 2.591      ;
; 12.357 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.059     ; 2.591      ;
; 12.358 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 2.498      ;
; 12.358 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 2.498      ;
; 12.359 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.167     ; 2.432      ;
; 12.359 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 2.444      ;
; 12.359 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 2.444      ;
; 12.360 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 2.467      ;
; 12.360 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 2.440      ;
; 12.360 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 2.440      ;
; 12.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.585      ;
; 12.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.585      ;
; 12.362 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.409      ;
; 12.366 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 2.486      ;
; 12.366 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 2.498      ;
; 12.368 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 2.440      ;
; 12.368 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 2.428      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.048     ; 2.590      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.048     ; 2.590      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.046     ; 2.592      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.058     ; 2.580      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.048     ; 2.590      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.049     ; 2.589      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.046     ; 2.592      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.048     ; 2.590      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.058     ; 2.580      ;
; 12.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 2.578      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.524      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.524      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.564      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.564      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.564      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.564      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.576      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.564      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.068     ; 2.569      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.563      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.068     ; 2.569      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.575      ;
; 12.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.571      ;
; 12.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.571      ;
; 12.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.571      ;
; 12.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.571      ;
; 12.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.573      ;
; 12.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 2.466      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.493      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.493      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.493      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.493      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 2.499      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.493      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.550      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.550      ;
; 12.373 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.550      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.520      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.520      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.520      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 2.464      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 2.483      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 2.483      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.488      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 2.464      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 2.464      ;
; 12.374 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.488      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 28.436 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.051     ; 1.520      ;
; 28.615 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 1.343      ;
; 28.615 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 1.343      ;
; 28.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 1.193      ;
; 28.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 1.193      ;
; 28.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 1.193      ;
; 28.765 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.049     ; 1.193      ;
; 28.780 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.179      ;
; 28.780 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.179      ;
; 28.780 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.179      ;
; 28.780 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.179      ;
; 28.782 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 1.182      ;
; 28.782 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 1.182      ;
; 28.782 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 1.182      ;
; 28.782 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 1.182      ;
; 28.782 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 1.182      ;
; 28.782 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 1.182      ;
; 28.794 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.171      ;
; 28.974 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 0.990      ;
; 28.974 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 0.990      ;
; 28.974 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 0.990      ;
; 28.974 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 0.990      ;
; 28.974 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 0.990      ;
; 28.974 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 0.990      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 29.133 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.832      ;
; 29.133 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.832      ;
; 29.133 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.832      ;
; 29.133 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.832      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 29.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.798      ;
; 98.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 0.979      ;
; 98.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 0.979      ;
; 99.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 0.798      ;
; 99.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 0.798      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.144      ;
; 49.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.144      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.867      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.857      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.858      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.867      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.867      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.867      ;
; 97.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.867      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.847      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.856      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.856      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.856      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.856      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.856      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.856      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.852      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.847      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.847      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.847      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.847      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.846      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.833      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.833      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.833      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.833      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.833      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.833      ;
; 97.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.834      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.851      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.851      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.851      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.851      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.851      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.852      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.852      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.852      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.852      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.852      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.852      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.820      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.820      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.820      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.820      ;
; 97.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.820      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.684      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.684      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.684      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.815      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.942      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.958      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.958      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.958      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.958      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.958      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.971      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.003      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.006      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 0.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.110      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.133      ;
; 1.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.161      ;
; 1.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.161      ;
; 1.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.161      ;
; 1.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.161      ;
; 1.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.172      ;
; 1.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.172      ;
; 1.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.172      ;
; 1.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.172      ;
; 1.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.172      ;
; 1.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.172      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.178      ;
; 2.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.249      ; 2.537      ;
; 2.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.590      ;
; 2.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.590      ;
; 2.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.590      ;
; 2.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.590      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.689      ;
; 0.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.712      ;
; 0.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.712      ;
; 0.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.712      ;
; 0.586   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.712      ;
; 0.689   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.839      ;
; 0.689   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.839      ;
; 0.689   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.839      ;
; 0.689   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.839      ;
; 0.689   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.839      ;
; 0.721   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.846      ;
; 0.721   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.846      ;
; 0.835   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.985      ;
; 0.835   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.985      ;
; 0.835   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.985      ;
; 0.835   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.985      ;
; 0.867   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.016      ;
; 0.867   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.016      ;
; 0.867   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.016      ;
; 0.867   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.016      ;
; 0.872   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.997      ;
; 0.877   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.002      ;
; 0.877   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.002      ;
; 0.877   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.002      ;
; 0.877   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.002      ;
; 0.877   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.002      ;
; 0.877   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.002      ;
; 0.984   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.133      ;
; 0.984   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 1.133      ;
; 1.136   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 1.283      ;
; 100.564 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.041      ; 0.689      ;
; 100.564 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.041      ; 0.689      ;
; 100.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.066      ; 0.839      ;
; 100.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.066      ; 0.839      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.129      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.129      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.132      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.133      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.132      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.132      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.129      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.124      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.129      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.133      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.133      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.133      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 1.998 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.134      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000010                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.138      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000001000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000100000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000100                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.100000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.138      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.010000000                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000000001                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|f_pop                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.138      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.135      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.011                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.132      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.010                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.132      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.132      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.132      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.132      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 2.115      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 2.115      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.122      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.122      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.122      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.136      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_valid                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.133      ;
; 2.013 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.128      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[31]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[15]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15] ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[7]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[23]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[7]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[30]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[14]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14] ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[29]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[13]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[13]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[12]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[28]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[12]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12] ; Clk          ; Clk         ; 0.000        ; 0.078      ; 2.687      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[6]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[22]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[6]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[20]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[4]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[4]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.525 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]  ; Clk          ; Clk         ; 0.000        ; 0.081      ; 2.690      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[0]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[2]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[2]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[3]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[3]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[4]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[4]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[5]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[5]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[6]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[7]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[8]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[9]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[10]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[11]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[11]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[14]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[12]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[12]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[13]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[13]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[14]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[15]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[2]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[3]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[4]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[5]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[11]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[14]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[12]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.532 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[13]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|force_reload                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_is_running                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[6]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[0]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[1]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[7]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[8]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[10]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[9]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[15]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[9]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[0]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[16]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[1]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[17]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[18]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[19]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[20]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[21]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[6]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[22]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[7]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[23]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[8]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[24]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[25]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[10]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[26]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[27]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[28]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[29]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[30]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[15]                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[31]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|delayed_unxcounter_is_zeroxx0                                                                ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|timeout_occurred                                                                             ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_register[0]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 2.689      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[15]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.690      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[14]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.690      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[11]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.690      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[10]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.690      ;
; 2.533 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[9]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 2.690      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.109
Worst Case Available Settling Time: 21.104 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+
; Clock                                ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -95.038     ; 0.115 ; 8.229    ; 0.560   ; 6.870               ;
;  Clk                                 ; -95.038     ; 0.115 ; 8.229    ; 2.525   ; 6.870               ;
;  altera_reserved_tck                 ; 42.212      ; 0.181 ; 47.897   ; 0.560   ; 49.460              ;
;  final_subsystem|pll|sd1|pll7|clk[0] ; 4.096       ; 0.181 ; 10.017   ; 1.998   ; 7.186               ;
;  final_subsystem|pll|sd1|pll7|clk[2] ; 23.275      ; 0.148 ; 27.115   ; 0.564   ; 14.693              ;
; Design-wide TNS                      ; -160001.361 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                 ; -160001.361 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                 ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  final_subsystem|pll|sd1|pll7|clk[0] ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  final_subsystem|pll|sd1|pll7|clk[2] ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 9940         ; 0          ; 106      ; 3        ;
; Clk                                 ; altera_reserved_tck                 ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path   ; false path ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Clk                                 ; 191          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Clk                                 ; 1            ; 1          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Clk                                 ; 46           ; 1          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 200          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 33966        ; 0          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 20           ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 6971         ; 0          ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 9940         ; 0          ; 106      ; 3        ;
; Clk                                 ; altera_reserved_tck                 ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path   ; false path ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Clk                                 ; 191          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Clk                                 ; 1            ; 1          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Clk                                 ; 46           ; 1          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 200          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 33966        ; 0          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 20           ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 6971         ; 0          ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+-------------------------------------+-------------------------------------+------------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 509        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path ; 0        ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; 1112       ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 596        ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 6          ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 47         ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+------------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 509        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path ; 0        ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; 1112       ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 596        ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 6          ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 47         ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; Target                              ; Clock                               ; Type      ; Status      ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; CLOCK_50                            ; Clk                                 ; Base      ; Constrained ;
; altera_reserved_tck                 ; altera_reserved_tck                 ; Base      ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[1] ; final_subsystem|pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; Generated ; Constrained ;
+-------------------------------------+-------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 06 23:46:37 2019
Info: Command: quartus_sta ece385_finalprj -c ece385_finalprj
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_rsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ece385_finalprj.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[0]} {final_subsystem|pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[1]} {final_subsystem|pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[2]} {final_subsystem|pll|sd1|pll7|clk[2]}
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -95.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -95.038         -160001.361 Clk 
    Info (332119):     4.096               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    23.275               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    42.212               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 Clk 
    Info (332119):     0.374               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.402               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 8.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.229               0.000 Clk 
    Info (332119):    10.017               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    27.115               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    47.897               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.172               0.000 altera_reserved_tck 
    Info (332119):     1.210               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     3.863               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     4.936               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 6.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.986               0.000 Clk 
    Info (332119):     7.199               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.702               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.562               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -84.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -84.032         -137798.210 Clk 
    Info (332119):     5.011               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    23.837               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    43.003               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 Clk 
    Info (332119):     0.352               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.352               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.938               0.000 Clk 
    Info (332119):    10.470               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    27.384               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    48.179               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.073               0.000 altera_reserved_tck 
    Info (332119):     1.107               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     3.440               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     4.428               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 7.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.022               0.000 Clk 
    Info (332119):     7.186               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.693               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.487               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -39.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -39.805          -46403.697 Clk 
    Info (332119):     9.347               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    26.692               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    46.265               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 Clk 
    Info (332119):     0.148               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 11.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.301               0.000 Clk 
    Info (332119):    12.355               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    28.436               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.135               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.560               0.000 altera_reserved_tck 
    Info (332119):     0.564               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     1.998               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     2.525               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 6.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.870               0.000 Clk 
    Info (332119):     7.280               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.752               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.460               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.109
    Info (332114): Worst Case Available Settling Time: 21.104 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 5931 megabytes
    Info: Processing ended: Fri Dec 06 23:47:21 2019
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:07


