----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Debug Version 12.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from FPSinCosXDPS4f375
-- VHDL created on Mon Nov 19 14:38:29 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;
USE work.FPSinCosXDPS4f375_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from d:/qshell64/p4/ip/aion/src/mip_common/hw_model.cpp:1243
entity FPSinCosXDPS4f375 is
    port (
        xIn_v : in std_logic_vector(0 downto 0);
        xIn_c : in std_logic_vector(7 downto 0);
        xIn_0 : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        xOut_v : out std_logic_vector(0 downto 0);
        xOut_c : out std_logic_vector(7 downto 0);
        xOut_0 : out std_logic_vector(63 downto 0);
        xOut_1 : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of FPSinCosXDPS4f375 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid6_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid7_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid8_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid22_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid23_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShift_uid24_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShiftM2_uid25_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMwShiftM2_uid26_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cstZwShiftP1_uid27_fpSinCosXTest_q : std_logic_vector (28 downto 0);
    signal cstNaNwF_uid32_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal cPi_uid71_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal excSelSin_uid119_fpSinCosXTest_q : std_logic_vector(1 downto 0);
    signal signComp_uid129_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signComp_uid129_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signComp_uid129_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal signComp_uid129_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expSelectorCos_uid142_fpSinCosXTest_q : std_logic_vector(1 downto 0);
    signal InvCosXONe_uid146_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvCosXONe_uid146_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvYIsZero_uid148_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvYIsZero_uid148_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal biasP1_uid184_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal constWF_uid204_rrx_uid34_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q : std_logic_vector (113 downto 0);
    signal zz_uid218_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal two_uid220_rrx_uid34_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (23 downto 0);
    signal leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal zs_uid279_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal mO_uid282_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (36 downto 0);
    signal zs_uid287_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal memoryC5_uid446_tableGensinPiZ_q : std_logic_vector(17 downto 0);
    signal memoryC5_uid452_tableGencosPiZ_q : std_logic_vector(17 downto 0);
    signal mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (47 downto 0);
    signal leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (2 downto 0);
    signal leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (127 downto 0);
    signal leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (191 downto 0);
    signal mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a : std_logic_vector (18 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1 : std_logic_vector (36 downto 0);
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_reset : std_logic;
    signal prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q : std_logic_vector (35 downto 0);
    signal prodXY_uid717_pT2_uid460_polyEvalsinPiZ_a : std_logic_vector (27 downto 0);
    signal prodXY_uid717_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (28 downto 0);
    signal prodXY_uid717_pT2_uid460_polyEvalsinPiZ_s1 : std_logic_vector (56 downto 0);
    signal prodXY_uid717_pT2_uid460_polyEvalsinPiZ_reset : std_logic;
    signal prodXY_uid717_pT2_uid460_polyEvalsinPiZ_q : std_logic_vector (55 downto 0);
    signal prodXY_uid729_pT1_uid485_polyEvalcosPiZ_a : std_logic_vector (18 downto 0);
    signal prodXY_uid729_pT1_uid485_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal prodXY_uid729_pT1_uid485_polyEvalcosPiZ_s1 : std_logic_vector (36 downto 0);
    signal prodXY_uid729_pT1_uid485_polyEvalcosPiZ_reset : std_logic;
    signal prodXY_uid729_pT1_uid485_polyEvalcosPiZ_q : std_logic_vector (35 downto 0);
    signal prodXY_uid732_pT2_uid491_polyEvalcosPiZ_a : std_logic_vector (27 downto 0);
    signal prodXY_uid732_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (28 downto 0);
    signal prodXY_uid732_pT2_uid491_polyEvalcosPiZ_s1 : std_logic_vector (56 downto 0);
    signal prodXY_uid732_pT2_uid491_polyEvalcosPiZ_reset : std_logic;
    signal prodXY_uid732_pT2_uid491_polyEvalcosPiZ_q : std_logic_vector (55 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_a : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_s1 : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b0_reset : std_logic;
    signal mulSin_uid92_fpSinCosXTest_a0_b0_q : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_a : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_s1 : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b0_reset : std_logic;
    signal mulSin_uid92_fpSinCosXTest_a1_b0_q : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_a : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_s1 : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a0_b1_reset : std_logic;
    signal mulSin_uid92_fpSinCosXTest_a0_b1_q : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_a : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_s1 : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a1_b1_reset : std_logic;
    signal mulSin_uid92_fpSinCosXTest_a1_b1_q : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_zero_36_q : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_a : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_s1 : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b0_reset : std_logic;
    signal mulCos_uid105_fpSinCosXTest_a0_b0_q : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_a : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_s1 : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b0_reset : std_logic;
    signal mulCos_uid105_fpSinCosXTest_a1_b0_q : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_a : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_s1 : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a0_b1_reset : std_logic;
    signal mulCos_uid105_fpSinCosXTest_a0_b1_q : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_a : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_s1 : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a1_b1_reset : std_logic;
    signal mulCos_uid105_fpSinCosXTest_a1_b1_q : std_logic_vector (71 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (63 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (63 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (63 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (63 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (0 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (0 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (0 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (0 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (10 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (10 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (10 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (10 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (63 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_reset0 : std_logic;
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_iq : std_logic_vector (49 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ia : std_logic_vector (49 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ir : std_logic_vector (49 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_aa : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ab : std_logic_vector (9 downto 0);
    signal fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_q : std_logic_vector (49 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1 : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_reset : std_logic;
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q : std_logic_vector (215 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_a : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_a : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_a : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_a : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_a : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_a : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_a : std_logic_vector (17 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_s1 : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_a : std_logic_vector (17 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_s1 : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_a : std_logic_vector (17 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_s1 : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_reset : std_logic;
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_a : std_logic_vector(34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_b : std_logic_vector(34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_o : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_q : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_a : std_logic_vector(52 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_b : std_logic_vector(52 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_o : std_logic_vector (52 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q : std_logic_vector (52 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_a : std_logic_vector(87 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_b : std_logic_vector(87 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_o : std_logic_vector (87 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_q : std_logic_vector (87 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_reset : std_logic;
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_reset : std_logic;
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_reset : std_logic;
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_reset : std_logic;
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_reset : std_logic;
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_reset : std_logic;
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_reset : std_logic;
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_reset : std_logic;
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_a : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_a : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_a : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_a : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_a : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_a : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_a : std_logic_vector (17 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_s1 : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_a : std_logic_vector (17 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_s1 : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_a : std_logic_vector (17 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_s1 : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_reset : std_logic;
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_a : std_logic_vector(34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_b : std_logic_vector(34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_o : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_q : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_a : std_logic_vector(52 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_b : std_logic_vector(52 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_o : std_logic_vector (52 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q : std_logic_vector (52 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_a : std_logic_vector(87 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_b : std_logic_vector(87 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_o : std_logic_vector (87 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_q : std_logic_vector (87 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_reset : std_logic;
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_reset : std_logic;
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_reset : std_logic;
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_reset : std_logic;
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_reset : std_logic;
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_a : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_reset : std_logic;
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_reset : std_logic;
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_q : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_a : std_logic_vector (35 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_s1 : std_logic_vector (70 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_reset : std_logic;
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q : std_logic_vector (69 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p1_of_2_a : std_logic_vector(91 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p1_of_2_b : std_logic_vector(91 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p1_of_2_o : std_logic_vector (91 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p1_of_2_c : std_logic_vector (0 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p1_of_2_q : std_logic_vector (89 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p2_of_2_a : std_logic_vector(5 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p2_of_2_b : std_logic_vector(5 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p2_of_2_o : std_logic_vector (5 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_p2_of_2_q : std_logic_vector (3 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_a : std_logic_vector(91 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_b : std_logic_vector(91 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_o : std_logic_vector (91 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_c : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_a : std_logic_vector(6 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b : std_logic_vector(6 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_o : std_logic_vector (6 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_c : std_logic_vector (0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_a : std_logic_vector(91 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_b : std_logic_vector(91 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_o : std_logic_vector (91 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_c : std_logic_vector (0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q : std_logic_vector (89 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a : std_logic_vector(56 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b : std_logic_vector(56 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_o : std_logic_vector (56 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_q : std_logic_vector (54 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_a : std_logic_vector(91 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_b : std_logic_vector(91 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_o : std_logic_vector (91 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_c : std_logic_vector (0 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q : std_logic_vector (89 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a : std_logic_vector(56 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b : std_logic_vector(56 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_o : std_logic_vector (56 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_q : std_logic_vector (54 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_a : std_logic_vector(91 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_b : std_logic_vector(91 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_o : std_logic_vector (91 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_cin : std_logic_vector (0 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_c : std_logic_vector (0 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q : std_logic_vector (89 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a : std_logic_vector(91 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b : std_logic_vector(91 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_o : std_logic_vector (91 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_cin : std_logic_vector (0 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_c : std_logic_vector (0 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q : std_logic_vector (89 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a : std_logic_vector(38 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b : std_logic_vector(38 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_o : std_logic_vector (38 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_cin : std_logic_vector (0 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_q : std_logic_vector (36 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a : std_logic_vector(14 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b : std_logic_vector(14 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_o : std_logic_vector (14 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_q : std_logic_vector (12 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a_q : std_logic_vector (37 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a : std_logic_vector(19 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b : std_logic_vector(19 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_o : std_logic_vector (19 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_q : std_logic_vector (17 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_a : std_logic_vector(52 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b : std_logic_vector(52 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_o : std_logic_vector (52 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_q : std_logic_vector (50 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a : std_logic_vector(19 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b : std_logic_vector(19 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_o : std_logic_vector (19 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_q : std_logic_vector (17 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_a : std_logic_vector(52 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b : std_logic_vector(52 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_o : std_logic_vector (52 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_q : std_logic_vector (50 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a : std_logic_vector(14 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b : std_logic_vector(14 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_o : std_logic_vector (14 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_q : std_logic_vector (12 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a : std_logic_vector(19 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b : std_logic_vector(19 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_o : std_logic_vector (19 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_q : std_logic_vector (17 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_a : std_logic_vector(52 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b : std_logic_vector(52 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_o : std_logic_vector (52 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_q : std_logic_vector (50 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a : std_logic_vector(19 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b : std_logic_vector(19 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_o : std_logic_vector (19 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_q : std_logic_vector (17 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_a : std_logic_vector(91 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_b : std_logic_vector(91 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_o : std_logic_vector (91 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_c : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q : std_logic_vector (89 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_a : std_logic_vector(52 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b : std_logic_vector(52 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_o : std_logic_vector (52 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_cin : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_q : std_logic_vector (50 downto 0);
    signal reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q : std_logic_vector (35 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q : std_logic_vector (35 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q : std_logic_vector (35 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q : std_logic_vector (35 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q : std_logic_vector (35 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q : std_logic_vector (35 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_1_q : std_logic_vector (89 downto 0);
    signal reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_0_q : std_logic_vector (89 downto 0);
    signal reg_leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q : std_logic_vector (209 downto 0);
    signal reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q : std_logic_vector (209 downto 0);
    signal reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q : std_logic_vector (209 downto 0);
    signal reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q : std_logic_vector (9 downto 0);
    signal reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q : std_logic_vector (64 downto 0);
    signal reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (64 downto 0);
    signal reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_0_q : std_logic_vector (89 downto 0);
    signal reg_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q : std_logic_vector (90 downto 0);
    signal reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q : std_logic_vector (90 downto 0);
    signal reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q : std_logic_vector (17 downto 0);
    signal reg_s1_uid455_uid458_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_1_q : std_logic_vector (28 downto 0);
    signal reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_1_q : std_logic_vector (51 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_0_q : std_logic_vector (33 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1_q : std_logic_vector (33 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0_q : std_logic_vector (70 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1_q : std_logic_vector (86 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_0_q : std_logic_vector (88 downto 0);
    signal reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q : std_logic_vector (35 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0_q : std_logic_vector (35 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0_q : std_logic_vector (35 downto 0);
    signal reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1_q : std_logic_vector (35 downto 0);
    signal reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2_q : std_logic_vector (10 downto 0);
    signal reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_q : std_logic_vector (10 downto 0);
    signal reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q : std_logic_vector (52 downto 0);
    signal reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid729_pT1_uid485_polyEvalcosPiZ_0_q : std_logic_vector (17 downto 0);
    signal reg_s1_uid486_uid489_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_1_q : std_logic_vector (28 downto 0);
    signal reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_1_q : std_logic_vector (51 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_0_q : std_logic_vector (33 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1_q : std_logic_vector (16 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1_q : std_logic_vector (33 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0_q : std_logic_vector (70 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1_q : std_logic_vector (86 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_0_q : std_logic_vector (88 downto 0);
    signal reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1_q : std_logic_vector (34 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q : std_logic_vector (89 downto 0);
    signal reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q : std_logic_vector (89 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q : std_logic_vector (35 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0_q : std_logic_vector (35 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0_q : std_logic_vector (35 downto 0);
    signal reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1_q : std_logic_vector (35 downto 0);
    signal reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q : std_logic_vector (3 downto 0);
    signal reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2_q : std_logic_vector (10 downto 0);
    signal reg_y_uid50_fpSinCosXTest_0_to_yIsZero_uid51_fpSinCosXTest_1_q : std_logic_vector (91 downto 0);
    signal ld_xIn_v_to_xOut_v_q : std_logic_vector (0 downto 0);
    signal ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a_q : std_logic_vector (63 downto 0);
    signal ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a_q : std_logic_vector (91 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a_q : std_logic_vector (7 downto 0);
    signal ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (3 downto 0);
    signal ld_leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (8 downto 0);
    signal ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (63 downto 0);
    signal ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (31 downto 0);
    signal ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (31 downto 0);
    signal ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (15 downto 0);
    signal ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (15 downto 0);
    signal ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (7 downto 0);
    signal ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (7 downto 0);
    signal ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g_q : std_logic_vector (0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_a_q : std_logic_vector (35 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a_q : std_logic_vector (52 downto 0);
    signal ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_a_q : std_logic_vector (69 downto 0);
    signal ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_a_q : std_logic_vector (69 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_a_q : std_logic_vector (35 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a_q : std_logic_vector (52 downto 0);
    signal ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_a_q : std_logic_vector (69 downto 0);
    signal ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_a_q : std_logic_vector (69 downto 0);
    signal ld_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c_to_oneMinusY_uid55_fpSinCosXTest_p2_of_2_b_q : std_logic_vector (3 downto 0);
    signal ld_oneMinusY_uid55_fpSinCosXTest_p1_of_2_q_to_oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_y_uid50_fpSinCosXTest_b_to_cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_a_q : std_logic_vector (91 downto 0);
    signal ld_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b_q : std_logic_vector (4 downto 0);
    signal ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a_q : std_logic_vector (54 downto 0);
    signal ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b_q : std_logic_vector (54 downto 0);
    signal ld_mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q_to_mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a_q : std_logic_vector (54 downto 0);
    signal ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b_q : std_logic_vector (54 downto 0);
    signal ld_mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q_to_mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a_q : std_logic_vector (89 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b_q : std_logic_vector (89 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_q : std_logic_vector (36 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_q : std_logic_vector (36 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_b_q : std_logic_vector (89 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_a_q : std_logic_vector (88 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a_q : std_logic_vector (12 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b_q : std_logic_vector (12 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q : std_logic_vector (50 downto 0);
    signal ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q : std_logic_vector (50 downto 0);
    signal ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_a_q : std_logic_vector (88 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a_q : std_logic_vector (12 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b_q : std_logic_vector (12 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q : std_logic_vector (50 downto 0);
    signal ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q : std_logic_vector (17 downto 0);
    signal ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q : std_logic_vector (50 downto 0);
    signal ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a_q : std_logic_vector (89 downto 0);
    signal ld_signX_uid37_fpSinCosXTest_b_to_reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_a_q : std_logic_vector (0 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_reset0 : std_logic;
    signal ld_xIn_c_to_xOut_c_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_xIn_c_to_xOut_c_replace_rdcnt_eq : std_logic;
    signal ld_xIn_c_to_xOut_c_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_xIn_c_to_xOut_c_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_xIn_c_to_xOut_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_c_to_xOut_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve : boolean;
    attribute preserve of ld_xIn_c_to_xOut_c_sticky_ena_q : signal is true;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_inputreg_q : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q : std_logic_vector (54 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq : std_logic;
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg_q : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q : std_logic_vector (54 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena_q : signal is true;
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_outputreg_q : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : signal is true;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 : std_logic;
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ir : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q : signal is true;
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_q : std_logic_vector (64 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 : std_logic;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq : std_logic;
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q : signal is true;
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q : std_logic_vector (58 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q : std_logic_vector (90 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_eq : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_eq : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_eq : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q : std_logic_vector (3 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q : std_logic_vector (1 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena_q : signal is true;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q : signal is true;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_reset0 : std_logic;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q : signal is true;
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (35 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (19 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_inputreg_q : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (40 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ir : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q : signal is true;
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_inputreg_q : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 : std_logic;
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_iq : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ia : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ir : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q : std_logic_vector (72 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q : signal is true;
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_reset0 : std_logic;
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ir : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena_q : signal is true;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_reset0 : std_logic;
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ir : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena_q : signal is true;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_outputreg_q : std_logic_vector (36 downto 0);
    signal ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_inputreg_q : std_logic_vector (36 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_reset0 : std_logic;
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ir : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q : signal is true;
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ir : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_reset0 : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_eq : std_logic;
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena_q : signal is true;
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_reset0 : std_logic;
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ir : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_aa : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ab : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_q : std_logic_vector(6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i : unsigned(6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_eq : std_logic;
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_wrreg_q : std_logic_vector (6 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_mem_top_q : std_logic_vector (7 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_reset0 : std_logic;
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ir : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena_q : signal is true;
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_reset0 : std_logic;
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_eq : std_logic;
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena_q : signal is true;
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_reset0 : std_logic;
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xIn_v_to_xOut_v_split_0_sticky_ena_q : signal is true;
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xIn_c_to_xOut_c_split_0_sticky_ena_q : signal is true;
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena_q : signal is true;
    signal sinXIsXRR_uid41_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal sinXIsXRR_uid41_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal cosXIsOneXRR_uid42_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal yIsZero_uid51_fpSinCosXTest_a : std_logic_vector(91 downto 0);
    signal yIsZero_uid51_fpSinCosXTest_b : std_logic_vector(91 downto 0);
    signal yIsZero_uid51_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid319_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid319_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid319_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid400_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid400_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid400_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1_in : std_logic_vector (88 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1_b : std_logic_vector (88 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0_in : std_logic_vector (1 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0_b : std_logic_vector (1 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_q : std_logic_vector (89 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (3 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (4 downto 0);
    signal InvCmpYToOneMinusY_uid61_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvCmpYToOneMinusY_uid61_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvSinXIsX_uid127_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvSinXIsX_uid127_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvSinXIsXRR_uid128_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvSinXIsXRR_uid128_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvCosXIsOneXRR_uid133_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvCosXIsOneXRR_uid133_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal InvIntXParity_uid152_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvIntXParity_uid152_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_a : std_logic_vector(34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_b : std_logic_vector(34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_o : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_q : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_a : std_logic_vector(37 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_b : std_logic_vector(37 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_o : std_logic_vector (37 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_q : std_logic_vector (36 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_a : std_logic_vector(36 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_b : std_logic_vector(36 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_o : std_logic_vector (36 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q : std_logic_vector (35 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a : std_logic_vector(89 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_b : std_logic_vector(89 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_o : std_logic_vector (89 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q : std_logic_vector (88 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_a : std_logic_vector(72 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_b : std_logic_vector(72 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_o : std_logic_vector (72 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_q : std_logic_vector (71 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_a : std_logic_vector(72 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_b : std_logic_vector(72 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_o : std_logic_vector (72 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_q : std_logic_vector (71 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_a : std_logic_vector(34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_b : std_logic_vector(34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_o : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_q : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_a : std_logic_vector(37 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_b : std_logic_vector(37 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_o : std_logic_vector (37 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_q : std_logic_vector (36 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_a : std_logic_vector(36 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_b : std_logic_vector(36 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_o : std_logic_vector (36 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q : std_logic_vector (35 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a : std_logic_vector(89 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_b : std_logic_vector(89 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_o : std_logic_vector (89 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q : std_logic_vector (88 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_a : std_logic_vector(72 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_b : std_logic_vector(72 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_o : std_logic_vector (72 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_q : std_logic_vector (71 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_a : std_logic_vector(72 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_b : std_logic_vector(72 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_o : std_logic_vector (72 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_q : std_logic_vector (71 downto 0);
    signal oFracXRR_uid43_uid43_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal half_uid52_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal ld_xIn_c_to_xOut_c_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_notEnable_q : std_logic_vector(0 downto 0);
    signal exp_uid9_fpSinCosXTest_in : std_logic_vector (62 downto 0);
    signal exp_uid9_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal frac_uid13_fpSinCosXTest_in : std_logic_vector (51 downto 0);
    signal frac_uid13_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal signX_uid37_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal signX_uid37_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal expFracX_uid160_px_uid33_fpSinCosXTest_in : std_logic_vector (62 downto 0);
    signal expFracX_uid160_px_uid33_fpSinCosXTest_b : std_logic_vector (62 downto 0);
    signal expXIsZero_uid10_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid10_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid10_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid12_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid12_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid14_fpSinCosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpSinCosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid14_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid15_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal sinXIsX_uid40_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal fxpXShiftValExt_uid45_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal yIsHalf_uid54_fpSinCosXTest_a : std_logic_vector(52 downto 0);
    signal yIsHalf_uid54_fpSinCosXTest_b : std_logic_vector(52 downto 0);
    signal yIsHalf_uid54_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal zSin_uid60_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal zSin_uid60_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal zCos_uid64_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal zCos_uid64_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal p_uid73_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal p_uid73_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expHardCase_uid78_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal excRNaN_uid117_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid117_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid117_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal fracRPostExcSin_uid122_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExcSin_uid122_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExcSin_uid126_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExcSin_uid126_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal signR_uid130_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signR_uid130_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signR_uid130_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal yHalfCosXNotOne_uid135_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal rZOrOne_uid137_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal fracRPostExcCos_uid139_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExcCos_uid139_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExcCos_uid144_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExcCos_uid144_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal cosXONe_uid145_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal cosXONe_uid145_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal cosXONe_uid145_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_d : std_logic_vector(0 downto 0);
    signal signRCond2_uid149_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_d : std_logic_vector(0 downto 0);
    signal signRCond1_uid154_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal signRCos_uid155_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal signRCos_uid155_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal signRCos_uid155_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expPhase2_uid209_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_a : std_logic_vector(65 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_b : std_logic_vector(65 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_o : std_logic_vector (65 downto 0);
    signal sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_q : std_logic_vector (65 downto 0);
    signal vCount_uid289_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid289_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid295_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid295_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid301_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid301_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal vCount_uid370_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid370_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid376_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid376_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid382_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid382_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal memoryC0_uid441_tableGensinPiZ_q : std_logic_vector(58 downto 0);
    signal memoryC1_uid442_tableGensinPiZ_q : std_logic_vector(50 downto 0);
    signal memoryC2_uid443_tableGensinPiZ_q : std_logic_vector(43 downto 0);
    signal memoryC3_uid444_tableGensinPiZ_q : std_logic_vector(35 downto 0);
    signal memoryC4_uid445_tableGensinPiZ_q : std_logic_vector(26 downto 0);
    signal memoryC0_uid447_tableGencosPiZ_q : std_logic_vector(58 downto 0);
    signal memoryC1_uid448_tableGencosPiZ_q : std_logic_vector(50 downto 0);
    signal memoryC2_uid449_tableGencosPiZ_q : std_logic_vector(43 downto 0);
    signal memoryC3_uid450_tableGencosPiZ_q : std_logic_vector(35 downto 0);
    signal memoryC4_uid451_tableGencosPiZ_q : std_logic_vector(26 downto 0);
    signal vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (7 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_q : std_logic_vector(215 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal extendedFracX_uid47_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal lx_uid247_rrx_uid34_fpSinCosXTest_q : std_logic_vector (75 downto 0);
    signal leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_q : std_logic_vector (94 downto 0);
    signal cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_in : std_logic_vector (55 downto 0);
    signal prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_b : std_logic_vector (29 downto 0);
    signal prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_in : std_logic_vector (55 downto 0);
    signal prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_b : std_logic_vector (29 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b0_in : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b0_in : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b0_in : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b0_in : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b1_in : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a0_b1_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b1_in : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a0_b1_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b1_in : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_LSB_a1_b1_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b1_in : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_MSB_a1_b1_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_1_q : std_logic_vector (143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_2_q : std_logic_vector (143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b0_in : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b0_in : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b0_in : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b0_in : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b1_in : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a0_b1_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b1_in : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a0_b1_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b1_in : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_LSB_a1_b1_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b1_in : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_MSB_a1_b1_b : std_logic_vector (35 downto 0);
    signal os_uid194_rrx_uid34_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal os_uid198_rrx_uid34_fpSinCosXTest_q : std_logic_vector (113 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_b : std_logic_vector (35 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_q_int : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0_q_int : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0_q_int : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_q_int : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_q : std_logic_vector (33 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0_q_int : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0_q : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0_q_int : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0_q : std_logic_vector (69 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_q : std_logic_vector (93 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_q : std_logic_vector (144 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_q : std_logic_vector (144 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_q : std_logic_vector (216 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_q : std_logic_vector (102 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a_q : std_logic_vector (107 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a_q : std_logic_vector (107 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a_q : std_logic_vector (107 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a_q : std_logic_vector (107 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in : std_logic_vector (17 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (50 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_q : std_logic_vector (140 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in : std_logic_vector (17 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (50 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_q : std_logic_vector (140 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_q : std_logic_vector (102 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in : std_logic_vector (17 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (50 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_q : std_logic_vector (140 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in : std_logic_vector (17 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q : std_logic_vector (50 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_q : std_logic_vector (140 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_in : std_logic_vector (88 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b : std_logic_vector (0 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_in : std_logic_vector (88 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b : std_logic_vector (0 downto 0);
    signal zSinYBottom_uid59_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal zSinYBottom_uid59_fpSinCosXTest_b : std_logic_vector (90 downto 0);
    signal join_uid140_fpSinCosXTest_q : std_logic_vector (2 downto 0);
    signal multOp2_uid211_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal multOp2_uid211_rrx_uid34_fpSinCosXTest_q : std_logic_vector (113 downto 0);
    signal basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_q : std_logic_vector (73 downto 0);
    signal r_uid320_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal r_uid401_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (5 downto 0);
    signal vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_q_int : std_logic_vector (86 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_q : std_logic_vector (86 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q_int : std_logic_vector (139 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q : std_logic_vector (139 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q_int : std_logic_vector (139 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q : std_logic_vector (139 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_q_int : std_logic_vector (86 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_q : std_logic_vector (86 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q_int : std_logic_vector (139 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q : std_logic_vector (139 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q_int : std_logic_vector (139 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q : std_logic_vector (139 downto 0);
    signal ld_xIn_c_to_xOut_c_cmp_a : std_logic_vector(3 downto 0);
    signal ld_xIn_c_to_xOut_c_cmp_b : std_logic_vector(3 downto 0);
    signal ld_xIn_c_to_xOut_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal pCos_uid77_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal pCos_uid77_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal excSelBitsSin_uid118_fpSinCosXTest_q : std_logic_vector (2 downto 0);
    signal expSelBitsCos_uid141_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal fpSin_uid131_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal fpCos_uid156_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_a : std_logic_vector(5 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_b : std_logic_vector(5 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_a : std_logic_vector(2 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_b : std_logic_vector(2 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_a : std_logic_vector(2 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_b : std_logic_vector(2 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid465_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT3_uid465_polyEvalsinPiZ_b : std_logic_vector (35 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid471_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT4_uid471_polyEvalsinPiZ_b : std_logic_vector (43 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid496_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT3_uid496_polyEvalcosPiZ_b : std_logic_vector (35 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid502_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT4_uid502_polyEvalcosPiZ_b : std_logic_vector (43 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q_int : std_logic_vector (101 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q : std_logic_vector (101 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_b : std_logic_vector (34 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q_int : std_logic_vector (101 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q : std_logic_vector (101 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_b : std_logic_vector (34 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_a : std_logic_vector(7 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_b : std_logic_vector(7 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_v_to_xOut_v_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_c_to_xOut_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_q_int : std_logic_vector (51 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_q : std_logic_vector (51 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_q_int : std_logic_vector (70 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_q : std_logic_vector (70 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q_int : std_logic_vector (106 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q : std_logic_vector (106 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q_int : std_logic_vector (106 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q : std_logic_vector (106 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_q_int : std_logic_vector (51 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_q : std_logic_vector (51 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_q_int : std_logic_vector (70 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_q : std_logic_vector (70 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q_int : std_logic_vector (106 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q : std_logic_vector (106 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q_int : std_logic_vector (106 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q : std_logic_vector (106 downto 0);
    signal oFracXRRSmallXRR_uid90_fpSinCosXTest_in : std_logic_vector (64 downto 0);
    signal oFracXRRSmallXRR_uid90_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal R_uid161_px_uid33_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal InvFracXIsZero_uid16_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid16_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal fxpXShiftVal_uid46_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal fxpXShiftVal_uid46_fpSinCosXTest_b : std_logic_vector (4 downto 0);
    signal addr_uid81_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal addr_uid81_fpSinCosXTest_b : std_logic_vector (6 downto 0);
    signal zPsinPiZ_uid84_fpSinCosXTest_in : std_logic_vector (83 downto 0);
    signal zPsinPiZ_uid84_fpSinCosXTest_b : std_logic_vector (44 downto 0);
    signal rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid283_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (26 downto 0);
    signal vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (26 downto 0);
    signal X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (58 downto 0);
    signal X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (58 downto 0);
    signal addr_uid83_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal addr_uid83_fpSinCosXTest_b : std_logic_vector (6 downto 0);
    signal zPcosPiZ_uid87_fpSinCosXTest_in : std_logic_vector (83 downto 0);
    signal zPcosPiZ_uid87_fpSinCosXTest_b : std_logic_vector (44 downto 0);
    signal rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid364_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (26 downto 0);
    signal vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (26 downto 0);
    signal X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (58 downto 0);
    signal X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (58 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_0_in : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_1_in : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_a_1_b : std_logic_vector (35 downto 0);
    signal expPCos_uid79_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal expPCos_uid79_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal join_uid138_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid296_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid302_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid308_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid377_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid383_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid389_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (193 downto 0);
    signal LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (193 downto 0);
    signal LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (177 downto 0);
    signal LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (177 downto 0);
    signal LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (161 downto 0);
    signal LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (161 downto 0);
    signal rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal X85dto0_uid252_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (85 downto 0);
    signal X85dto0_uid252_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (85 downto 0);
    signal X77dto0_uid255_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (77 downto 0);
    signal X77dto0_uid255_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (77 downto 0);
    signal X69dto0_uid258_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (69 downto 0);
    signal X69dto0_uid258_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (69 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_in : std_logic_vector (94 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c : std_logic_vector (4 downto 0);
    signal lowRangeB_uid455_polyEvalsinPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid455_polyEvalsinPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid456_polyEvalsinPiZ_in : std_logic_vector (18 downto 0);
    signal highBBits_uid456_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid461_polyEvalsinPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid461_polyEvalsinPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid462_polyEvalsinPiZ_in : std_logic_vector (29 downto 0);
    signal highBBits_uid462_polyEvalsinPiZ_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid486_polyEvalcosPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid486_polyEvalcosPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid487_polyEvalcosPiZ_in : std_logic_vector (18 downto 0);
    signal highBBits_uid487_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid492_polyEvalcosPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid492_polyEvalcosPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid493_polyEvalcosPiZ_in : std_logic_vector (29 downto 0);
    signal highBBits_uid493_polyEvalcosPiZ_b : std_logic_vector (28 downto 0);
    signal mulSin_uid92_fpSinCosXTest_joined_BJ_0_q : std_logic_vector (143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_a : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_b : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_c : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_q : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andAB_a : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andAB_b : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andAB_q : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andBC_a : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andBC_b : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andBC_q : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andAC_a : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andAC_b : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_andAC_q : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_0_q : std_logic_vector (143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_1_q : std_logic_vector (143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_joined_BJ_2_q : std_logic_vector (143 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q : std_logic_vector (215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q : std_logic_vector (215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q : std_logic_vector (215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q : std_logic_vector (215 downto 0);
    signal zSinOMyBottom_uid58_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal zSinOMyBottom_uid58_fpSinCosXTest_b : std_logic_vector (90 downto 0);
    signal normBitSin_uid93_fpSinCosXTest_in : std_logic_vector (109 downto 0);
    signal normBitSin_uid93_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracRSinPreRndHigh_uid95_fpSinCosXTest_in : std_logic_vector (108 downto 0);
    signal fracRSinPreRndHigh_uid95_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal fracRSinPreRndLow_uid96_fpSinCosXTest_in : std_logic_vector (107 downto 0);
    signal fracRSinPreRndLow_uid96_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal normBitCos_uid106_fpSinCosXTest_in : std_logic_vector (109 downto 0);
    signal normBitCos_uid106_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracRCosPreRndHigh_uid108_fpSinCosXTest_in : std_logic_vector (108 downto 0);
    signal fracRCosPreRndHigh_uid108_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal fracRCosPreRndLow_uid109_fpSinCosXTest_in : std_logic_vector (107 downto 0);
    signal fracRCosPreRndLow_uid109_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_in : std_logic_vector (166 downto 0);
    signal fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_in : std_logic_vector (166 downto 0);
    signal fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b : std_logic_vector (156 downto 0);
    signal fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_in : std_logic_vector (165 downto 0);
    signal fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b : std_logic_vector (156 downto 0);
    signal prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_in : std_logic_vector (73 downto 0);
    signal prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_b : std_logic_vector (36 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in : std_logic_vector (107 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c : std_logic_vector (17 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in : std_logic_vector (107 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c : std_logic_vector (17 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in : std_logic_vector (107 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c : std_logic_vector (17 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in : std_logic_vector (107 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c : std_logic_vector (17 downto 0);
    signal prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_in : std_logic_vector (89 downto 0);
    signal prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_b : std_logic_vector (45 downto 0);
    signal prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_in : std_logic_vector (97 downto 0);
    signal prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_b : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_in : std_logic_vector (73 downto 0);
    signal prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_b : std_logic_vector (36 downto 0);
    signal prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_in : std_logic_vector (89 downto 0);
    signal prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_b : std_logic_vector (45 downto 0);
    signal prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_in : std_logic_vector (97 downto 0);
    signal prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_b : std_logic_vector (53 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_UpperBits_for_a_q : std_logic_vector (13 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_UpperBits_for_a_q : std_logic_vector (13 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_in : std_logic_vector (107 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_in : std_logic_vector (143 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_b : std_logic_vector (35 downto 0);
    signal basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_in : std_logic_vector (72 downto 0);
    signal basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b : std_logic_vector (72 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expSinHC_uid74_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_a : std_logic_vector(6 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_b : std_logic_vector(6 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_o : std_logic_vector (6 downto 0);
    signal expPhase1_uid205_rrx_uid34_fpSinCosXTest_q : std_logic_vector (6 downto 0);
    signal leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (5 downto 0);
    signal leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal finalExpExt_uid233_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_in : std_logic_vector (139 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_in : std_logic_vector (139 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_in : std_logic_vector (139 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_in : std_logic_vector (139 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_0_in : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_1_in : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_a_1_b : std_logic_vector (35 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_in : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_in : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_in : std_logic_vector (50 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_in : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_in : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_in : std_logic_vector (50 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b_in : std_logic_vector (101 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b_in : std_logic_vector (101 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_in : std_logic_vector (106 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_in : std_logic_vector (106 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_in : std_logic_vector (106 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_in : std_logic_vector (106 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_b : std_logic_vector (0 downto 0);
    signal exp_uid167_rrx_uid34_fpSinCosXTest_in : std_logic_vector (62 downto 0);
    signal exp_uid167_rrx_uid34_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal frac_uid171_rrx_uid34_fpSinCosXTest_in : std_logic_vector (51 downto 0);
    signal frac_uid171_rrx_uid34_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal exc_N_uid17_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid17_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal yT1_uid453_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT1_uid453_polyEvalsinPiZ_b : std_logic_vector (17 downto 0);
    signal yT2_uid459_polyEvalsinPiZ_in : std_logic_vector (44 downto 0);
    signal yT2_uid459_polyEvalsinPiZ_b : std_logic_vector (26 downto 0);
    signal vCount_uid281_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid281_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal yT1_uid484_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT1_uid484_polyEvalcosPiZ_b : std_logic_vector (17 downto 0);
    signal yT2_uid490_polyEvalcosPiZ_in : std_logic_vector (44 downto 0);
    signal yT2_uid490_polyEvalcosPiZ_b : std_logic_vector (26 downto 0);
    signal vCount_uid362_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid362_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal vCount_uid307_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid307_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal vCount_uid388_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid388_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid457_polyEvalsinPiZ_q : std_logic_vector (27 downto 0);
    signal sumAHighB_uid463_polyEvalsinPiZ_a : std_logic_vector(36 downto 0);
    signal sumAHighB_uid463_polyEvalsinPiZ_b : std_logic_vector(36 downto 0);
    signal sumAHighB_uid463_polyEvalsinPiZ_o : std_logic_vector (36 downto 0);
    signal sumAHighB_uid463_polyEvalsinPiZ_q : std_logic_vector (36 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid488_polyEvalcosPiZ_q : std_logic_vector (27 downto 0);
    signal sumAHighB_uid494_polyEvalcosPiZ_a : std_logic_vector(36 downto 0);
    signal sumAHighB_uid494_polyEvalcosPiZ_b : std_logic_vector(36 downto 0);
    signal sumAHighB_uid494_polyEvalcosPiZ_o : std_logic_vector (36 downto 0);
    signal sumAHighB_uid494_polyEvalcosPiZ_q : std_logic_vector (36 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_a_q : std_logic_vector (144 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_orOne_a : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_orOne_b : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_orOne_c : std_logic_vector(143 downto 0);
    signal mulSin_uid92_fpSinCosXTest_32COMP0_orOne_q : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_a : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_b : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_c : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_q : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andAB_a : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andAB_b : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andAB_q : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andAC_a : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andAC_b : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andAC_q : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andBC_a : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andBC_b : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_andBC_q : std_logic_vector(143 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_f : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_g : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q : std_logic_vector(215 downto 0);
    signal fracRSinPreRnd_uid97_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal fracRSinPreRnd_uid97_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal join_uid99_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal fracRCosPreRnd_uid110_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal fracRCosPreRnd_uid110_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal cosRndOp_uid112_uid113_fpSinCosXTest_q : std_logic_vector (53 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal expPhase3_uid214_rrx_uid34_fpSinCosXTest_q : std_logic_vector (12 downto 0);
    signal normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q : std_logic_vector (156 downto 0);
    signal lowRangeB_uid467_polyEvalsinPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid467_polyEvalsinPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid468_polyEvalsinPiZ_in : std_logic_vector (36 downto 0);
    signal highBBits_uid468_polyEvalsinPiZ_b : std_logic_vector (35 downto 0);
    signal lowRangeB_uid473_polyEvalsinPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid473_polyEvalsinPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid474_polyEvalsinPiZ_in : std_logic_vector (45 downto 0);
    signal highBBits_uid474_polyEvalsinPiZ_b : std_logic_vector (44 downto 0);
    signal lowRangeB_uid479_polyEvalsinPiZ_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid479_polyEvalsinPiZ_b : std_logic_vector (1 downto 0);
    signal highBBits_uid480_polyEvalsinPiZ_in : std_logic_vector (53 downto 0);
    signal highBBits_uid480_polyEvalsinPiZ_b : std_logic_vector (51 downto 0);
    signal lowRangeB_uid498_polyEvalcosPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid498_polyEvalcosPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid499_polyEvalcosPiZ_in : std_logic_vector (36 downto 0);
    signal highBBits_uid499_polyEvalcosPiZ_b : std_logic_vector (35 downto 0);
    signal lowRangeB_uid504_polyEvalcosPiZ_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid504_polyEvalcosPiZ_b : std_logic_vector (0 downto 0);
    signal highBBits_uid505_polyEvalcosPiZ_in : std_logic_vector (45 downto 0);
    signal highBBits_uid505_polyEvalcosPiZ_b : std_logic_vector (44 downto 0);
    signal lowRangeB_uid510_polyEvalcosPiZ_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid510_polyEvalcosPiZ_b : std_logic_vector (1 downto 0);
    signal highBBits_uid511_polyEvalcosPiZ_in : std_logic_vector (53 downto 0);
    signal highBBits_uid511_polyEvalcosPiZ_b : std_logic_vector (51 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_q : std_logic_vector (102 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_q : std_logic_vector (102 downto 0);
    signal rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (72 downto 0);
    signal rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (8 downto 0);
    signal vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (8 downto 0);
    signal X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (40 downto 0);
    signal X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (40 downto 0);
    signal expSinHCR_uid75_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal expSinHCR_uid75_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal expRR_uid241_rrx_uid34_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal expRR_uid241_rrx_uid34_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b_q : std_logic_vector (140 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b_q : std_logic_vector (140 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b_q : std_logic_vector (140 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b_q : std_logic_vector (140 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_b_q : std_logic_vector (102 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_b_q : std_logic_vector (102 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b_q : std_logic_vector (107 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b_q : std_logic_vector (107 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b_q : std_logic_vector (107 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b_q : std_logic_vector (107 downto 0);
    signal expXIsZero_uid168_rrx_uid34_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid168_rrx_uid34_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid168_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid170_rrx_uid34_fpSinCosXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid170_rrx_uid34_fpSinCosXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_a : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_b : std_logic_vector(13 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o : std_logic_vector (13 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_cin : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c : std_logic_vector (0 downto 0);
    signal xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n : std_logic_vector (0 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_a : std_logic_vector(11 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_b : std_logic_vector(11 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_o : std_logic_vector (11 downto 0);
    signal expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_q : std_logic_vector (11 downto 0);
    signal fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (51 downto 0);
    signal rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (19 downto 0);
    signal vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (19 downto 0);
    signal X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (35 downto 0);
    signal X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (35 downto 0);
    signal X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (3 downto 0);
    signal leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid314_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid395_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal s1_uid455_uid458_polyEvalsinPiZ_q : std_logic_vector (28 downto 0);
    signal s2_uid461_uid464_polyEvalsinPiZ_q : std_logic_vector (37 downto 0);
    signal s1_uid486_uid489_polyEvalcosPiZ_q : std_logic_vector (28 downto 0);
    signal s2_uid492_uid495_polyEvalcosPiZ_q : std_logic_vector (37 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_in : std_logic_vector (144 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c : std_logic_vector (54 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_in : std_logic_vector (142 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_b : std_logic_vector (142 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_a_q : std_logic_vector (144 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_orOne_a : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_orOne_b : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_orOne_c : std_logic_vector(143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_32COMP0_orOne_q : std_logic_vector(143 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_f : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_g : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_h : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_i : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_j : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_k : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_l : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_m : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_n : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_o : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_p : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_d : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_f : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_g : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_h : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_i : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_j : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_k : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_l : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_m : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_n : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_o : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_p : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_q : std_logic_vector(215 downto 0);
    signal expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal sinRndOp_uid100_uid101_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_a : std_logic_vector(64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_b : std_logic_vector(64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_o : std_logic_vector (64 downto 0);
    signal expFracRCos_uid114_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_a : std_logic_vector(14 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_b : std_logic_vector(14 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_o : std_logic_vector (14 downto 0);
    signal expShiftVal_uid221_rrx_uid34_fpSinCosXTest_q : std_logic_vector (13 downto 0);
    signal exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_in : std_logic_vector (10 downto 0);
    signal exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_in : std_logic_vector (155 downto 0);
    signal finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal sumAHighB_uid469_polyEvalsinPiZ_a : std_logic_vector(44 downto 0);
    signal sumAHighB_uid469_polyEvalsinPiZ_b : std_logic_vector(44 downto 0);
    signal sumAHighB_uid469_polyEvalsinPiZ_o : std_logic_vector (44 downto 0);
    signal sumAHighB_uid469_polyEvalsinPiZ_q : std_logic_vector (44 downto 0);
    signal sumAHighB_uid475_polyEvalsinPiZ_a : std_logic_vector(51 downto 0);
    signal sumAHighB_uid475_polyEvalsinPiZ_b : std_logic_vector(51 downto 0);
    signal sumAHighB_uid475_polyEvalsinPiZ_o : std_logic_vector (51 downto 0);
    signal sumAHighB_uid475_polyEvalsinPiZ_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid481_polyEvalsinPiZ_a : std_logic_vector(59 downto 0);
    signal sumAHighB_uid481_polyEvalsinPiZ_b : std_logic_vector(59 downto 0);
    signal sumAHighB_uid481_polyEvalsinPiZ_o : std_logic_vector (59 downto 0);
    signal sumAHighB_uid481_polyEvalsinPiZ_q : std_logic_vector (59 downto 0);
    signal sumAHighB_uid500_polyEvalcosPiZ_a : std_logic_vector(44 downto 0);
    signal sumAHighB_uid500_polyEvalcosPiZ_b : std_logic_vector(44 downto 0);
    signal sumAHighB_uid500_polyEvalcosPiZ_o : std_logic_vector (44 downto 0);
    signal sumAHighB_uid500_polyEvalcosPiZ_q : std_logic_vector (44 downto 0);
    signal sumAHighB_uid506_polyEvalcosPiZ_a : std_logic_vector(51 downto 0);
    signal sumAHighB_uid506_polyEvalcosPiZ_b : std_logic_vector(51 downto 0);
    signal sumAHighB_uid506_polyEvalcosPiZ_o : std_logic_vector (51 downto 0);
    signal sumAHighB_uid506_polyEvalcosPiZ_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid512_polyEvalcosPiZ_a : std_logic_vector(59 downto 0);
    signal sumAHighB_uid512_polyEvalcosPiZ_b : std_logic_vector(59 downto 0);
    signal sumAHighB_uid512_polyEvalcosPiZ_o : std_logic_vector (59 downto 0);
    signal sumAHighB_uid512_polyEvalcosPiZ_q : std_logic_vector (59 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_in : std_logic_vector (102 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c : std_logic_vector (12 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_in : std_logic_vector (102 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c : std_logic_vector (12 downto 0);
    signal expPSin_uid76_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal expPSin_uid76_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (82 downto 0);
    signal LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (82 downto 0);
    signal LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (74 downto 0);
    signal LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (66 downto 0);
    signal LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (82 downto 0);
    signal LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (82 downto 0);
    signal LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (74 downto 0);
    signal LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (66 downto 0);
    signal LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (47 downto 0);
    signal LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (47 downto 0);
    signal LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (43 downto 0);
    signal LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (43 downto 0);
    signal LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (39 downto 0);
    signal LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (39 downto 0);
    signal finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (64 downto 0);
    signal LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (56 downto 0);
    signal LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (56 downto 0);
    signal LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (48 downto 0);
    signal LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (48 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in : std_logic_vector (140 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c : std_logic_vector (50 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in : std_logic_vector (140 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c : std_logic_vector (50 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in : std_logic_vector (140 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c : std_logic_vector (50 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in : std_logic_vector (140 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c : std_logic_vector (50 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_in : std_logic_vector (102 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c : std_logic_vector (12 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_in : std_logic_vector (102 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c : std_logic_vector (12 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in : std_logic_vector (107 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c : std_logic_vector (17 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in : std_logic_vector (107 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c : std_logic_vector (17 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in : std_logic_vector (107 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c : std_logic_vector (17 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in : std_logic_vector (107 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c : std_logic_vector (17 downto 0);
    signal InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid173_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid173_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid173_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_in : std_logic_vector (9 downto 0);
    signal expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b : std_logic_vector (9 downto 0);
    signal InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (91 downto 0);
    signal LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (91 downto 0);
    signal LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (89 downto 0);
    signal LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (87 downto 0);
    signal LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (87 downto 0);
    signal rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid290_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid371_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (31 downto 0);
    signal vCount_uid313_lzcZSin_uid66_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid313_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal vCount_uid394_lzcZCos_uid69_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid394_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (205 downto 0);
    signal LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (205 downto 0);
    signal LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (201 downto 0);
    signal LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (201 downto 0);
    signal LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (197 downto 0);
    signal LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (197 downto 0);
    signal vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q : std_logic_vector (1 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_in : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_in : std_logic_vector (33 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_in : std_logic_vector (50 downto 0);
    signal prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_in : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_in : std_logic_vector (33 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_b : std_logic_vector (16 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_in : std_logic_vector (50 downto 0);
    signal prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_b : std_logic_vector (16 downto 0);
    signal mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q : std_logic_vector (143 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_in : std_logic_vector (144 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c : std_logic_vector (54 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_in : std_logic_vector (142 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_b : std_logic_vector (142 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_in : std_logic_vector (214 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_b : std_logic_vector (214 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_in : std_logic_vector (213 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_b : std_logic_vector (213 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_a : std_logic_vector(64 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_b : std_logic_vector(64 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_o : std_logic_vector (64 downto 0);
    signal expFracRSin_uid102_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal fracRCompCos_uid115_fpSinCosXTest_in : std_logic_vector (52 downto 0);
    signal fracRCompCos_uid115_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal expRCompSin_uid116_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal expRCompSin_uid116_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (145 downto 0);
    signal X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (145 downto 0);
    signal X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (81 downto 0);
    signal X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (81 downto 0);
    signal X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (17 downto 0);
    signal X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (17 downto 0);
    signal s3_uid467_uid470_polyEvalsinPiZ_q : std_logic_vector (45 downto 0);
    signal s4_uid473_uid476_polyEvalsinPiZ_q : std_logic_vector (52 downto 0);
    signal s5_uid479_uid482_polyEvalsinPiZ_q : std_logic_vector (61 downto 0);
    signal s3_uid498_uid501_polyEvalcosPiZ_q : std_logic_vector (45 downto 0);
    signal s4_uid504_uid507_polyEvalcosPiZ_q : std_logic_vector (52 downto 0);
    signal s5_uid510_uid513_polyEvalcosPiZ_q : std_logic_vector (61 downto 0);
    signal leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal finalExp_uid244_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalExp_uid244_rrx_uid34_fpSinCosXTest_q : std_logic_vector (10 downto 0);
    signal leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal InvExc_I_uid177_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid177_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal exc_N_uid175_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid175_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid175_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q : std_logic_vector (31 downto 0);
    signal leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_b_q : std_logic_vector (144 downto 0);
    signal mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q : std_logic_vector (143 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q : std_logic_vector (215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q : std_logic_vector (215 downto 0);
    signal fracRCompSin_uid103_fpSinCosXTest_in : std_logic_vector (52 downto 0);
    signal fracRCompSin_uid103_fpSinCosXTest_b : std_logic_vector (51 downto 0);
    signal expRCompSin_uid104_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal expRCompSin_uid104_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (5 downto 0);
    signal leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_b : std_logic_vector (34 downto 0);
    signal polyEvalSigsinPiZ_uid86_fpSinCosXTest_in : std_logic_vector (59 downto 0);
    signal polyEvalSigsinPiZ_uid86_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_in : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_b : std_logic_vector (34 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_in : std_logic_vector (69 downto 0);
    signal prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_b : std_logic_vector (34 downto 0);
    signal polyEvalSigcosPiZ_uid89_fpSinCosXTest_in : std_logic_vector (59 downto 0);
    signal polyEvalSigcosPiZ_uid89_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal InvExc_N_uid176_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid176_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : std_logic_vector (15 downto 0);
    signal leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_in : std_logic_vector (144 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c : std_logic_vector (54 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_b_q : std_logic_vector (144 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_q : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_q : std_logic_vector(215 downto 0);
    signal multSinOp2_uid91_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal multSinOp2_uid91_fpSinCosXTest_q : std_logic_vector (54 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_0_in : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_0_b : std_logic_vector (35 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_1_in : std_logic_vector (71 downto 0);
    signal mulCos_uid105_fpSinCosXTest_b_1_b : std_logic_vector (35 downto 0);
    signal LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (88 downto 0);
    signal LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (88 downto 0);
    signal LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (86 downto 0);
    signal LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (86 downto 0);
    signal LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (84 downto 0);
    signal LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (84 downto 0);
    signal LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (88 downto 0);
    signal LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (88 downto 0);
    signal LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (86 downto 0);
    signal LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (86 downto 0);
    signal LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (84 downto 0);
    signal LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (84 downto 0);
    signal LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (50 downto 0);
    signal LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (50 downto 0);
    signal LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (49 downto 0);
    signal LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (49 downto 0);
    signal LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in : std_logic_vector (48 downto 0);
    signal LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : std_logic_vector (48 downto 0);
    signal LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (70 downto 0);
    signal LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (70 downto 0);
    signal LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (68 downto 0);
    signal LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (68 downto 0);
    signal LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (66 downto 0);
    signal LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (66 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid179_rrx_uid34_fpSinCosXTest_q : std_logic_vector(0 downto 0);
    signal LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_in : std_logic_vector (92 downto 0);
    signal LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_b : std_logic_vector (92 downto 0);
    signal LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (208 downto 0);
    signal LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (208 downto 0);
    signal LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (207 downto 0);
    signal LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (207 downto 0);
    signal LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in : std_logic_vector (206 downto 0);
    signal LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : std_logic_vector (206 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_in : std_logic_vector (144 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c : std_logic_vector (54 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_a_q : std_logic_vector (216 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_a : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_b : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_c : std_logic_vector(215 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_q : std_logic_vector(215 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_0_in : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_0_b : std_logic_vector (35 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_1_in : std_logic_vector (71 downto 0);
    signal mulSin_uid92_fpSinCosXTest_b_1_b : std_logic_vector (35 downto 0);
    signal leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_in : std_logic_vector (216 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_b : std_logic_vector (89 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c : std_logic_vector (89 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d : std_logic_vector (36 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_in : std_logic_vector (214 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_b : std_logic_vector (214 downto 0);
    signal leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q : std_logic_vector (51 downto 0);
    signal leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q : std_logic_vector (93 downto 0);
    signal leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q : std_logic_vector (209 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_q : std_logic_vector (215 downto 0);
    signal LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_b : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_b : std_logic_vector (89 downto 0);
    signal normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in : std_logic_vector (71 downto 0);
    signal LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b : std_logic_vector (71 downto 0);
    signal intXParity_uid49_fpSinCosXTest_in : std_logic_vector (93 downto 0);
    signal intXParity_uid49_fpSinCosXTest_b : std_logic_vector (0 downto 0);
    signal y_uid50_fpSinCosXTest_in : std_logic_vector (92 downto 0);
    signal y_uid50_fpSinCosXTest_b : std_logic_vector (91 downto 0);
    signal truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_in : std_logic_vector (209 downto 0);
    signal truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b : std_logic_vector (72 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_b_q : std_logic_vector (216 downto 0);
    signal leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal normFrac_uid203_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal normFrac_uid203_rrx_uid34_fpSinCosXTest_q : std_logic_vector (52 downto 0);
    signal leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal yTopWFRRP1_uid53_fpSinCosXTest_in : std_logic_vector (91 downto 0);
    signal yTopWFRRP1_uid53_fpSinCosXTest_b : std_logic_vector (52 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitExpansion_for_b_q : std_logic_vector (93 downto 0);
    signal lowRangeA_uid225_rrx_uid34_fpSinCosXTest_in : std_logic_vector (7 downto 0);
    signal lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b : std_logic_vector (7 downto 0);
    signal highABits_uid226_rrx_uid34_fpSinCosXTest_in : std_logic_vector (72 downto 0);
    signal highABits_uid226_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_in : std_logic_vector (216 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c : std_logic_vector (89 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d : std_logic_vector (36 downto 0);
    signal leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q : std_logic_vector (90 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_in : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_b : std_logic_vector (35 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_in : std_logic_vector (71 downto 0);
    signal fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_b : std_logic_vector (35 downto 0);
    signal leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q : std_logic_vector (72 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_in : std_logic_vector (93 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_b : std_logic_vector (89 downto 0);
    signal oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c : std_logic_vector (3 downto 0);
    signal pHigh_uid72_fpSinCosXTest_in : std_logic_vector (90 downto 0);
    signal pHigh_uid72_fpSinCosXTest_b : std_logic_vector (54 downto 0);
    signal finalFracRR_uid234_rrx_uid34_fpSinCosXTest_in : std_logic_vector (71 downto 0);
    signal finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_in : std_logic_vector (64 downto 0);
    signal finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b : std_logic_vector (63 downto 0);
    signal finalFrac_uid240_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal finalFrac_uid240_rrx_uid34_fpSinCosXTest_q : std_logic_vector (63 downto 0);
    signal RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q : std_logic_vector (75 downto 0);
    signal sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s : std_logic_vector (0 downto 0);
    signal sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q : std_logic_vector (75 downto 0);
    signal expXRR_uid38_fpSinCosXTest_in : std_logic_vector (74 downto 0);
    signal expXRR_uid38_fpSinCosXTest_b : std_logic_vector (10 downto 0);
    signal fracXRR_uid39_fpSinCosXTest_in : std_logic_vector (63 downto 0);
    signal fracXRR_uid39_fpSinCosXTest_b : std_logic_vector (63 downto 0);
begin


	--xIn(PORTIN,3)@0

	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_xIn_c_to_xOut_c_notEnable(LOGICAL,3292)
    ld_xIn_c_to_xOut_c_notEnable_a <= en;
    ld_xIn_c_to_xOut_c_notEnable_q <= not ld_xIn_c_to_xOut_c_notEnable_a;

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor(LOGICAL,3431)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_b <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_q <= not (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_a or ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_b);

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top(CONSTANT,3427)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top_q <= "0101100";

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp(LOGICAL,3428)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_a <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_mem_top_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q);
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_q <= "1" when ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_a = ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_b else "0";

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg(REG,3429)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena(REG,3432)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_nor_q = "1") THEN
                ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd(LOGICAL,3433)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_a <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_sticky_ena_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_b <= en;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_a and ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_b;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor(LOGICAL,3501)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_b <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_q <= not (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_a or ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_b);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top(CONSTANT,3497)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top_q <= "010000";

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp(LOGICAL,3498)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_a <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_mem_top_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q);
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_q <= "1" when ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_a = ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_b else "0";

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg(REG,3499)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena(REG,3502)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_nor_q = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd(LOGICAL,3503)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_a <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_b <= en;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_a and ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_b;

	--expFracX_uid160_px_uid33_fpSinCosXTest(BITSELECT,159)@0
    expFracX_uid160_px_uid33_fpSinCosXTest_in <= xIn_0(62 downto 0);
    expFracX_uid160_px_uid33_fpSinCosXTest_b <= expFracX_uid160_px_uid33_fpSinCosXTest_in(62 downto 0);

	--R_uid161_px_uid33_fpSinCosXTest(BITJOIN,160)@0
    R_uid161_px_uid33_fpSinCosXTest_q <= GND_q & expFracX_uid160_px_uid33_fpSinCosXTest_b;

	--exp_uid167_rrx_uid34_fpSinCosXTest(BITSELECT,166)@0
    exp_uid167_rrx_uid34_fpSinCosXTest_in <= R_uid161_px_uid33_fpSinCosXTest_q(62 downto 0);
    exp_uid167_rrx_uid34_fpSinCosXTest_b <= exp_uid167_rrx_uid34_fpSinCosXTest_in(62 downto 52);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_wrreg(REG,3496)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_wrreg_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt(COUNTER,3495)
    -- every=1, low=0, high=16, step=1, init=1
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i = 15 THEN
                      ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_eq = '1') THEN
                        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i - 16;
                    ELSE
                        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_i,5));


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem(DUALMEM,3494)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ia <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_aa <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_wrreg_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ab <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_rdcnt_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_ia
    );
        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg(DELAY,3493)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_replace_mem_q, xout => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--zs_uid279_lzcZSin_uid66_fpSinCosXTest(CONSTANT,278)
    zs_uid279_lzcZSin_uid66_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--biasP1_uid184_rrx_uid34_fpSinCosXTest(CONSTANT,183)
    biasP1_uid184_rrx_uid34_fpSinCosXTest_q <= "10000000000";

	--expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest(SUB,189)@0
    expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & exp_uid167_rrx_uid34_fpSinCosXTest_b);
    expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & biasP1_uid184_rrx_uid34_fpSinCosXTest_q);
            expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_b));
    expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_q <= expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_o(11 downto 0);


	--expXTableAddr_uid191_rrx_uid34_fpSinCosXTest(BITSELECT,190)@0
    expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_in <= expXTableAddrExt_uid190_rrx_uid34_fpSinCosXTest_q(9 downto 0);
    expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b <= expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_in(9 downto 0);

	--reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0(REG,1319)@0
    reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q <= expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,804)@1
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 1,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS4f375_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q <= fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_iq(0 downto 0);

	--ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b(DELAY,1673)@3
    ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 10 )
    PORT MAP ( xin => fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q, xout => ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor(LOGICAL,3819)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_b <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_q <= not (ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_a or ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_mem_top(CONSTANT,3607)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_mem_top_q <= "01000";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp(LOGICAL,3608)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q);
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg(REG,3609)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena(REG,3820)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_nor_q = "1") THEN
                ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd(LOGICAL,3821)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_a <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_sticky_ena_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_b <= en;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_a and ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg(REG,3606)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt(COUNTER,3605)
    -- every=1, low=0, high=8, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i = 7 THEN
                      ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_eq = '1') THEN
                        ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i - 8;
                    ELSE
                        ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_i,4));


	--ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem(DUALMEM,3812)
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_reset0 <= areset;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ia <= expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q;
    ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 10,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_iq,
        address_a => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_aa,
        data_a => ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_ia
    );
        ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_iq(9 downto 0);

	--reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0(REG,1345)@10
    reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q <= "0000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q <= ld_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_b_to_reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,803)@11
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 64,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS4f375_fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_q <= fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_iq(63 downto 0);

	--os_uid194_rrx_uid34_fpSinCosXTest(BITJOIN,193)@13
    os_uid194_rrx_uid34_fpSinCosXTest_q <= ld_fracBaseS_uid193_rrx_uid34_fpSinCosXTest_lutmem_q_to_os_uid194_rrx_uid34_fpSinCosXTest_b_q & fracBaseS_uid192_rrx_uid34_fpSinCosXTest_lutmem_q;

	--reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1(REG,1348)@13
    reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q <= os_uid194_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,627)@13
    LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(206 downto 0);
    LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(206 downto 0);

	--leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(CONSTANT,580)
    leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= "000";

	--leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,628)@13
    leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage2206dto0_uid628_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,624)@13
    LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(207 downto 0);
    LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(207 downto 0);

	--leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest(CONSTANT,261)
    leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q <= "00";

	--leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,625)@13
    leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage2207dto0_uid625_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,621)@13
    LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(208 downto 0);
    LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(208 downto 0);

	--leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,622)@13
    leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage2208dto0_uid622_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & GND_q;

	--LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,616)@13
    LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(197 downto 0);
    LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(197 downto 0);

	--ZerosGB_uid237_rrx_uid34_fpSinCosXTest(CONSTANT,236)
    ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q <= "000000000000";

	--leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,617)@13
    leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage1197dto0_uid617_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,613)@13
    LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(201 downto 0);
    LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(201 downto 0);

	--leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest(CONSTANT,250)
    leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q <= "00000000";

	--leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,614)@13
    leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage1201dto0_uid614_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,610)@13
    LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(205 downto 0);
    LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(205 downto 0);

	--leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest(CONSTANT,264)
    leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q <= "0000";

	--leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,611)@13
    leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage1205dto0_uid611_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,605)@13
    LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(161 downto 0);
    LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(161 downto 0);

	--leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(CONSTANT,558)
    leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= "000000000000000000000000000000000000000000000000";

	--leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,606)@13
    leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage0161dto0_uid606_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,602)@13
    LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(177 downto 0);
    LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(177 downto 0);

	--zs_uid287_lzcZSin_uid66_fpSinCosXTest(CONSTANT,286)
    zs_uid287_lzcZSin_uid66_fpSinCosXTest_q <= "00000000000000000000000000000000";

	--leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,603)@13
    leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage0177dto0_uid603_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,599)@13
    LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q(193 downto 0);
    LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(193 downto 0);

	--leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest(CONSTANT,253)
    leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q <= "0000000000000000";

	--leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,600)@13
    leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage0193dto0_uid600_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--zz_uid218_rrx_uid34_fpSinCosXTest(CONSTANT,217)
    zz_uid218_rrx_uid34_fpSinCosXTest_q <= "00000000000000000000000000000000000000000000000000000";

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row(CONSTANT,838)
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,807)@1
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 50,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 50,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS4f375_fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_q <= fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_iq(49 downto 0);

	--fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,806)@1
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 64,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS4f375_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_q <= fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_iq(63 downto 0);

	--os_uid198_rrx_uid34_fpSinCosXTest(BITJOIN,197)@3
    os_uid198_rrx_uid34_fpSinCosXTest_q <= fracIncrementS_uid197_rrx_uid34_fpSinCosXTest_lutmem_q & fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_q;

	--oOver2pi_uid210_rrx_uid34_fpSinCosXTest(CONSTANT,209)
    oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q <= "101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111010001111101010011010011";

	--cstBias_uid22_fpSinCosXTest(CONSTANT,21)
    cstBias_uid22_fpSinCosXTest_q <= "01111111111";

	--xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest(COMPARE,184)@0
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_cin <= GND_q;
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid22_fpSinCosXTest_q) & '0';
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & exp_uid167_rrx_uid34_fpSinCosXTest_b) & xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_cin(0);
            xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_b));
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c(0) <= xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o(13);
    xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n(0) <= not xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_o(13);


	--ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b(DELAY,1682)@0
    ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c, xout => ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--multOp2_uid211_rrx_uid34_fpSinCosXTest(MUX,210)@3
    multOp2_uid211_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q;
    multOp2_uid211_rrx_uid34_fpSinCosXTest: PROCESS (multOp2_uid211_rrx_uid34_fpSinCosXTest_s, oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q, os_uid198_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE multOp2_uid211_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => multOp2_uid211_rrx_uid34_fpSinCosXTest_q <= oOver2pi_uid210_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => multOp2_uid211_rrx_uid34_fpSinCosXTest_q <= os_uid198_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => multOp2_uid211_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3(BITSELECT,813)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_in <= STD_LOGIC_VECTOR("000000000000000000000000000000" & multOp2_uid211_rrx_uid34_fpSinCosXTest_q);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_in(143 downto 108);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1(REG,1330)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor(LOGICAL,3439)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_b <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_q <= not (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_a or ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_b);

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg(REG,3437)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena(REG,3440)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_nor_q = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd(LOGICAL,3441)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_a <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_b <= en;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_a and ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_b;

	--frac_uid171_rrx_uid34_fpSinCosXTest(BITSELECT,170)@0
    frac_uid171_rrx_uid34_fpSinCosXTest_in <= R_uid161_px_uid33_fpSinCosXTest_q(51 downto 0);
    frac_uid171_rrx_uid34_fpSinCosXTest_b <= frac_uid171_rrx_uid34_fpSinCosXTest_in(51 downto 0);

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg(REG,3436)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt(COUNTER,3435)
    -- every=1, low=0, high=1, step=1, init=1
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i,1));


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem(DUALMEM,3434)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ia <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 52,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_ia
    );
        ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_iq(51 downto 0);

	--normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest(BITJOIN,201)@3
    normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q <= VCC_q & ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q;

	--LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,581)@3
    LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(48 downto 0);
    LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(48 downto 0);

	--leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,582)@3
    leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage148dto0_uid582_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,578)@3
    LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(49 downto 0);
    LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(49 downto 0);

	--leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,579)@3
    leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage149dto0_uid579_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,575)@3
    LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(50 downto 0);
    LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(50 downto 0);

	--leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,576)@3
    leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage150dto0_uid576_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & GND_q;

	--LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,570)@3
    LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(39 downto 0);
    LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(39 downto 0);

	--leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,571)@3
    leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage039dto0_uid571_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,567)@3
    LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(43 downto 0);
    LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(43 downto 0);

	--leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,568)@3
    leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage043dto0_uid568_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,564)@3
    LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q(47 downto 0);
    LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(47 downto 0);

	--leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,565)@3
    leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage047dto0_uid565_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,559)@0
    X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b(3 downto 0);
    X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(3 downto 0);

	--ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b(DELAY,2056)@0
    ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 4, depth => 3 )
    PORT MAP ( xin => X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b, xout => ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,560)@3
    leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_X3dto0_uid560_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_q & leftShiftStage0Idx3Pad48_uid559_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;

	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3727)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a or ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3728)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3729)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,518)@0
    vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b(19 downto 0);
    vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(19 downto 0);

	--ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3722)
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 20,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(19 downto 0);

	--leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,557)@3
    leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3719)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_a or ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3720)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3721)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,553)@0
    X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b(35 downto 0);
    X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(35 downto 0);

	--ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3714)
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 36,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 36,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(35 downto 0);

	--leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITJOIN,554)@3
    leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_X35dto0_uid554_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b_replace_mem_q & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,515)@0
    rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(51 downto 20);

	--vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,516)@0
    vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f(DELAY,2051)@0
    ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(CONSTANT,517)
    mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "111111111111";

	--cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITJOIN,519)@0
    cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= vStage_uid519_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b & mO_uid518_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;

	--vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,521)@0
    vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= rVStage_uid516_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= cStage_uid520_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,523)@0
    rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1(REG,1316)@0
    reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,524)@1
    vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e(DELAY,2050)@1
    ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,525)@0
    vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid522_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(15 downto 0);
    vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d(DELAY,2025)@0
    ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c(DELAY,2024)@0
    ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,527)@1
    vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid524_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid526_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,529)@1
    rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1(REG,1317)@1
    reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,530)@2
    vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d(DELAY,2049)@2
    ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,531)@1
    vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid528_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(7 downto 0);
    vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d(DELAY,2031)@1
    ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c(DELAY,2030)@1
    ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,533)@2
    vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid530_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid532_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,535)@2
    rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(7 downto 4);

	--vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,536)@2
    vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c(DELAY,2048)@2
    ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,537)@2
    vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid534_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(3 downto 0);
    vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,539)@2
    vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= rVStage_uid536_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= vStage_uid538_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,541)@2
    rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,542)@2
    vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
    vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b(DELAY,2047)@2
    ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,543)@2
    vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid540_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(1 downto 0);
    vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(MUX,545)@2
    vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s <= vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s, rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b, vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= rVStage_uid542_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= vStage_uid544_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITSELECT,547)@2
    rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in <= vStagei_uid546_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1(REG,1318)@2
    reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(LOGICAL,548)@3
    vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid548_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_0_to_vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b <= GND_q;
    vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_a = vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b else "0";

	--r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest(BITJOIN,549)@3
    r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q <= ld_vCount_uid517_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_f_q & ld_vCount_uid525_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_e_q & ld_vCount_uid531_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_d_q & ld_vCount_uid537_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_c_q & ld_vCount_uid543_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q_to_r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_b_q & vCount_uid549_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;

	--leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,561)@3
    leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q;
    leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(5 downto 4);

	--leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(MUX,562)@3
    leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel5Dto4_uid562_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s, ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q, leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx1_uid555_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx2_uid558_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx3_uid561_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,572)@3
    leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(3 downto 0);
    leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(MUX,573)@3
    leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel3Dto2_uid573_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s, leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0_uid563_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx1_uid566_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx2_uid569_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx3_uid572_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(BITSELECT,583)@3
    leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in <= r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q(1 downto 0);
    leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest(MUX,584)@3
    leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel1Dto0_uid584_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s, leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1_uid574_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx1_uid577_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx2_uid580_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx3_uid583_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest(BITJOIN,200)@3
    normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2_uid585_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q & GND_q;

	--ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b(DELAY,1669)@0
    ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n, xout => ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cstBiasMwShift_uid24_fpSinCosXTest(CONSTANT,23)
    cstBiasMwShift_uid24_fpSinCosXTest_q <= "01111100100";

	--xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest(COMPARE,186)@0
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_cin <= GND_q;
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShift_uid24_fpSinCosXTest_q) & '0';
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & exp_uid167_rrx_uid34_fpSinCosXTest_b) & xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_cin(0);
            xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_b));
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c(0) <= xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o(13);
    xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n(0) <= not xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_o(13);


	--ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a(DELAY,1668)@0
    ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c, xout => ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest(LOGICAL,187)@3
    xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a <= ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_c_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a_q;
    xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_n_to_xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b_q;
    xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q <= xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_a and xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_b;

	--normFrac_uid203_rrx_uid34_fpSinCosXTest(MUX,202)@3
    normFrac_uid203_rrx_uid34_fpSinCosXTest_s <= xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q;
    normFrac_uid203_rrx_uid34_fpSinCosXTest: PROCESS (normFrac_uid203_rrx_uid34_fpSinCosXTest_s, normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q, normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE normFrac_uid203_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => normFrac_uid203_rrx_uid34_fpSinCosXTest_q <= normFracBranchRR_uid201_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => normFrac_uid203_rrx_uid34_fpSinCosXTest_q <= normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => normFrac_uid203_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0(BITSELECT,808)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_in <= normFrac_uid203_rrx_uid34_fpSinCosXTest_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_in(35 downto 0);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0(REG,1321)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3(MULT,820)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3(BITSELECT,834)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2(BITSELECT,812)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(107 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_in(107 downto 72);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1(REG,1328)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2(MULT,818)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2(BITSELECT,830)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_in(35 downto 0);

	--mulSin_uid92_fpSinCosXTest_zero_36(CONSTANT,760)
    mulSin_uid92_fpSinCosXTest_zero_36_q <= "000000000000000000000000000000000000";

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3(BITJOIN,844)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & mulSin_uid92_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b2_b & mulSin_uid92_fpSinCosXTest_zero_36_q & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1(BITSELECT,809)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_in <= STD_LOGIC_VECTOR("0000000000000000000" & normFrac_uid203_rrx_uid34_fpSinCosXTest_q);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_in(71 downto 36);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0(REG,1323)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3(MULT,821)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_3_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3(BITSELECT,836)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2(MULT,819)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_2_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2(BITSELECT,832)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1(BITSELECT,811)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(71 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_in(71 downto 36);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1(REG,1326)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1(MULT,817)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1(BITSELECT,828)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1(MULT,816)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1(BITSELECT,826)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2(BITJOIN,843)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b1_b & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF(LOGICAL,876)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3(BITSELECT,835)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2(BITSELECT,831)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1(BITSELECT,827)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0(BITSELECT,810)@3
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_in <= multOp2_uid211_rrx_uid34_fpSinCosXTest_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_in(35 downto 0);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1(REG,1322)@3
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0(MULT,815)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_1_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0(BITSELECT,824)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1(BITJOIN,842)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a1_b0_b & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF(LOGICAL,875)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF(LOGICAL,874)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE(LOGICAL,872)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3(BITSELECT,837)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2(BITSELECT,833)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1(BITSELECT,829)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0(BITSELECT,825)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a1_b0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0(MULT,814)@4
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b <= reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_b_0_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_reset <= areset;

    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_a,
    datab => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_b,
    clken => en(0),
    aclr => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_reset,
    clock => clk,
    result => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1
    );
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0(BITSELECT,823)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_in(71 downto 36);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0(BITSELECT,822)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_a0_b0_q(35 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_in(35 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0(BITJOIN,841)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b3_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b2_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b1_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a1_b0_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_MSB_a0_b0_b & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_LSB_a0_b0_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF(LOGICAL,871)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF(LOGICAL,870)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE(LOGICAL,868)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF(LOGICAL,867)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE(LOGICAL,865)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE(LOGICAL,863)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD(LOGICAL,862)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_b and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_c and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_d;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne(LOGICAL,877)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_f <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_g <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andABEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_h <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_i <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_j <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andACEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_k <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andADEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_l <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_m <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_n <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBCEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_o <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBDEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_p <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCDEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_a or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_b or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_c or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_d or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_f or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_g or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_h or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_i or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_j or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_k or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_l or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_m or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_n or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_o or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_p;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS(BITSELECT,880)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_orOne_q(213 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_in(213 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ(BITJOIN,881)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF(LOGICAL,860)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE(LOGICAL,858)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE(LOGICAL,856)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD(LOGICAL,855)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE(LOGICAL,853)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD(LOGICAL,852)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC(LOGICAL,851)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE(LOGICAL,849)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD(LOGICAL,848)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC(LOGICAL,847)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB(LOGICAL,846)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo(LOGICAL,861)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAB_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_f <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andAE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_g <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_h <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_i <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_j <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andBE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_k <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCD_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_l <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_m <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andCE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_n <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_o <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andDE_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_p <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_andEF_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_a xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_b xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_c xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_d xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_f xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_g xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_h xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_i xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_j xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_k xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_l xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_m xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_n xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_o xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_p;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS(BITSELECT,878)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorTwo_q(214 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_in(214 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ(BITJOIN,879)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_lsb_BS_b & GND_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC(LOGICAL,885)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne(LOGICAL,845)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_0_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_1_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_2_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_joined_BJ_3_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_f <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_g <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_zero_row_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_a xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_b xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_c xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_d xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_f xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_g;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC(LOGICAL,884)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB(LOGICAL,883)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_a and fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_b;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne(LOGICAL,886)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAB_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andAC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_andBC_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_a or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_b or fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_c;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS(BITSELECT,887)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_orOne_q(214 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_in(214 downto 0);

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ(BITJOIN,888)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_lsb_BS_b & GND_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_b(BITJOIN,1041)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_b_q <= GND_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_1_out1_BJ_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b(BITSELECT,1044)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_b_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_in(89 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_in(179 downto 90);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_in(216 downto 180);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_1(REG,1337)@8
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_1_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne(LOGICAL,882)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_a <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_63COMP0_xorOne_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out1_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_comp_0_out2_BJ_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_a xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_b xor fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_c;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_a(BITJOIN,1039)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_a_q <= GND_q & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_32COMP1_xorOne_q;

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a(BITSELECT,1043)@8
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitExpansion_for_a_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_b <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_in(89 downto 0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_in(179 downto 90);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_in(216 downto 180);

	--reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_0(REG,1338)@8
    reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_0_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_b;
            END IF;
        END IF;
    END PROCESS;


	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3(ADD,1045)@9
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_cin <= GND_q;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_a <= STD_LOGIC_VECTOR("0" & reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_0_q) & '1';
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_b <= STD_LOGIC_VECTOR("0" & reg_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_0_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_1_q) & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_cin(0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_a) + UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_c(0) <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_o(91);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_o(90 downto 1);


	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b(DELAY,2675)@8
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b : dspba_delay
    GENERIC MAP ( width => 90, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a(DELAY,2674)@8
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3(ADD,1046)@10
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_cin <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_c;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a_q) & '1';
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_c_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b_q) & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_cin(0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_a) + UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_c(0) <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_o(91);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_o(90 downto 1);


	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_inputreg(DELAY,3800)
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_inputreg : dspba_delay
    GENERIC MAP ( width => 37, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b(DELAY,2678)@8
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b : dspba_delay
    GENERIC MAP ( width => 37, depth => 2 )
    PORT MAP ( xin => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_inputreg_q, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a(DELAY,2677)@8
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a : dspba_delay
    GENERIC MAP ( width => 37, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_outputreg(DELAY,3799)
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_outputreg : dspba_delay
    GENERIC MAP ( width => 37, depth => 1 )
    PORT MAP ( xin => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_q, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3(ADD,1047)@11
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_cin <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_c;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_a_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a_outputreg_q) & '1';
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b <= STD_LOGIC_VECTOR("0" & ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitSelect_for_b_d_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b_q) & fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_cin(0);
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_a) + UNSIGNED(fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_o(37 downto 1);


	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_b(DELAY,2681)@11
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_b : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_a(DELAY,2680)@10
    ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 2 )
    PORT MAP ( xin => fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q, xout => ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q(BITJOIN,1048)@12
    fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_q <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p3_of_3_q & ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p2_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_b_q & ld_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_p1_of_3_q_to_fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_a_q;

	--fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest(BITSELECT,214)@12
    fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_q(166 downto 0);
    fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b <= fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_in(166 downto 10);

	--fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest(BITSELECT,215)@12
    fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_q(165 downto 0);
    fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b <= fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_in(165 downto 9);

	--fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest(BITSELECT,212)@12
    fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_in <= fracIncProd_uid212_rrx_uid34_fpSinCosXTest_ADD_BitJoin_for_q_q(166 downto 0);
    fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b <= fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_in(166 downto 166);

	--normFracIncProd_uid217_rrx_uid34_fpSinCosXTest(MUX,216)@12
    normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s <= fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b;
    normFracIncProd_uid217_rrx_uid34_fpSinCosXTest: PROCESS (normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s, fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b, fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q <= fracIncProdLow_uid216_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q <= fracIncProdHigh_uid215_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest(BITJOIN,218)@12
    zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q <= zz_uid218_rrx_uid34_fpSinCosXTest_q & normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q;

	--X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,594)@12
    X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q(17 downto 0);
    X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(17 downto 0);

	--leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(CONSTANT,593)
    leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,595)@12
    leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= X17dto0_uid595_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx3Pad192_uid594_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;

	--reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5(REG,1341)@12
    reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q <= leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,591)@12
    X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q(81 downto 0);
    X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(81 downto 0);

	--leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(CONSTANT,590)
    leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,592)@12
    leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= X81dto0_uid592_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx2Pad128_uid591_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;

	--reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4(REG,1342)@12
    reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q <= leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,588)@12
    X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q(145 downto 0);
    X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(145 downto 0);

	--leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITJOIN,589)@12
    leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= X145dto0_uid589_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3(REG,1343)@12
    reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q <= leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2(REG,1344)@12
    reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q <= zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--two_uid220_rrx_uid34_fpSinCosXTest(CONSTANT,219)
    two_uid220_rrx_uid34_fpSinCosXTest_q <= "110110";

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor(LOGICAL,3458)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_b <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_q <= not (ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_a or ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_b);

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_mem_top(CONSTANT,3454)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_mem_top_q <= "0101";

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp(LOGICAL,3455)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_a <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_mem_top_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q);
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_q <= "1" when ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_a = ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_b else "0";

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmpReg(REG,3456)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmpReg_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena(REG,3459)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_nor_q = "1") THEN
                ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd(LOGICAL,3460)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_a <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_sticky_ena_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_b <= en;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_a and ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_b;

	--expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem(DUALMEM,805)@1
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_reset0 <= areset;
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ia <= (others => '0');
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_aa <= (others => '0');
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ab <= reg_expXTableAddr_uid191_rrx_uid34_fpSinCosXTest_0_to_fracIncrementS_uid196_rrx_uid34_fpSinCosXTest_lutmem_0_q;
    expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 10,
        numwords_a => 1023,
        width_b => 11,
        widthad_b => 10,
        numwords_b => 1023,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("FPSinCosXDPS4f375_expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_reset0,
        clock0 => clk,
        address_b => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_iq,
        address_a => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_aa,
        data_a => expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_ia
    );
        expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_q <= expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_iq(10 downto 0);

	--mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest(CONSTANT,205)
    mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest_q <= "00000000011";

	--expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest(MUX,206)@3
    expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_b_q;
    expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_s IS
                      WHEN "0" => expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= mExp1O2Pi_uid206_rrx_uid34_fpSinCosXTest_q;
                      WHEN "1" => expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= expIncrementS_uid195_rrx_uid34_fpSinCosXTest_lutmem_q;
                      WHEN OTHERS => expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor(LOGICAL,3447)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_b <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_q <= not (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_a or ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_b);

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena(REG,3448)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_nor_q = "1") THEN
                ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd(LOGICAL,3449)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_a <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_sticky_ena_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_b <= en;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_a and ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_b;

	--ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem(DUALMEM,3442)
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ia <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_ia
    );
        ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--constWF_uid204_rrx_uid34_fpSinCosXTest(CONSTANT,203)
    constWF_uid204_rrx_uid34_fpSinCosXTest_q <= "110011";

	--expPhase1_uid205_rrx_uid34_fpSinCosXTest(SUB,204)@3
    expPhase1_uid205_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & constWF_uid204_rrx_uid34_fpSinCosXTest_q);
    expPhase1_uid205_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & r_uid550_fracZeroCount_uid199_rrx_uid34_fpSinCosXTest_q);
            expPhase1_uid205_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPhase1_uid205_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(expPhase1_uid205_rrx_uid34_fpSinCosXTest_b));
    expPhase1_uid205_rrx_uid34_fpSinCosXTest_q <= expPhase1_uid205_rrx_uid34_fpSinCosXTest_o(6 downto 0);


	--expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest(MUX,207)@3
    expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_s <= xFrac2Pi_uid188_rrx_uid34_fpSinCosXTest_q;
    expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_s IS
                      WHEN "0" => expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= STD_LOGIC_VECTOR("0000" & expPhase1_uid205_rrx_uid34_fpSinCosXTest_q);
                      WHEN "1" => expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_d_replace_mem_q;
                      WHEN OTHERS => expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--expPhase2_uid209_rrx_uid34_fpSinCosXTest(SUB,208)@4
    expPhase2_uid209_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & expPhase2Op1_uid208_rrx_uid34_fpSinCosXTest_q);
    expPhase2_uid209_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & expPhase2Op2_uid207_rrx_uid34_fpSinCosXTest_q);
            expPhase2_uid209_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPhase2_uid209_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(expPhase2_uid209_rrx_uid34_fpSinCosXTest_b));
    expPhase2_uid209_rrx_uid34_fpSinCosXTest_q <= expPhase2_uid209_rrx_uid34_fpSinCosXTest_o(11 downto 0);


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_wrreg(REG,3453)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt(COUNTER,3452)
    -- every=1, low=0, high=5, step=1, init=1
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i = 4 THEN
                      ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i - 5;
                    ELSE
                        ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_i,3));


	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem(DUALMEM,3451)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ia <= expPhase2_uid209_rrx_uid34_fpSinCosXTest_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_aa <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ab <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 12,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_ia
    );
        ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_q <= ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_iq(11 downto 0);

	--ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg(DELAY,3450)
    ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_replace_mem_q, xout => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--expPhase3_uid214_rrx_uid34_fpSinCosXTest(ADD,213)@12
    expPhase3_uid214_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR((13 downto 12 => ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q(11)) & ld_expPhase2_uid209_rrx_uid34_fpSinCosXTest_q_to_expPhase3_uid214_rrx_uid34_fpSinCosXTest_a_outputreg_q);
    expPhase3_uid214_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR('0' & "000000000000" & fracIncProdNorm_uid213_rrx_uid34_fpSinCosXTest_b);
            expPhase3_uid214_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expPhase3_uid214_rrx_uid34_fpSinCosXTest_a) + SIGNED(expPhase3_uid214_rrx_uid34_fpSinCosXTest_b));
    expPhase3_uid214_rrx_uid34_fpSinCosXTest_q <= expPhase3_uid214_rrx_uid34_fpSinCosXTest_o(12 downto 0);


	--expShiftVal_uid221_rrx_uid34_fpSinCosXTest(ADD,220)@12
    expShiftVal_uid221_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR((14 downto 13 => expPhase3_uid214_rrx_uid34_fpSinCosXTest_q(12)) & expPhase3_uid214_rrx_uid34_fpSinCosXTest_q);
    expShiftVal_uid221_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR('0' & "00000000" & two_uid220_rrx_uid34_fpSinCosXTest_q);
            expShiftVal_uid221_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(SIGNED(expShiftVal_uid221_rrx_uid34_fpSinCosXTest_a) + SIGNED(expShiftVal_uid221_rrx_uid34_fpSinCosXTest_b));
    expShiftVal_uid221_rrx_uid34_fpSinCosXTest_q <= expShiftVal_uid221_rrx_uid34_fpSinCosXTest_o(13 downto 0);


	--expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest(BITSELECT,221)@12
    expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_in <= expShiftVal_uid221_rrx_uid34_fpSinCosXTest_q(7 downto 0);
    expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,596)@12
    leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b;
    leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(7 downto 6);

	--reg_leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1(REG,1340)@12
    reg_leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q <= leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,597)@13
    leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= reg_leftShiftStageSel7Dto6_uid597_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_1_q;
    leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q, reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q, reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q, reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q)
    BEGIN
            CASE leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_zzNormFracIncProd_uid219_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_2_q;
                  WHEN "01" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage0Idx1_uid590_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_3_q;
                  WHEN "10" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage0Idx2_uid593_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_4_q;
                  WHEN "11" => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= reg_leftShiftStage0Idx3_uid596_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_0_to_leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_5_q;
                  WHEN OTHERS => leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,607)@12
    leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b(5 downto 0);
    leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(5 downto 4);

	--ld_leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b(DELAY,2106)@12
    ld_leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b, xout => ld_leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,608)@13
    leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= ld_leftShiftStageSel5Dto4_uid608_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q;
    leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0_uid598_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx1_uid601_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx2_uid604_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx3_uid607_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,618)@12
    leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b(3 downto 0);
    leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--ld_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b(DELAY,2118)@12
    ld_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b, xout => ld_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,619)@13
    leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= ld_leftShiftStageSel3Dto2_uid619_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q;
    leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1_uid609_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx1_uid612_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx2_uid615_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx3_uid618_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(BITSELECT,629)@12
    leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in <= expPhase3Addr_uid222_rrx_uid34_fpSinCosXTest_b(1 downto 0);
    leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b(DELAY,2130)@12
    ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b, xout => ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest(MUX,630)@13
    leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s <= ld_leftShiftStageSel1Dto0_uid630_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_b_q;
    leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s, leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2_uid620_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx1_uid623_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx2_uid626_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx3_uid629_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest(BITSELECT,223)@13
    truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_in <= leftShiftStage3_uid631_alignedFxp_uid223_rrx_uid34_fpSinCosXTest_q;
    truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b <= truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_in(209 downto 137);

	--highABits_uid226_rrx_uid34_fpSinCosXTest(BITSELECT,225)@13
    highABits_uid226_rrx_uid34_fpSinCosXTest_in <= truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b;
    highABits_uid226_rrx_uid34_fpSinCosXTest_b <= highABits_uid226_rrx_uid34_fpSinCosXTest_in(72 downto 8);

	--reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0(REG,1347)@13
    reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q <= highABits_uid226_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sumHighA_B_uid227_rrx_uid34_fpSinCosXTest(ADD,226)@14
    sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_highABits_uid226_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_0_q);
    sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & reg_os_uid194_rrx_uid34_fpSinCosXTest_0_to_sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_1_q);
            sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_a) + UNSIGNED(sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_b));
    sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_q <= sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_o(65 downto 0);


	--lowRangeA_uid225_rrx_uid34_fpSinCosXTest(BITSELECT,224)@13
    lowRangeA_uid225_rrx_uid34_fpSinCosXTest_in <= truncToFracUpper_uid224_rrx_uid34_fpSinCosXTest_b(7 downto 0);
    lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b <= lowRangeA_uid225_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a(DELAY,1707)@13
    ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b, xout => ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest(BITJOIN,227)@14
    basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_q <= sumHighA_B_uid227_rrx_uid34_fpSinCosXTest_q & ld_lowRangeA_uid225_rrx_uid34_fpSinCosXTest_b_to_basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_a_q;

	--basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest(BITSELECT,228)@14
    basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_in <= basePlusIncrement_uid225_uid228_rrx_uid34_fpSinCosXTest_q(72 downto 0);
    basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_in(72 downto 0);

	--rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,633)@14
    rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b;
    rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(72 downto 9);

	--reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1349)@14
    reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,634)@15
    vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g(DELAY,2180)@15
    ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,636)@14
    vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b(8 downto 0);
    vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(8 downto 0);

	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b(DELAY,2138)@14
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(CONSTANT,635)
    mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1111111111111111111111111111111111111111111111111111111";

	--cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITJOIN,637)@15
    cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q & mO_uid636_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;

	--ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2140)@14
    ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,639)@15
    vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid634_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,641)@15
    rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(63 downto 32);

	--reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1350)@15
    reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,642)@16
    vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f(DELAY,2179)@16
    ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,643)@15
    vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid640_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(31 downto 0);
    vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(31 downto 0);

	--ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2147)@15
    ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2146)@15
    ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,645)@16
    vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid642_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid644_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,647)@16
    rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1351)@16
    reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,648)@17
    vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e(DELAY,2178)@17
    ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,649)@16
    vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid646_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(15 downto 0);
    vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2153)@16
    ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2152)@16
    ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,651)@17
    vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid648_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid650_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,653)@17
    rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1352)@17
    reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,654)@18
    vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2177)@18
    ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,655)@17
    vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid652_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(7 downto 0);
    vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d(DELAY,2159)@17
    ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2158)@17
    ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, xout => ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,657)@18
    vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_rVStage_uid654_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid656_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,659)@18
    rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(7 downto 4);

	--vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,660)@18
    vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
    vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c(DELAY,2176)@18
    ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,661)@18
    vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid658_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(3 downto 0);
    vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,663)@18
    vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= rVStage_uid660_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= vStage_uid662_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,665)@18
    rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(3 downto 2);

	--vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,666)@18
    vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
    vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b(DELAY,2175)@18
    ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q, xout => ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,667)@18
    vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid664_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(1 downto 0);
    vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(MUX,669)@18
    vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s <= vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest: PROCESS (vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s, rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b, vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= rVStage_uid666_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= vStage_uid668_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITSELECT,671)@18
    rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in <= vStagei_uid670_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1(REG,1353)@18
    reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q <= rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(LOGICAL,672)@19
    vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a <= reg_rVStage_uid672_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_0_to_vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_1_q;
    vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b <= GND_q;
    vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= "1" when vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_a = vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b else "0";

	--r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest(BITJOIN,673)@19
    r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q <= ld_vCount_uid635_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_g_q & ld_vCount_uid643_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_f_q & ld_vCount_uid649_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_e_q & ld_vCount_uid655_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_d_q & ld_vCount_uid661_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_c_q & ld_vCount_uid667_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q_to_r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q & vCount_uid673_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;

	--cstBiasM1_uid23_fpSinCosXTest(CONSTANT,22)
    cstBiasM1_uid23_fpSinCosXTest_q <= "01111111110";

	--finalExpExt_uid233_rrx_uid34_fpSinCosXTest(SUB,232)@19
    finalExpExt_uid233_rrx_uid34_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_fpSinCosXTest_q);
    finalExpExt_uid233_rrx_uid34_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000" & r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q);
            finalExpExt_uid233_rrx_uid34_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(finalExpExt_uid233_rrx_uid34_fpSinCosXTest_a) - UNSIGNED(finalExpExt_uid233_rrx_uid34_fpSinCosXTest_b));
    finalExpExt_uid233_rrx_uid34_fpSinCosXTest_q <= finalExpExt_uid233_rrx_uid34_fpSinCosXTest_o(11 downto 0);


	--expRR_uid241_rrx_uid34_fpSinCosXTest(BITSELECT,240)@19
    expRR_uid241_rrx_uid34_fpSinCosXTest_in <= finalExpExt_uid233_rrx_uid34_fpSinCosXTest_q(10 downto 0);
    expRR_uid241_rrx_uid34_fpSinCosXTest_b <= expRR_uid241_rrx_uid34_fpSinCosXTest_in(10 downto 0);

	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor(LOGICAL,3490)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_b <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_q <= not (ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_a or ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_b);

	--ld_xIn_c_to_xOut_c_mem_top(CONSTANT,3289)
    ld_xIn_c_to_xOut_c_mem_top_q <= "0100";

	--ld_xIn_c_to_xOut_c_cmp(LOGICAL,3290)
    ld_xIn_c_to_xOut_c_cmp_a <= ld_xIn_c_to_xOut_c_mem_top_q;
    ld_xIn_c_to_xOut_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_c_to_xOut_c_replace_rdcnt_q);
    ld_xIn_c_to_xOut_c_cmp_q <= "1" when ld_xIn_c_to_xOut_c_cmp_a = ld_xIn_c_to_xOut_c_cmp_b else "0";

	--ld_xIn_c_to_xOut_c_cmpReg(REG,3291)
    ld_xIn_c_to_xOut_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_c_to_xOut_c_cmpReg_q <= ld_xIn_c_to_xOut_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena(REG,3491)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_nor_q = "1") THEN
                ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= ld_xIn_c_to_xOut_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd(LOGICAL,3492)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_a <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_b <= en;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_q <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_a and ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_b;

	--exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest(BITSELECT,241)@12
    exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_in <= expPhase3_uid214_rrx_uid34_fpSinCosXTest_q(10 downto 0);
    exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b <= exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_in(10 downto 0);

	--ld_xIn_c_to_xOut_c_replace_wrreg(REG,3288)
    ld_xIn_c_to_xOut_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_replace_wrreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_c_to_xOut_c_replace_wrreg_q <= ld_xIn_c_to_xOut_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_replace_rdcnt(COUNTER,3287)
    -- every=1, low=0, high=4, step=1, init=1
    ld_xIn_c_to_xOut_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_xIn_c_to_xOut_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xIn_c_to_xOut_c_replace_rdcnt_i = 3 THEN
                      ld_xIn_c_to_xOut_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xIn_c_to_xOut_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xIn_c_to_xOut_c_replace_rdcnt_eq = '1') THEN
                        ld_xIn_c_to_xOut_c_replace_rdcnt_i <= ld_xIn_c_to_xOut_c_replace_rdcnt_i - 4;
                    ELSE
                        ld_xIn_c_to_xOut_c_replace_rdcnt_i <= ld_xIn_c_to_xOut_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xIn_c_to_xOut_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xIn_c_to_xOut_c_replace_rdcnt_i,3));


	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem(DUALMEM,3483)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ia <= exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_wrreg_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdcnt_q;
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_ia
    );
        ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_q <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_iq(10 downto 0);

	--ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg(DELAY,3482)
    ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_replace_mem_q, xout => ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b(DELAY,1713)@0
    ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c, xout => ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest(MUX,242)@19
    finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q;
    finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest: PROCESS (finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s, ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q, expRR_uid241_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q <= ld_exp1O2Pi_uid242_rrx_uid34_fpSinCosXTest_b_to_finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_c_outputreg_q;
                  WHEN "1" => finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q <= expRR_uid241_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b(DELAY,1718)@0
    ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n, xout => ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--finalExp_uid244_rrx_uid34_fpSinCosXTest(MUX,243)@19
    finalExp_uid244_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q;
    finalExp_uid244_rrx_uid34_fpSinCosXTest: PROCESS (finalExp_uid244_rrx_uid34_fpSinCosXTest_s, finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q, ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q)
    BEGIN
            CASE finalExp_uid244_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalExp_uid244_rrx_uid34_fpSinCosXTest_q <= finalExpRROr1O2Pi_uid243_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => finalExp_uid244_rrx_uid34_fpSinCosXTest_q <= ld_exp_uid167_rrx_uid34_fpSinCosXTest_b_to_finalExp_uid244_rrx_uid34_fpSinCosXTest_d_outputreg_q;
                  WHEN OTHERS => finalExp_uid244_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3479)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_a or ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top(CONSTANT,3475)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top_q <= "010001";

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp(LOGICAL,3476)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_a <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_mem_top_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q);
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_q <= "1" when ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_a = ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_b else "0";

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg(REG,3477)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3480)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3481)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg(REG,3474)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt(COUNTER,3473)
    -- every=1, low=0, high=17, step=1, init=1
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i = 16 THEN
                      ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i - 17;
                    ELSE
                        ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_i,5));


	--ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3472)
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q;
    ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 52,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(51 downto 0);

	--fracXRExt_uid238_rrx_uid34_fpSinCosXTest(BITJOIN,237)@19
    fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_mem_q & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,708)@19
    LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(71 downto 0);
    LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(71 downto 0);

	--leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,709)@19
    leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage271dto0_uid709_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & GND_q;

	--LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,703)@19
    LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(66 downto 0);
    LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(66 downto 0);

	--leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest(CONSTANT,267)
    leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q <= "000000";

	--leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,704)@19
    leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage166dto0_uid704_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,700)@19
    LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(68 downto 0);
    LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(68 downto 0);

	--leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,701)@19
    leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage168dto0_uid701_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,697)@19
    LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(70 downto 0);
    LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(70 downto 0);

	--leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,698)@19
    leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage170dto0_uid698_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,692)@19
    LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(48 downto 0);
    LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(48 downto 0);

	--leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest(CONSTANT,256)
    leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q <= "000000000000000000000000";

	--leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,693)@19
    leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage048dto0_uid693_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,689)@19
    LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(56 downto 0);
    LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(56 downto 0);

	--leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,690)@19
    leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage056dto0_uid690_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,686)@19
    LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(64 downto 0);
    LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(64 downto 0);

	--leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,687)@19
    leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= LeftShiftStage064dto0_uid687_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(CONSTANT,682)
    leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000";

	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3749)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a or ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top(CONSTANT,3517)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top_q <= "010";

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp(LOGICAL,3518)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_a <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_mem_top_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q);
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_q <= "1" when ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_a = ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_b else "0";

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg(REG,3519)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3750)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3751)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg(REG,3516)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt(COUNTER,3515)
    -- every=1, low=0, high=2, step=1, init=1
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,2);
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i = 1 THEN
                      ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i - 2;
                    ELSE
                        ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_i,2));


	--ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3742)
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_cStage_uid638_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 9,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(8 downto 0);

	--leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,681)@19
    leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= ld_vStage_uid637_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3738)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_a or ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3739)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3740)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,677)@14
    X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b(40 downto 0);
    X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(40 downto 0);

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_inputreg(DELAY,3730)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b, xout => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3731)
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_inputreg_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 41,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 41,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(40 downto 0);

	--leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITJOIN,678)@19
    leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= ld_X40dto0_uid678_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor(LOGICAL,3760)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_b <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_q <= not (ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_a or ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_b);

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena(REG,3761)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_nor_q = "1") THEN
                ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd(LOGICAL,3762)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_a <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_b <= en;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_q <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_a and ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_b;

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_inputreg(DELAY,3752)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 73, depth => 1 )
    PORT MAP ( xin => basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b, xout => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem(DUALMEM,3753)
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ia <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_inputreg_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 73,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 73,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_ia
    );
        ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_iq(72 downto 0);

	--leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,683)@19
    leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q;
    leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(6 downto 5);

	--leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,684)@19
    leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel6Dto5_uid684_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q, leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= ld_basePlusIncrementTrunc_uid229_rrx_uid34_fpSinCosXTest_b_to_leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_c_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx1_uid679_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx2_uid682_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0Idx3_uid683_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,694)@19
    leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,695)@19
    leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid695_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage0_uid685_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx1_uid688_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx2_uid691_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1Idx3_uid694_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,705)@19
    leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,706)@19
    leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid706_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage1_uid696_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx1_uid699_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx2_uid702_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2Idx3_uid705_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(BITSELECT,710)@19
    leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in <= r_uid674_lzcFinalFP_uid230_rrx_uid34_fpSinCosXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest(MUX,711)@19
    leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid711_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_b;
    leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest: PROCESS (leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s, leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q, leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage2_uid707_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= leftShiftStage3Idx1_uid710_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--finalFracRR_uid234_rrx_uid34_fpSinCosXTest(BITSELECT,233)@19
    finalFracRR_uid234_rrx_uid34_fpSinCosXTest_in <= leftShiftStage3_uid712_oFinalFracLS_uid231_rrx_uid34_fpSinCosXTest_q(71 downto 0);
    finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b <= finalFracRR_uid234_rrx_uid34_fpSinCosXTest_in(71 downto 7);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor(LOGICAL,3469)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_b <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_q <= not (ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_a or ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_b);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena(REG,3470)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_nor_q = "1") THEN
                ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q <= ld_xIn_c_to_xOut_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd(LOGICAL,3471)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_a <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_sticky_ena_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_b <= en;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_q <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_a and ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_b;

	--finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest(BITSELECT,234)@12
    finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_in <= normFracIncProd_uid217_rrx_uid34_fpSinCosXTest_q(155 downto 0);
    finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b <= finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_in(155 downto 91);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem(DUALMEM,3462)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ia <= finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_wrreg_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdcnt_q;
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 65,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 65,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_ia
    );
        ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_q <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_iq(64 downto 0);

	--ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg(DELAY,3461)
    ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 65, depth => 1 )
    PORT MAP ( xin => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_replace_mem_q, xout => ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest(MUX,235)@19
    finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid185_rrx_uid34_fpSinCosXTest_c_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_b_q;
    finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest: PROCESS (finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s, ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q, finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b)
    BEGIN
            CASE finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q <= ld_finalFracFrac1O2Pi_uid235_rrx_uid34_fpSinCosXTest_b_to_finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_c_outputreg_q;
                  WHEN "1" => finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q <= finalFracRR_uid234_rrx_uid34_fpSinCosXTest_b;
                  WHEN OTHERS => finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest(BITSELECT,238)@19
    finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_in <= finalFracRROr1O2Pi_uid236_rrx_uid34_fpSinCosXTest_q;
    finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b <= finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_in(64 downto 1);

	--finalFrac_uid240_rrx_uid34_fpSinCosXTest(MUX,239)@19
    finalFrac_uid240_rrx_uid34_fpSinCosXTest_s <= ld_xFrac2PiC0_uid187_rrx_uid34_fpSinCosXTest_n_to_finalFrac_uid240_rrx_uid34_fpSinCosXTest_b_q;
    finalFrac_uid240_rrx_uid34_fpSinCosXTest: PROCESS (finalFrac_uid240_rrx_uid34_fpSinCosXTest_s, finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b, fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE finalFrac_uid240_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => finalFrac_uid240_rrx_uid34_fpSinCosXTest_q <= finalFracRROr1O2PiPostRndUpper_uid239_rrx_uid34_fpSinCosXTest_b;
                  WHEN "1" => finalFrac_uid240_rrx_uid34_fpSinCosXTest_q <= fracXRExt_uid238_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => finalFrac_uid240_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RRangeRed_uid245_rrx_uid34_fpSinCosXTest(BITJOIN,244)@19
    RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q <= GND_q & finalExp_uid244_rrx_uid34_fpSinCosXTest_q & finalFrac_uid240_rrx_uid34_fpSinCosXTest_q;

	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor(LOGICAL,3511)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_b <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_q <= not (ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_a or ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_b);

	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena(REG,3512)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_nor_q = "1") THEN
                ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd(LOGICAL,3513)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_a <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_sticky_ena_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_b <= en;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_q <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_a and ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_b;

	--ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem(DUALMEM,3504)
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ia <= R_uid161_px_uid33_fpSinCosXTest_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_wrreg_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_fracXRExt_uid238_rrx_uid34_fpSinCosXTest_b_replace_rdcnt_q;
    ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 64,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_ia
    );
        ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_q <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_iq(63 downto 0);

	--lx_uid247_rrx_uid34_fpSinCosXTest(BITJOIN,246)@19
    lx_uid247_rrx_uid34_fpSinCosXTest_q <= ld_R_uid161_px_uid33_fpSinCosXTest_q_to_lx_uid247_rrx_uid34_fpSinCosXTest_b_replace_mem_q & ZerosGB_uid237_rrx_uid34_fpSinCosXTest_q;

	--cstAllZWF_uid7_fpSinCosXTest(CONSTANT,6)
    cstAllZWF_uid7_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000";

	--fracXIsZero_uid172_rrx_uid34_fpSinCosXTest(LOGICAL,171)@0
    fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_a <= frac_uid171_rrx_uid34_fpSinCosXTest_b;
    fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_b <= cstAllZWF_uid7_fpSinCosXTest_q;
    fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q <= "1" when fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_a = fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_b else "0";

	--InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest(LOGICAL,173)@0
    InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_a <= fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q;
    InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_q <= not InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_a;

	--cstAllOWE_uid6_fpSinCosXTest(CONSTANT,5)
    cstAllOWE_uid6_fpSinCosXTest_q <= "11111111111";

	--expXIsMax_uid170_rrx_uid34_fpSinCosXTest(LOGICAL,169)@0
    expXIsMax_uid170_rrx_uid34_fpSinCosXTest_a <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    expXIsMax_uid170_rrx_uid34_fpSinCosXTest_b <= cstAllOWE_uid6_fpSinCosXTest_q;
    expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q <= "1" when expXIsMax_uid170_rrx_uid34_fpSinCosXTest_a = expXIsMax_uid170_rrx_uid34_fpSinCosXTest_b else "0";

	--exc_N_uid175_rrx_uid34_fpSinCosXTest(LOGICAL,174)@0
    exc_N_uid175_rrx_uid34_fpSinCosXTest_a <= expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q;
    exc_N_uid175_rrx_uid34_fpSinCosXTest_b <= InvFracXIsZero_uid174_rrx_uid34_fpSinCosXTest_q;
    exc_N_uid175_rrx_uid34_fpSinCosXTest_q <= exc_N_uid175_rrx_uid34_fpSinCosXTest_a and exc_N_uid175_rrx_uid34_fpSinCosXTest_b;

	--InvExc_N_uid176_rrx_uid34_fpSinCosXTest(LOGICAL,175)@0
    InvExc_N_uid176_rrx_uid34_fpSinCosXTest_a <= exc_N_uid175_rrx_uid34_fpSinCosXTest_q;
    InvExc_N_uid176_rrx_uid34_fpSinCosXTest_q <= not InvExc_N_uid176_rrx_uid34_fpSinCosXTest_a;

	--exc_I_uid173_rrx_uid34_fpSinCosXTest(LOGICAL,172)@0
    exc_I_uid173_rrx_uid34_fpSinCosXTest_a <= expXIsMax_uid170_rrx_uid34_fpSinCosXTest_q;
    exc_I_uid173_rrx_uid34_fpSinCosXTest_b <= fracXIsZero_uid172_rrx_uid34_fpSinCosXTest_q;
    exc_I_uid173_rrx_uid34_fpSinCosXTest_q <= exc_I_uid173_rrx_uid34_fpSinCosXTest_a and exc_I_uid173_rrx_uid34_fpSinCosXTest_b;

	--InvExc_I_uid177_rrx_uid34_fpSinCosXTest(LOGICAL,176)@0
    InvExc_I_uid177_rrx_uid34_fpSinCosXTest_a <= exc_I_uid173_rrx_uid34_fpSinCosXTest_q;
    InvExc_I_uid177_rrx_uid34_fpSinCosXTest_q <= not InvExc_I_uid177_rrx_uid34_fpSinCosXTest_a;

	--cstAllZWE_uid8_fpSinCosXTest(CONSTANT,7)
    cstAllZWE_uid8_fpSinCosXTest_q <= "00000000000";

	--expXIsZero_uid168_rrx_uid34_fpSinCosXTest(LOGICAL,167)@0
    expXIsZero_uid168_rrx_uid34_fpSinCosXTest_a <= exp_uid167_rrx_uid34_fpSinCosXTest_b;
    expXIsZero_uid168_rrx_uid34_fpSinCosXTest_b <= cstAllZWE_uid8_fpSinCosXTest_q;
    expXIsZero_uid168_rrx_uid34_fpSinCosXTest_q <= "1" when expXIsZero_uid168_rrx_uid34_fpSinCosXTest_a = expXIsZero_uid168_rrx_uid34_fpSinCosXTest_b else "0";

	--InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest(LOGICAL,177)@0
    InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_a <= expXIsZero_uid168_rrx_uid34_fpSinCosXTest_q;
    InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_q <= not InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_a;

	--exc_R_uid179_rrx_uid34_fpSinCosXTest(LOGICAL,178)@0
    exc_R_uid179_rrx_uid34_fpSinCosXTest_a <= InvExpXIsZero_uid178_rrx_uid34_fpSinCosXTest_q;
    exc_R_uid179_rrx_uid34_fpSinCosXTest_b <= InvExc_I_uid177_rrx_uid34_fpSinCosXTest_q;
    exc_R_uid179_rrx_uid34_fpSinCosXTest_c <= InvExc_N_uid176_rrx_uid34_fpSinCosXTest_q;
    exc_R_uid179_rrx_uid34_fpSinCosXTest_q <= exc_R_uid179_rrx_uid34_fpSinCosXTest_a and exc_R_uid179_rrx_uid34_fpSinCosXTest_b and exc_R_uid179_rrx_uid34_fpSinCosXTest_c;

	--ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b(DELAY,1732)@0
    ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => exc_R_uid179_rrx_uid34_fpSinCosXTest_q, xout => ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--sRPostExc_uid248_rrx_uid34_fpSinCosXTest(MUX,247)@19
    sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s <= ld_exc_R_uid179_rrx_uid34_fpSinCosXTest_q_to_sRPostExc_uid248_rrx_uid34_fpSinCosXTest_b_q;
    sRPostExc_uid248_rrx_uid34_fpSinCosXTest: PROCESS (sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s, lx_uid247_rrx_uid34_fpSinCosXTest_q, RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q)
    BEGIN
            CASE sRPostExc_uid248_rrx_uid34_fpSinCosXTest_s IS
                  WHEN "0" => sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q <= lx_uid247_rrx_uid34_fpSinCosXTest_q;
                  WHEN "1" => sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q <= RRangeRed_uid245_rrx_uid34_fpSinCosXTest_q;
                  WHEN OTHERS => sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expXRR_uid38_fpSinCosXTest(BITSELECT,37)@19
    expXRR_uid38_fpSinCosXTest_in <= sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q(74 downto 0);
    expXRR_uid38_fpSinCosXTest_b <= expXRR_uid38_fpSinCosXTest_in(74 downto 64);

	--reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1(REG,1354)@19
    reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q <= expXRR_uid38_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--cstBiasMwShiftM2_uid26_fpSinCosXTest(CONSTANT,25)
    cstBiasMwShiftM2_uid26_fpSinCosXTest_q <= "01111100001";

	--cosXIsOneXRR_uid42_fpSinCosXTest(COMPARE,41)@20
    cosXIsOneXRR_uid42_fpSinCosXTest_cin <= GND_q;
    cosXIsOneXRR_uid42_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShiftM2_uid26_fpSinCosXTest_q) & '0';
    cosXIsOneXRR_uid42_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q) & cosXIsOneXRR_uid42_fpSinCosXTest_cin(0);
            cosXIsOneXRR_uid42_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(cosXIsOneXRR_uid42_fpSinCosXTest_a) - UNSIGNED(cosXIsOneXRR_uid42_fpSinCosXTest_b));
    cosXIsOneXRR_uid42_fpSinCosXTest_n(0) <= not cosXIsOneXRR_uid42_fpSinCosXTest_o(13);


	--exp_uid9_fpSinCosXTest(BITSELECT,8)@0
    exp_uid9_fpSinCosXTest_in <= xIn_0(62 downto 0);
    exp_uid9_fpSinCosXTest_b <= exp_uid9_fpSinCosXTest_in(62 downto 52);

	--sinXIsX_uid40_fpSinCosXTest(COMPARE,39)@0
    sinXIsX_uid40_fpSinCosXTest_cin <= GND_q;
    sinXIsX_uid40_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShift_uid24_fpSinCosXTest_q) & '0';
    sinXIsX_uid40_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & exp_uid9_fpSinCosXTest_b) & sinXIsX_uid40_fpSinCosXTest_cin(0);
            sinXIsX_uid40_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sinXIsX_uid40_fpSinCosXTest_a) - UNSIGNED(sinXIsX_uid40_fpSinCosXTest_b));
    sinXIsX_uid40_fpSinCosXTest_n(0) <= not sinXIsX_uid40_fpSinCosXTest_o(13);


	--ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a(DELAY,1601)@0
    ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 20 )
    PORT MAP ( xin => sinXIsX_uid40_fpSinCosXTest_n, xout => ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--cosXONe_uid145_fpSinCosXTest(LOGICAL,144)@20
    cosXONe_uid145_fpSinCosXTest_a <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q;
    cosXONe_uid145_fpSinCosXTest_b <= cosXIsOneXRR_uid42_fpSinCosXTest_n;
    cosXONe_uid145_fpSinCosXTest_q <= cosXONe_uid145_fpSinCosXTest_a or cosXONe_uid145_fpSinCosXTest_b;

	--ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a(DELAY,1632)@20
    ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => cosXONe_uid145_fpSinCosXTest_q, xout => ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--InvCosXONe_uid146_fpSinCosXTest(LOGICAL,145)@23
    InvCosXONe_uid146_fpSinCosXTest_a <= ld_cosXONe_uid145_fpSinCosXTest_q_to_InvCosXONe_uid146_fpSinCosXTest_a_q;
    InvCosXONe_uid146_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            InvCosXONe_uid146_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND VCC_q = "1") THEN
            InvCosXONe_uid146_fpSinCosXTest_q <= not InvCosXONe_uid146_fpSinCosXTest_a;
        END IF;
    END PROCESS;



	--LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest(BITSELECT,273)@20
    LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q(92 downto 0);
    LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_in(92 downto 0);

	--leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest(BITJOIN,274)@20
    leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage192dto0_uid274_fxpX_uid48_fpSinCosXTest_b & GND_q;

	--LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest(BITSELECT,268)@20
    LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q(87 downto 0);
    LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_in(87 downto 0);

	--leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest(BITJOIN,269)@20
    leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage087dto0_uid269_fxpX_uid48_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest(BITSELECT,265)@20
    LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q(89 downto 0);
    LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_in(89 downto 0);

	--leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest(BITJOIN,266)@20
    leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage089dto0_uid266_fxpX_uid48_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest(BITSELECT,262)@20
    LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_in <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q(91 downto 0);
    LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_b <= LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_in(91 downto 0);

	--leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest(BITJOIN,263)@20
    leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q <= LeftShiftStage091dto0_uid263_fxpX_uid48_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--X69dto0_uid258_fxpX_uid48_fpSinCosXTest(BITSELECT,257)@20
    X69dto0_uid258_fxpX_uid48_fpSinCosXTest_in <= extendedFracX_uid47_fpSinCosXTest_q(69 downto 0);
    X69dto0_uid258_fxpX_uid48_fpSinCosXTest_b <= X69dto0_uid258_fxpX_uid48_fpSinCosXTest_in(69 downto 0);

	--leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest(BITJOIN,258)@20
    leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q <= X69dto0_uid258_fxpX_uid48_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--X77dto0_uid255_fxpX_uid48_fpSinCosXTest(BITSELECT,254)@20
    X77dto0_uid255_fxpX_uid48_fpSinCosXTest_in <= extendedFracX_uid47_fpSinCosXTest_q(77 downto 0);
    X77dto0_uid255_fxpX_uid48_fpSinCosXTest_b <= X77dto0_uid255_fxpX_uid48_fpSinCosXTest_in(77 downto 0);

	--leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest(BITJOIN,255)@20
    leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q <= X77dto0_uid255_fxpX_uid48_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--X85dto0_uid252_fxpX_uid48_fpSinCosXTest(BITSELECT,251)@20
    X85dto0_uid252_fxpX_uid48_fpSinCosXTest_in <= extendedFracX_uid47_fpSinCosXTest_q(85 downto 0);
    X85dto0_uid252_fxpX_uid48_fpSinCosXTest_b <= X85dto0_uid252_fxpX_uid48_fpSinCosXTest_in(85 downto 0);

	--leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest(BITJOIN,252)@20
    leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q <= X85dto0_uid252_fxpX_uid48_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--cstZwShiftP1_uid27_fpSinCosXTest(CONSTANT,26)
    cstZwShiftP1_uid27_fpSinCosXTest_q <= "00000000000000000000000000000";

	--fracXRR_uid39_fpSinCosXTest(BITSELECT,38)@19
    fracXRR_uid39_fpSinCosXTest_in <= sRPostExc_uid248_rrx_uid34_fpSinCosXTest_q(63 downto 0);
    fracXRR_uid39_fpSinCosXTest_b <= fracXRR_uid39_fpSinCosXTest_in(63 downto 0);

	--ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a(DELAY,1521)@19
    ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => fracXRR_uid39_fpSinCosXTest_b, xout => ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracXRR_uid43_uid43_fpSinCosXTest(BITJOIN,42)@20
    oFracXRR_uid43_uid43_fpSinCosXTest_q <= VCC_q & ld_fracXRR_uid39_fpSinCosXTest_b_to_oFracXRR_uid43_uid43_fpSinCosXTest_a_q;

	--extendedFracX_uid47_fpSinCosXTest(BITJOIN,46)@20
    extendedFracX_uid47_fpSinCosXTest_q <= cstZwShiftP1_uid27_fpSinCosXTest_q & oFracXRR_uid43_uid43_fpSinCosXTest_q;

	--fxpXShiftValExt_uid45_fpSinCosXTest(SUB,44)@20
    fxpXShiftValExt_uid45_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q);
    fxpXShiftValExt_uid45_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0" & cstBiasMwShiftM2_uid26_fpSinCosXTest_q);
            fxpXShiftValExt_uid45_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(fxpXShiftValExt_uid45_fpSinCosXTest_a) - UNSIGNED(fxpXShiftValExt_uid45_fpSinCosXTest_b));
    fxpXShiftValExt_uid45_fpSinCosXTest_q <= fxpXShiftValExt_uid45_fpSinCosXTest_o(11 downto 0);


	--fxpXShiftVal_uid46_fpSinCosXTest(BITSELECT,45)@20
    fxpXShiftVal_uid46_fpSinCosXTest_in <= fxpXShiftValExt_uid45_fpSinCosXTest_q(4 downto 0);
    fxpXShiftVal_uid46_fpSinCosXTest_b <= fxpXShiftVal_uid46_fpSinCosXTest_in(4 downto 0);

	--leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest(BITSELECT,259)@20
    leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_in <= fxpXShiftVal_uid46_fpSinCosXTest_b;
    leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest(MUX,260)@20
    leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid260_fxpX_uid48_fpSinCosXTest_b;
    leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest: PROCESS (leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s, extendedFracX_uid47_fpSinCosXTest_q, leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q, leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q, leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= extendedFracX_uid47_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0Idx1_uid253_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0Idx2_uid256_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0Idx3_uid259_fxpX_uid48_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest(BITSELECT,270)@20
    leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_in <= fxpXShiftVal_uid46_fpSinCosXTest_b(2 downto 0);
    leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest(MUX,271)@20
    leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid271_fxpX_uid48_fpSinCosXTest_b;
    leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest: PROCESS (leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s, leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q, leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q, leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q, leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage0_uid261_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1Idx1_uid264_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1Idx2_uid267_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1Idx3_uid270_fxpX_uid48_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest(BITSELECT,275)@20
    leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_in <= fxpXShiftVal_uid46_fpSinCosXTest_b(0 downto 0);
    leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest(MUX,276)@20
    leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid276_fxpX_uid48_fpSinCosXTest_b;
    leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest: PROCESS (leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s, leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q, leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage1_uid272_fxpX_uid48_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q <= leftShiftStage2Idx1_uid275_fxpX_uid48_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid50_fpSinCosXTest(BITSELECT,49)@20
    y_uid50_fpSinCosXTest_in <= leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q(92 downto 0);
    y_uid50_fpSinCosXTest_b <= y_uid50_fpSinCosXTest_in(92 downto 1);

	--ld_y_uid50_fpSinCosXTest_b_to_cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_a(DELAY,2639)@20
    ld_y_uid50_fpSinCosXTest_b_to_cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_a : dspba_delay
    GENERIC MAP ( width => 92, depth => 1 )
    PORT MAP ( xin => y_uid50_fpSinCosXTest_b, xout => ld_y_uid50_fpSinCosXTest_b_to_cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_a_q, ena => en(0), clk => clk, aclr => areset );

	--cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b(BITJOIN,1013)@21
    cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_q <= leftShiftStage2Idx3Pad3_uid581_lsNormFracBRR_uid200_rrx_uid34_fpSinCosXTest_q & ld_y_uid50_fpSinCosXTest_b_to_cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_a_q;

	--cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b(BITSELECT,1016)@21
    cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_in <= cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_q;
    cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_b <= cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_in(89 downto 0);
    cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c <= cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_in(94 downto 90);

	--reg_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_1(REG,1358)@21
    reg_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_1_q <= cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--oneMinusY_uid55_fpSinCosXTest_BitExpansion_for_b(BITJOIN,1004)@20
    oneMinusY_uid55_fpSinCosXTest_BitExpansion_for_b_q <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q & y_uid50_fpSinCosXTest_b;

	--oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b(BITSELECT,1007)@20
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_in <= oneMinusY_uid55_fpSinCosXTest_BitExpansion_for_b_q;
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_b <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_in(89 downto 0);
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_in(93 downto 90);

	--reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_1(REG,1356)@20
    reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_1_q <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1(BITSELECT,1156)
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1_in <= STD_LOGIC_VECTOR((88 downto 1 => GND_q(0)) & GND_q);
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1_b <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1_in(88 downto 0);

	--oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b(BITJOIN,1157)@20
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_q <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel0_1_b & GND_q;

	--reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_0(REG,1357)@20
    reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_0_q <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_q;
            END IF;
        END IF;
    END PROCESS;


	--oneMinusY_uid55_fpSinCosXTest_p1_of_2(SUB,1008)@21
    oneMinusY_uid55_fpSinCosXTest_p1_of_2_cin <= GND_q;
    oneMinusY_uid55_fpSinCosXTest_p1_of_2_a <= STD_LOGIC_VECTOR("0" & reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_0_q) & '0';
    oneMinusY_uid55_fpSinCosXTest_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_0_to_oneMinusY_uid55_fpSinCosXTest_p1_of_2_1_q) & oneMinusY_uid55_fpSinCosXTest_p1_of_2_cin(0);
    oneMinusY_uid55_fpSinCosXTest_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            oneMinusY_uid55_fpSinCosXTest_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                oneMinusY_uid55_fpSinCosXTest_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(oneMinusY_uid55_fpSinCosXTest_p1_of_2_a) - UNSIGNED(oneMinusY_uid55_fpSinCosXTest_p1_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    oneMinusY_uid55_fpSinCosXTest_p1_of_2_c(0) <= oneMinusY_uid55_fpSinCosXTest_p1_of_2_o(91);
    oneMinusY_uid55_fpSinCosXTest_p1_of_2_q <= oneMinusY_uid55_fpSinCosXTest_p1_of_2_o(90 downto 1);


	--cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2(SUB,1017)@22
    cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_cin <= GND_q;
    cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_a <= STD_LOGIC_VECTOR("0" & oneMinusY_uid55_fpSinCosXTest_p1_of_2_q) & '0';
    cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_0_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_1_q) & cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_cin(0);
    cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_a) - UNSIGNED(cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_c(0) <= cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_o(91);


	--ld_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b(DELAY,2644)@21
    ld_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 5, depth => 2 )
    PORT MAP ( xin => cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c, xout => ld_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c_to_oneMinusY_uid55_fpSinCosXTest_p2_of_2_b(DELAY,2635)@20
    ld_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c_to_oneMinusY_uid55_fpSinCosXTest_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 4, depth => 2 )
    PORT MAP ( xin => oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c, xout => ld_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c_to_oneMinusY_uid55_fpSinCosXTest_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0(BITSELECT,1158)
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0_in <= STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0_b <= oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0_in(1 downto 0);

	--oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c(BITJOIN,1161)@22
    oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c_q <= GND_q & VCC_q & oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_tessel1_0_b;

	--oneMinusY_uid55_fpSinCosXTest_p2_of_2(SUB,1009)@22
    oneMinusY_uid55_fpSinCosXTest_p2_of_2_cin <= oneMinusY_uid55_fpSinCosXTest_p1_of_2_c;
    oneMinusY_uid55_fpSinCosXTest_p2_of_2_a <= STD_LOGIC_VECTOR("0" & oneMinusY_uid55_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c_q) & '0';
    oneMinusY_uid55_fpSinCosXTest_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_oneMinusY_uid55_fpSinCosXTest_BitSelect_for_b_c_to_oneMinusY_uid55_fpSinCosXTest_p2_of_2_b_q) & oneMinusY_uid55_fpSinCosXTest_p2_of_2_cin(0);
    oneMinusY_uid55_fpSinCosXTest_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            oneMinusY_uid55_fpSinCosXTest_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                oneMinusY_uid55_fpSinCosXTest_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(oneMinusY_uid55_fpSinCosXTest_p2_of_2_a) - UNSIGNED(oneMinusY_uid55_fpSinCosXTest_p2_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    oneMinusY_uid55_fpSinCosXTest_p2_of_2_q <= oneMinusY_uid55_fpSinCosXTest_p2_of_2_o(4 downto 1);


	--cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c(BITJOIN,1166)@23
    cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c_q <= GND_q & oneMinusY_uid55_fpSinCosXTest_p2_of_2_q;

	--cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2(SUB,1018)@23
    cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_cin <= cmpYToOneMinusY_uid57_fpSinCosXTest_p1_of_2_c;
    cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_a <= STD_LOGIC_VECTOR("0" & cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_a_BitJoin_for_c_q) & '0';
    cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_cmpYToOneMinusY_uid57_fpSinCosXTest_BitSelect_for_b_c_to_cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b_q) & cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_cin(0);
    cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_a) - UNSIGNED(cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_c(0) <= cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_o(6);


	--InvCmpYToOneMinusY_uid61_fpSinCosXTest(LOGICAL,60)@24
    InvCmpYToOneMinusY_uid61_fpSinCosXTest_a <= cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_c;
    InvCmpYToOneMinusY_uid61_fpSinCosXTest_q <= not InvCmpYToOneMinusY_uid61_fpSinCosXTest_a;

	--intXParity_uid49_fpSinCosXTest(BITSELECT,48)@20
    intXParity_uid49_fpSinCosXTest_in <= leftShiftStage2_uid277_fxpX_uid48_fpSinCosXTest_q;
    intXParity_uid49_fpSinCosXTest_b <= intXParity_uid49_fpSinCosXTest_in(93 downto 93);

	--ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b(DELAY,1635)@20
    ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => intXParity_uid49_fpSinCosXTest_b, xout => ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--reg_y_uid50_fpSinCosXTest_0_to_yIsZero_uid51_fpSinCosXTest_1(REG,1500)@20
    reg_y_uid50_fpSinCosXTest_0_to_yIsZero_uid51_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid50_fpSinCosXTest_0_to_yIsZero_uid51_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid50_fpSinCosXTest_0_to_yIsZero_uid51_fpSinCosXTest_1_q <= y_uid50_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--yIsZero_uid51_fpSinCosXTest(LOGICAL,50)@21
    yIsZero_uid51_fpSinCosXTest_a <= reg_y_uid50_fpSinCosXTest_0_to_yIsZero_uid51_fpSinCosXTest_1_q;
    yIsZero_uid51_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" & GND_q);
    yIsZero_uid51_fpSinCosXTest_q <= "1" when yIsZero_uid51_fpSinCosXTest_a = yIsZero_uid51_fpSinCosXTest_b else "0";

	--ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a(DELAY,1633)@21
    ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => yIsZero_uid51_fpSinCosXTest_q, xout => ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--InvYIsZero_uid148_fpSinCosXTest(LOGICAL,147)@23
    InvYIsZero_uid148_fpSinCosXTest_a <= ld_yIsZero_uid51_fpSinCosXTest_q_to_InvYIsZero_uid148_fpSinCosXTest_a_q;
    InvYIsZero_uid148_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            InvYIsZero_uid148_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND VCC_q = "1") THEN
            InvYIsZero_uid148_fpSinCosXTest_q <= not InvYIsZero_uid148_fpSinCosXTest_a;
        END IF;
    END PROCESS;



	--signRCond2_uid149_fpSinCosXTest(LOGICAL,148)@24
    signRCond2_uid149_fpSinCosXTest_a <= InvYIsZero_uid148_fpSinCosXTest_q;
    signRCond2_uid149_fpSinCosXTest_b <= ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q;
    signRCond2_uid149_fpSinCosXTest_c <= InvCmpYToOneMinusY_uid61_fpSinCosXTest_q;
    signRCond2_uid149_fpSinCosXTest_d <= InvCosXONe_uid146_fpSinCosXTest_q;
    signRCond2_uid149_fpSinCosXTest_q <= signRCond2_uid149_fpSinCosXTest_a and signRCond2_uid149_fpSinCosXTest_b and signRCond2_uid149_fpSinCosXTest_c and signRCond2_uid149_fpSinCosXTest_d;

	--InvIntXParity_uid152_fpSinCosXTest(LOGICAL,151)@24
    InvIntXParity_uid152_fpSinCosXTest_a <= ld_intXParity_uid49_fpSinCosXTest_b_to_signRCond2_uid149_fpSinCosXTest_b_q;
    InvIntXParity_uid152_fpSinCosXTest_q <= not InvIntXParity_uid152_fpSinCosXTest_a;

	--signRCond1_uid154_fpSinCosXTest(LOGICAL,153)@24
    signRCond1_uid154_fpSinCosXTest_a <= InvYIsZero_uid148_fpSinCosXTest_q;
    signRCond1_uid154_fpSinCosXTest_b <= InvIntXParity_uid152_fpSinCosXTest_q;
    signRCond1_uid154_fpSinCosXTest_c <= cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_c;
    signRCond1_uid154_fpSinCosXTest_d <= InvCosXONe_uid146_fpSinCosXTest_q;
    signRCond1_uid154_fpSinCosXTest_q <= signRCond1_uid154_fpSinCosXTest_a and signRCond1_uid154_fpSinCosXTest_b and signRCond1_uid154_fpSinCosXTest_c and signRCond1_uid154_fpSinCosXTest_d;

	--signRCos_uid155_fpSinCosXTest(LOGICAL,154)@24
    signRCos_uid155_fpSinCosXTest_a <= signRCond1_uid154_fpSinCosXTest_q;
    signRCos_uid155_fpSinCosXTest_b <= signRCond2_uid149_fpSinCosXTest_q;
    signRCos_uid155_fpSinCosXTest_q <= signRCos_uid155_fpSinCosXTest_a or signRCos_uid155_fpSinCosXTest_b;

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_wrreg(REG,3426)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_wrreg_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt(COUNTER,3425)
    -- every=1, low=0, high=44, step=1, init=1
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i = 43 THEN
                      ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i - 44;
                    ELSE
                        ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_i,6));


	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem(DUALMEM,3424)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ia <= signRCos_uid155_fpSinCosXTest_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_aa <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_wrreg_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ab <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_rdcnt_q;
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 45,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 45,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_ia
    );
        ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_iq(0 downto 0);

	--ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_outputreg(DELAY,3423)
    ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_replace_mem_q, xout => ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b(BITSELECT,1148)@60
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_in(139 downto 139);

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b(BITSELECT,1127)@51
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_in(139 downto 139);

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b(BITSELECT,1106)@42
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b_in <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b_in(101 downto 101);

	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor(LOGICAL,3786)
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_b <= ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena_q;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_q <= not (ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_a or ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_b);

	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena(REG,3787)
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_nor_q = "1") THEN
                ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd(LOGICAL,3788)
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_a <= ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_sticky_ena_q;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_b <= en;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_q <= ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_a and ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_b;

	--ld_oneMinusY_uid55_fpSinCosXTest_p1_of_2_q_to_oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_a(DELAY,2637)@22
    ld_oneMinusY_uid55_fpSinCosXTest_p1_of_2_q_to_oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => oneMinusY_uid55_fpSinCosXTest_p1_of_2_q, xout => ld_oneMinusY_uid55_fpSinCosXTest_p1_of_2_q_to_oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q(BITJOIN,1010)@23
    oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_q <= oneMinusY_uid55_fpSinCosXTest_p2_of_2_q & ld_oneMinusY_uid55_fpSinCosXTest_p1_of_2_q_to_oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_a_q;

	--zSinOMyBottom_uid58_fpSinCosXTest(BITSELECT,57)@23
    zSinOMyBottom_uid58_fpSinCosXTest_in <= oneMinusY_uid55_fpSinCosXTest_BitJoin_for_q_q(90 downto 0);
    zSinOMyBottom_uid58_fpSinCosXTest_b <= zSinOMyBottom_uid58_fpSinCosXTest_in(90 downto 0);

	--reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3(REG,1359)@23
    reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q <= zSinOMyBottom_uid58_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a(DELAY,1532)@20
    ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 92, depth => 2 )
    PORT MAP ( xin => ld_y_uid50_fpSinCosXTest_b_to_cmpYToOneMinusY_uid57_fpSinCosXTest_BitExpansion_for_b_a_q, xout => ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--zSinYBottom_uid59_fpSinCosXTest(BITSELECT,58)@23
    zSinYBottom_uid59_fpSinCosXTest_in <= ld_y_uid50_fpSinCosXTest_b_to_zSinYBottom_uid59_fpSinCosXTest_a_q(90 downto 0);
    zSinYBottom_uid59_fpSinCosXTest_b <= zSinYBottom_uid59_fpSinCosXTest_in(90 downto 0);

	--reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2(REG,1360)@23
    reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q <= zSinYBottom_uid59_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--zCos_uid64_fpSinCosXTest(MUX,63)@24
    zCos_uid64_fpSinCosXTest_s <= InvCmpYToOneMinusY_uid61_fpSinCosXTest_q;
    zCos_uid64_fpSinCosXTest: PROCESS (zCos_uid64_fpSinCosXTest_s, reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q, reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q)
    BEGIN
            CASE zCos_uid64_fpSinCosXTest_s IS
                  WHEN "0" => zCos_uid64_fpSinCosXTest_q <= reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q;
                  WHEN "1" => zCos_uid64_fpSinCosXTest_q <= reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q;
                  WHEN OTHERS => zCos_uid64_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--addr_uid83_fpSinCosXTest(BITSELECT,82)@24
    addr_uid83_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q;
    addr_uid83_fpSinCosXTest_b <= addr_uid83_fpSinCosXTest_in(90 downto 84);

	--memoryC5_uid452_tableGencosPiZ(LOOKUP,451)@24
    memoryC5_uid452_tableGencosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            memoryC5_uid452_tableGencosPiZ_q <= "111111111000110111";
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            CASE (addr_uid83_fpSinCosXTest_b) IS
                WHEN "0000000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111111000110111";
                WHEN "0000001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111101001111100";
                WHEN "0000010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111011100000011";
                WHEN "0000011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111111001110000011";
                WHEN "0000100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110111111010110";
                WHEN "0000101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110110001001110";
                WHEN "0000110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110100010101100";
                WHEN "0000111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110010011111010";
                WHEN "0001000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111110000110011001";
                WHEN "0001001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101110111111001";
                WHEN "0001010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101101000110011";
                WHEN "0001011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101011010111010";
                WHEN "0001100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111101001100100111";
                WHEN "0001101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100111110110001";
                WHEN "0001110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100110000011101";
                WHEN "0001111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100100010110111";
                WHEN "0010000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100010011111110";
                WHEN "0010001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111100000101011110";
                WHEN "0010010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011110111100000";
                WHEN "0010011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011101010001111";
                WHEN "0010100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011011011000010";
                WHEN "0010101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111011001101001010";
                WHEN "0010110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010111110100100";
                WHEN "0010111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010110010001110";
                WHEN "0011000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010100011010101";
                WHEN "0011001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010010101100010";
                WHEN "0011010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111010001000101101";
                WHEN "0011011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001111010000111";
                WHEN "0011100" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001101011110011";
                WHEN "0011101" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001011110001001";
                WHEN "0011110" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001010001100010";
                WHEN "0011111" =>  memoryC5_uid452_tableGencosPiZ_q <= "111001000010101110";
                WHEN "0100000" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000110110001101";
                WHEN "0100001" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000101000010010";
                WHEN "0100010" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000011010010111";
                WHEN "0100011" =>  memoryC5_uid452_tableGencosPiZ_q <= "111000001101011101";
                WHEN "0100100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111111111110000";
                WHEN "0100101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111110011010101";
                WHEN "0100110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111100101100001";
                WHEN "0100111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111011000110010";
                WHEN "0101000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110111001100000101";
                WHEN "0101001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110111110011100";
                WHEN "0101010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110110010100011";
                WHEN "0101011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110100100101111";
                WHEN "0101100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110010111110100";
                WHEN "0101101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110110001011010011";
                WHEN "0101110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101111111010100";
                WHEN "0101111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101110010100001";
                WHEN "0110000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101100110011111";
                WHEN "0110001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101011001001111";
                WHEN "0110010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101001101011000";
                WHEN "0110011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110101000000011000";
                WHEN "0110100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100110100010010";
                WHEN "0110101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100101000111101";
                WHEN "0110110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100011100100101";
                WHEN "0110111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100010000100101";
                WHEN "0111000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110100000101000111";
                WHEN "0111001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011111001010111";
                WHEN "0111010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011101101101011";
                WHEN "0111011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011100001100110";
                WHEN "0111100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011010111100000";
                WHEN "0111101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011001011001101";
                WHEN "0111110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110011000000110110";
                WHEN "0111111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010110100011010";
                WHEN "1000000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010101001110110";
                WHEN "1000001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010011111000000";
                WHEN "1000010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010010011101100";
                WHEN "1000011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110010001000100110";
                WHEN "1000100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001111110011000";
                WHEN "1000101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001110011101001";
                WHEN "1000110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001101001001101";
                WHEN "1000111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001011110111100";
                WHEN "1001000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001010101100011";
                WHEN "1001001" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001001011000110";
                WHEN "1001010" =>  memoryC5_uid452_tableGencosPiZ_q <= "110001000000101001";
                WHEN "1001011" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000110111000110";
                WHEN "1001100" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000101100001100";
                WHEN "1001101" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000100011100100";
                WHEN "1001110" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000011001101010";
                WHEN "1001111" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000001111101100";
                WHEN "1010000" =>  memoryC5_uid452_tableGencosPiZ_q <= "110000000110100011";
                WHEN "1010001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111111110011001";
                WHEN "1010010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111110101011001";
                WHEN "1010011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111101011001101";
                WHEN "1010100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111100010110111";
                WHEN "1010101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111011010001000";
                WHEN "1010110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111010001010101";
                WHEN "1010111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111001000100101";
                WHEN "1011000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101111000000101101";
                WHEN "1011001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110111000001010";
                WHEN "1011010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110110000010011";
                WHEN "1011011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110101000011100";
                WHEN "1011100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110100000111000";
                WHEN "1011101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110011000111111";
                WHEN "1011110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110010001110011";
                WHEN "1011111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110001010011101";
                WHEN "1100000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101110000001110111";
                WHEN "1100001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101111011011100";
                WHEN "1100010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101110100000110";
                WHEN "1100011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101101101011010";
                WHEN "1100100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101100110101011";
                WHEN "1100101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101100000010000";
                WHEN "1100110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101011000111001";
                WHEN "1100111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101010011100100";
                WHEN "1101000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101001101000101";
                WHEN "1101001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101000110011001";
                WHEN "1101010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101101000000000001";
                WHEN "1101011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100111010010000";
                WHEN "1101100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100110101000010";
                WHEN "1101101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100110000000001";
                WHEN "1101110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100101001100011";
                WHEN "1101111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100100101110101";
                WHEN "1110000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100100000010100";
                WHEN "1110001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100011010100111";
                WHEN "1110010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100010110011001";
                WHEN "1110011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100010001110100";
                WHEN "1110100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100001101001100";
                WHEN "1110101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100001000010001";
                WHEN "1110110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101100000011110101";
                WHEN "1110111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011111111110010";
                WHEN "1111000" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011111100100100";
                WHEN "1111001" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011111000100000";
                WHEN "1111010" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011110100011101";
                WHEN "1111011" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011110001010010";
                WHEN "1111100" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011101101100010";
                WHEN "1111101" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011101010101111";
                WHEN "1111110" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011100111011001";
                WHEN "1111111" =>  memoryC5_uid452_tableGencosPiZ_q <= "101011100100010110";
                WHEN OTHERS =>
                    memoryC5_uid452_tableGencosPiZ_q <= (others => '-');
            END CASE;
        END IF;
    END PROCESS;


	--zPcosPiZ_uid87_fpSinCosXTest(BITSELECT,86)@24
    zPcosPiZ_uid87_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q(83 downto 0);
    zPcosPiZ_uid87_fpSinCosXTest_b <= zPcosPiZ_uid87_fpSinCosXTest_in(83 downto 39);

	--yT1_uid484_polyEvalcosPiZ(BITSELECT,483)@24
    yT1_uid484_polyEvalcosPiZ_in <= zPcosPiZ_uid87_fpSinCosXTest_b;
    yT1_uid484_polyEvalcosPiZ_b <= yT1_uid484_polyEvalcosPiZ_in(44 downto 27);

	--reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid729_pT1_uid485_polyEvalcosPiZ_0(REG,1438)@24
    reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid729_pT1_uid485_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid729_pT1_uid485_polyEvalcosPiZ_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid729_pT1_uid485_polyEvalcosPiZ_0_q <= yT1_uid484_polyEvalcosPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid729_pT1_uid485_polyEvalcosPiZ(MULT,728)@25
    prodXY_uid729_pT1_uid485_polyEvalcosPiZ_a <= '0' & reg_yT1_uid484_polyEvalcosPiZ_0_to_prodXY_uid729_pT1_uid485_polyEvalcosPiZ_0_q;
    prodXY_uid729_pT1_uid485_polyEvalcosPiZ_b <= memoryC5_uid452_tableGencosPiZ_q;
    prodXY_uid729_pT1_uid485_polyEvalcosPiZ_reset <= areset;

    prodXY_uid729_pT1_uid485_polyEvalcosPiZ_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 19,
    lpm_widthb => 18,
    lpm_widthp => 37,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid729_pT1_uid485_polyEvalcosPiZ_a,
    datab => prodXY_uid729_pT1_uid485_polyEvalcosPiZ_b,
    clken => en(0),
    aclr => prodXY_uid729_pT1_uid485_polyEvalcosPiZ_reset,
    clock => clk,
    result => prodXY_uid729_pT1_uid485_polyEvalcosPiZ_s1
    );
    prodXY_uid729_pT1_uid485_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid729_pT1_uid485_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid729_pT1_uid485_polyEvalcosPiZ_q <= prodXY_uid729_pT1_uid485_polyEvalcosPiZ_s1(35 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ(BITSELECT,729)@29
    prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_in <= prodXY_uid729_pT1_uid485_polyEvalcosPiZ_q;
    prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_b <= prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_in(35 downto 17);

	--highBBits_uid487_polyEvalcosPiZ(BITSELECT,486)@29
    highBBits_uid487_polyEvalcosPiZ_in <= prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_b;
    highBBits_uid487_polyEvalcosPiZ_b <= highBBits_uid487_polyEvalcosPiZ_in(18 downto 1);

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor(LOGICAL,3671)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_mem_top(CONSTANT,3617)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_mem_top_q <= "011";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp(LOGICAL,3618)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q);
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg(REG,3619)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena(REG,3672)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd(LOGICAL,3673)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg(REG,3616)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt(COUNTER,3615)
    -- every=1, low=0, high=3, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_i,2));


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem(DUALMEM,3664)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 7,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC4_uid451_tableGencosPiZ(LOOKUP,450)@29
    memoryC4_uid451_tableGencosPiZ: PROCESS (ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid83_fpSinCosXTest_b_to_memoryC4_uid451_tableGencosPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001101100110010001";
                WHEN "0000001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001101000011100001";
                WHEN "0000010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001011010110010100";
                WHEN "0000011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011001000100001101111";
                WHEN "0000100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100011000100100111000100";
                WHEN "0000101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010111111100010101011";
                WHEN "0000110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010111001010111111101";
                WHEN "0000111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010110010000110011001";
                WHEN "0001000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010101001101001001111";
                WHEN "0001001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010100000000111001010";
                WHEN "0001010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010010101011111100011";
                WHEN "0001011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100010001001101100111101";
                WHEN "0001100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001111100110100001000";
                WHEN "0001101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001101110110011000000";
                WHEN "0001110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001011111101100000000";
                WHEN "0001111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100001001111011011111010";
                WHEN "0010000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000111110001000100001";
                WHEN "0010001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000101011101101000111";
                WHEN "0010010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000011000001001101000";
                WHEN "0010011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010100000000011011110001010";
                WHEN "0010100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011111101101110001001011";
                WHEN "0010101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011111010110111010110011";
                WHEN "0010110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011110111111000000000111";
                WHEN "0010111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011110100101111001111001";
                WHEN "0011000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011110001011110100101010";
                WHEN "0011001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011101110000100111011000";
                WHEN "0011010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011101010100010010000010";
                WHEN "0011011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011100110110111100100001";
                WHEN "0011100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011100011000100001100010";
                WHEN "0011101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011011111001000000010001";
                WHEN "0011110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011011011000010111111111";
                WHEN "0011111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011010110110110001100100";
                WHEN "0100000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011010010100000001001001";
                WHEN "0100001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011001110000010001010010";
                WHEN "0100010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011001001011011101111011";
                WHEN "0100011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010011000100101100101000000";
                WHEN "0100100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010111111110101011011010";
                WHEN "0100101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010111010110101100000000";
                WHEN "0100110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010110101101101110011111";
                WHEN "0100111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010110000011101100011001";
                WHEN "0101000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010101011000101000101000";
                WHEN "0101001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010100101100100110000001";
                WHEN "0101010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010011111111011110010101";
                WHEN "0101011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010011010001011011000010";
                WHEN "0101100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010010100010010101100000";
                WHEN "0101101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010001110010001111001110";
                WHEN "0101110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010001000001000111101100";
                WHEN "0101111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010010000001111000011101111";
                WHEN "0110000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001111011011111111010010";
                WHEN "0110001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001110100111111111100000";
                WHEN "0110010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001101110010111110010100";
                WHEN "0110011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001100111101000010110110";
                WHEN "0110100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001100000110000111110110";
                WHEN "0110101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001011001110001110001011";
                WHEN "0110110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001010010101011011000001";
                WHEN "0110111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001001011011101010111110";
                WHEN "0111000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010001000100000111110010110";
                WHEN "0111001" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000111100101010111101011";
                WHEN "0111010" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000110101000110110010111";
                WHEN "0111011" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000101101011011100001110";
                WHEN "0111100" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000100101101000011000100";
                WHEN "0111101" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000011101101110110110111";
                WHEN "0111110" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000010101101101100110110";
                WHEN "0111111" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000001101100110000001101";
                WHEN "1000000" =>  memoryC4_uid451_tableGencosPiZ_q <= "010000000101010110110111111";
                WHEN "1000001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111111101000000111100101";
                WHEN "1000010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111110100100100010101010";
                WHEN "1000011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111101100000000111001100";
                WHEN "1000100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111100011010110011100110";
                WHEN "1000101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111011010100101100010101";
                WHEN "1000110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111010001101110000000011";
                WHEN "1000111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001111001000101111110111111";
                WHEN "1001000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110111111101011000001001";
                WHEN "1001001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110110110100000001001010";
                WHEN "1001010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110101101001111000010101";
                WHEN "1001011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110100011110111010100011";
                WHEN "1001100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110011010011001111100000";
                WHEN "1001101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110010000110101101101000";
                WHEN "1001110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001110000111001011111000100";
                WHEN "1001111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101111101011100001001101";
                WHEN "1010000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101110011100110010001101";
                WHEN "1010001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101101001101010001111111";
                WHEN "1010010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101011111101000110011001";
                WHEN "1010011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101010101100010000101001";
                WHEN "1010100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101001011010101001100000";
                WHEN "1010101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001101000001000010111011111";
                WHEN "1010110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100110110101011010010000";
                WHEN "1010111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100101100001110010010111";
                WHEN "1011000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100100001101011101111001";
                WHEN "1011001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100010111000100001100110";
                WHEN "1011010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100001100010111010110000";
                WHEN "1011011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001100000001100101011110010";
                WHEN "1011100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011110110101110100010000";
                WHEN "1011101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011101011110010111000001";
                WHEN "1011110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011100000110010001011100";
                WHEN "1011111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011010101101100110110001";
                WHEN "1100000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001011001010100011010010100";
                WHEN "1100001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010111111010100100000000";
                WHEN "1100010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010110100000001100100001";
                WHEN "1100011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010101000101001111111111";
                WHEN "1100100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010011101001110001110100";
                WHEN "1100101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010010001101110000111011";
                WHEN "1100110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001010000110001010010000101";
                WHEN "1100111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001111010100001101001011";
                WHEN "1101000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001101110110101011110111";
                WHEN "1101001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001100011000101100010110";
                WHEN "1101010" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001010111010001110000000";
                WHEN "1101011" =>  memoryC4_uid451_tableGencosPiZ_q <= "001001001011011010000100110";
                WHEN "1101100" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000111111011110100110110";
                WHEN "1101101" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000110011011111100011011";
                WHEN "1101110" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000100111011101101000000";
                WHEN "1101111" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000011011010111011010111";
                WHEN "1110000" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000001111001110100101111";
                WHEN "1110001" =>  memoryC4_uid451_tableGencosPiZ_q <= "001000000011000010101011011";
                WHEN "1110010" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111110110110011001011111";
                WHEN "1110011" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111101010100000111010110";
                WHEN "1110100" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111011110001011101111011";
                WHEN "1110101" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111010001110011111001001";
                WHEN "1110110" =>  memoryC4_uid451_tableGencosPiZ_q <= "000111000101011001001110011";
                WHEN "1110111" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110111000111011110001110";
                WHEN "1111000" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110101100011011100110000";
                WHEN "1111001" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110011111111001010001010";
                WHEN "1111010" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110010011010100100110001";
                WHEN "1111011" =>  memoryC4_uid451_tableGencosPiZ_q <= "000110000110101101011010111";
                WHEN "1111100" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101111010000100010001101";
                WHEN "1111101" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101101101011000110010100";
                WHEN "1111110" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101100000101011100010000";
                WHEN "1111111" =>  memoryC4_uid451_tableGencosPiZ_q <= "000101010011111100010110100";
                WHEN OTHERS =>
                    memoryC4_uid451_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid488_polyEvalcosPiZ(ADD,487)@29
    sumAHighB_uid488_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((27 downto 27 => memoryC4_uid451_tableGencosPiZ_q(26)) & memoryC4_uid451_tableGencosPiZ_q);
    sumAHighB_uid488_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((27 downto 18 => highBBits_uid487_polyEvalcosPiZ_b(17)) & highBBits_uid487_polyEvalcosPiZ_b);
            sumAHighB_uid488_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid488_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid488_polyEvalcosPiZ_b));
    sumAHighB_uid488_polyEvalcosPiZ_q <= sumAHighB_uid488_polyEvalcosPiZ_o(27 downto 0);


	--lowRangeB_uid486_polyEvalcosPiZ(BITSELECT,485)@29
    lowRangeB_uid486_polyEvalcosPiZ_in <= prodXYTruncFR_uid730_pT1_uid485_polyEvalcosPiZ_b(0 downto 0);
    lowRangeB_uid486_polyEvalcosPiZ_b <= lowRangeB_uid486_polyEvalcosPiZ_in(0 downto 0);

	--s1_uid486_uid489_polyEvalcosPiZ(BITJOIN,488)@29
    s1_uid486_uid489_polyEvalcosPiZ_q <= sumAHighB_uid488_polyEvalcosPiZ_q & lowRangeB_uid486_polyEvalcosPiZ_b;

	--reg_s1_uid486_uid489_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_1(REG,1439)@29
    reg_s1_uid486_uid489_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid486_uid489_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_1_q <= "00000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid486_uid489_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_1_q <= s1_uid486_uid489_polyEvalcosPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor(LOGICAL,3870)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_b <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_q <= not (ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_a or ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_b);

	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena(REG,3871)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_nor_q = "1") THEN
                ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd(LOGICAL,3872)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_a <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_sticky_ena_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_b <= en;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_q <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_a and ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_b;

	--yT2_uid490_polyEvalcosPiZ(BITSELECT,489)@24
    yT2_uid490_polyEvalcosPiZ_in <= zPcosPiZ_uid87_fpSinCosXTest_b;
    yT2_uid490_polyEvalcosPiZ_b <= yT2_uid490_polyEvalcosPiZ_in(44 downto 18);

	--ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem(DUALMEM,3863)
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_reset0 <= areset;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ia <= yT2_uid490_polyEvalcosPiZ_b;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q;
    ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_iq,
        address_a => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_aa,
        data_a => ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_ia
    );
        ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_q <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_iq(26 downto 0);

	--reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0(REG,1440)@29
    reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_q <= ld_yT2_uid490_polyEvalcosPiZ_b_to_reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid732_pT2_uid491_polyEvalcosPiZ(MULT,731)@30
    prodXY_uid732_pT2_uid491_polyEvalcosPiZ_a <= '0' & reg_yT2_uid490_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_0_q;
    prodXY_uid732_pT2_uid491_polyEvalcosPiZ_b <= reg_s1_uid486_uid489_polyEvalcosPiZ_0_to_prodXY_uid732_pT2_uid491_polyEvalcosPiZ_1_q;
    prodXY_uid732_pT2_uid491_polyEvalcosPiZ_reset <= areset;

    prodXY_uid732_pT2_uid491_polyEvalcosPiZ_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 28,
    lpm_widthb => 29,
    lpm_widthp => 57,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid732_pT2_uid491_polyEvalcosPiZ_a,
    datab => prodXY_uid732_pT2_uid491_polyEvalcosPiZ_b,
    clken => en(0),
    aclr => prodXY_uid732_pT2_uid491_polyEvalcosPiZ_reset,
    clock => clk,
    result => prodXY_uid732_pT2_uid491_polyEvalcosPiZ_s1
    );
    prodXY_uid732_pT2_uid491_polyEvalcosPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid732_pT2_uid491_polyEvalcosPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid732_pT2_uid491_polyEvalcosPiZ_q <= prodXY_uid732_pT2_uid491_polyEvalcosPiZ_s1(55 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ(BITSELECT,732)@34
    prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_in <= prodXY_uid732_pT2_uid491_polyEvalcosPiZ_q;
    prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_b <= prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_in(55 downto 26);

	--highBBits_uid493_polyEvalcosPiZ(BITSELECT,492)@34
    highBBits_uid493_polyEvalcosPiZ_in <= prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_b;
    highBBits_uid493_polyEvalcosPiZ_b <= highBBits_uid493_polyEvalcosPiZ_in(29 downto 1);

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor(LOGICAL,3661)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_b);

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena(REG,3662)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd(LOGICAL,3663)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_b;

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem(DUALMEM,3654)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 7,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC3_uid450_tableGencosPiZ(LOOKUP,449)@34
    memoryC3_uid450_tableGencosPiZ: PROCESS (ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid83_fpSinCosXTest_b_to_memoryC3_uid450_tableGencosPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC3_uid450_tableGencosPiZ_q <= "111111111111111111111111110111011100";
                WHEN "0000001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000000010100011001101010000111010100";
                WHEN "0000010" =>  memoryC3_uid450_tableGencosPiZ_q <= "000000101000110011001011011100011110";
                WHEN "0000011" =>  memoryC3_uid450_tableGencosPiZ_q <= "000000111101001100011010110001101000";
                WHEN "0000100" =>  memoryC3_uid450_tableGencosPiZ_q <= "000001010001100101001111000110000011";
                WHEN "0000101" =>  memoryC3_uid450_tableGencosPiZ_q <= "000001100101111101011111100010011000";
                WHEN "0000110" =>  memoryC3_uid450_tableGencosPiZ_q <= "000001111010010101000011000000000011";
                WHEN "0000111" =>  memoryC3_uid450_tableGencosPiZ_q <= "000010001110101011110000100010001011";
                WHEN "0001000" =>  memoryC3_uid450_tableGencosPiZ_q <= "000010100011000001011111010101110011";
                WHEN "0001001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000010110111010110000110001111011111";
                WHEN "0001010" =>  memoryC3_uid450_tableGencosPiZ_q <= "000011001011101001011100010010111100";
                WHEN "0001011" =>  memoryC3_uid450_tableGencosPiZ_q <= "000011011111111011011000110000001100";
                WHEN "0001100" =>  memoryC3_uid450_tableGencosPiZ_q <= "000011110100001011110010100001111000";
                WHEN "0001101" =>  memoryC3_uid450_tableGencosPiZ_q <= "000100001000011010100000110001000100";
                WHEN "0001110" =>  memoryC3_uid450_tableGencosPiZ_q <= "000100011100100111011010011111100101";
                WHEN "0001111" =>  memoryC3_uid450_tableGencosPiZ_q <= "000100110000110010010110111011000000";
                WHEN "0010000" =>  memoryC3_uid450_tableGencosPiZ_q <= "000101000100111011001100111111100110";
                WHEN "0010001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000101011001000001110100000000001100";
                WHEN "0010010" =>  memoryC3_uid450_tableGencosPiZ_q <= "000101101101000110000011000110101110";
                WHEN "0010011" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110000001000111110001011101011110";
                WHEN "0010100" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110010101000110110110000101111011";
                WHEN "0010101" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110101001000011001000011011101111";
                WHEN "0010110" =>  memoryC3_uid450_tableGencosPiZ_q <= "000110111100111100011111100101011000";
                WHEN "0010111" =>  memoryC3_uid450_tableGencosPiZ_q <= "000111010000110010110011000000010100";
                WHEN "0011000" =>  memoryC3_uid450_tableGencosPiZ_q <= "000111100100100101111001100111010101";
                WHEN "0011001" =>  memoryC3_uid450_tableGencosPiZ_q <= "000111111000010101101010111110100001";
                WHEN "0011010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001000001100000001111110011100010010";
                WHEN "0011011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001000011111101010101011000111011001";
                WHEN "0011100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001000110011001111101000100010111101";
                WHEN "0011101" =>  memoryC3_uid450_tableGencosPiZ_q <= "001001000110110000101110001011000000";
                WHEN "0011110" =>  memoryC3_uid450_tableGencosPiZ_q <= "001001011010001101110011011101001001";
                WHEN "0011111" =>  memoryC3_uid450_tableGencosPiZ_q <= "001001101101100110101111100110100010";
                WHEN "0100000" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010000000111011011010011110100111";
                WHEN "0100001" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010010100001011101011010010010111";
                WHEN "0100010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010100111010111011001101111010011";
                WHEN "0100011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001010111010011110011101011111010001";
                WHEN "0100100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001011001101100000101110000010001100";
                WHEN "0100101" =>  memoryC3_uid450_tableGencosPiZ_q <= "001011100000011110000011001100111111";
                WHEN "0100110" =>  memoryC3_uid450_tableGencosPiZ_q <= "001011110011010110010100011101101101";
                WHEN "0100111" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100000110001001011001110001010100";
                WHEN "0101000" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100011000110111001010110101001000";
                WHEN "0101001" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100101011011111011111011000111000";
                WHEN "0101010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001100111110000010001111011111000110";
                WHEN "0101011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001101010000011111010010110001001101";
                WHEN "0101100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001101100010110110100001011000000101";
                WHEN "0101101" =>  memoryC3_uid450_tableGencosPiZ_q <= "001101110101000111110011010001000101";
                WHEN "0101110" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110000111010011000000100001000100";
                WHEN "0101111" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110011001011000000001000010100110";
                WHEN "0110000" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110101011010110101101000110110000";
                WHEN "0110001" =>  memoryC3_uid450_tableGencosPiZ_q <= "001110111101001110111100110000010100";
                WHEN "0110010" =>  memoryC3_uid450_tableGencosPiZ_q <= "001111001111000000101000011000110101";
                WHEN "0110011" =>  memoryC3_uid450_tableGencosPiZ_q <= "001111100000101011101000000100100101";
                WHEN "0110100" =>  memoryC3_uid450_tableGencosPiZ_q <= "001111110010001111110100010011010100";
                WHEN "0110101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000000011101101000101011011101100";
                WHEN "0110110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000010101000011010011101111100100";
                WHEN "0110111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000100110010010010111110100110110";
                WHEN "0111000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010000110111011010001010001100111010";
                WHEN "0111001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001001000011010100011011001000110";
                WHEN "0111010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001011001010011011100000100011111";
                WHEN "0111011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001101010000100101100111000100001";
                WHEN "0111100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010001111010101110001110110010110000";
                WHEN "0111101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010001011001111111010001111111011";
                WHEN "0111110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010011011101001101000011101101110";
                WHEN "0111111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010101011111011010010000010100110";
                WHEN "1000000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010010111100000100110000010001110100";
                WHEN "1000001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011001100000101111100000010100110";
                WHEN "1000010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011011011111110101110011100010101";
                WHEN "1000011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011101011101111000000101100011000";
                WHEN "1000100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010011111011010110101100000110100100";
                WHEN "1000101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100001010110101101001110101111111";
                WHEN "1000110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100011010001011110011010100111110";
                WHEN "1000111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100101001011001000010000000111101";
                WHEN "1001000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010100111000011101001111011100000001";
                WHEN "1001001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101000111011000010101000000100011";
                WHEN "1001010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101010110001010001100011010000111";
                WHEN "1001011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101100100110010101111011111010101";
                WHEN "1001100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010101110011010001110111110001011010";
                WHEN "1001101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110000001100111011111011010101000";
                WHEN "1001110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110001111110011100000000010101001";
                WHEN "1001111" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110011101110101110011101110011001";
                WHEN "1010000" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110101011101110010100100110010001";
                WHEN "1010001" =>  memoryC3_uid450_tableGencosPiZ_q <= "010110111001011100111100110100001111";
                WHEN "1010010" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111000111000001100110011010010000";
                WHEN "1010011" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111010100011100001011101001011010";
                WHEN "1010100" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111100001101100100111000110110110";
                WHEN "1010101" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111101110110010110011000010100010";
                WHEN "1010110" =>  memoryC3_uid450_tableGencosPiZ_q <= "010111111011101110101001111110101001";
                WHEN "1010111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000001000100000000110011111111010";
                WHEN "1011000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000010101000111000011010101111110";
                WHEN "1011001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000100001100011011011000111111010";
                WHEN "1011010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000101101110101001000101111110000";
                WHEN "1011011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011000111001111100000111000011001101";
                WHEN "1011100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001000101111000010001000011010010";
                WHEN "1011101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001010001101001100001101101111001";
                WHEN "1011110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001011101001111110100010011001001";
                WHEN "1011111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001101000101011000011111011001010";
                WHEN "1100000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001110011111011001011110100010100";
                WHEN "1100001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011001111111000000000111100111001010";
                WHEN "1100010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010001001111001110010100010001011";
                WHEN "1100011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010010100101000001000010001111000";
                WHEN "1100100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010011111001011000100010111100011";
                WHEN "1100101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010101001100010100010100110000001";
                WHEN "1100110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010110011101110011110100110111111";
                WHEN "1100111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011010111101101110110100100110000011";
                WHEN "1101000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011000111100011100000001110111110";
                WHEN "1101001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011010001001100011101101010001101";
                WHEN "1101010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011011010101001101001000011011101";
                WHEN "1101011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011100011111010111110101011101010";
                WHEN "1101100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011101101000000011010110111100001";
                WHEN "1101101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011110101111001111001111111001011";
                WHEN "1101110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011011111110100111011000010111100101";
                WHEN "1101111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100000111001000110010111110110101";
                WHEN "1110000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100001111011110000110000110111010";
                WHEN "1110001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100010111100111001110101001100011";
                WHEN "1110010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100011111100100001001100110110010";
                WHEN "1110011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100100111010100110011101110010111";
                WHEN "1110100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100101110111001001010000111111100";
                WHEN "1110101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100110110010001001001111000000111";
                WHEN "1110110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011100111101011100110000010000001010";
                WHEN "1110111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101000100011011111010100101111000";
                WHEN "1111000" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101001011001110100110010010000000";
                WHEN "1111001" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101010001110100110000101101000010";
                WHEN "1111010" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101011000001110010111100001010000";
                WHEN "1111011" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101011110011011011000011101000000";
                WHEN "1111100" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101100100011011110001001011011010";
                WHEN "1111101" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101101010001111011111101010001000";
                WHEN "1111110" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101101111110110100001101111001111";
                WHEN "1111111" =>  memoryC3_uid450_tableGencosPiZ_q <= "011101110101010000110101100001000000";
                WHEN OTHERS =>
                    memoryC3_uid450_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid494_polyEvalcosPiZ(ADD,493)@34
    sumAHighB_uid494_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((36 downto 36 => memoryC3_uid450_tableGencosPiZ_q(35)) & memoryC3_uid450_tableGencosPiZ_q);
    sumAHighB_uid494_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((36 downto 29 => highBBits_uid493_polyEvalcosPiZ_b(28)) & highBBits_uid493_polyEvalcosPiZ_b);
            sumAHighB_uid494_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid494_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid494_polyEvalcosPiZ_b));
    sumAHighB_uid494_polyEvalcosPiZ_q <= sumAHighB_uid494_polyEvalcosPiZ_o(36 downto 0);


	--lowRangeB_uid492_polyEvalcosPiZ(BITSELECT,491)@34
    lowRangeB_uid492_polyEvalcosPiZ_in <= prodXYTruncFR_uid733_pT2_uid491_polyEvalcosPiZ_b(0 downto 0);
    lowRangeB_uid492_polyEvalcosPiZ_b <= lowRangeB_uid492_polyEvalcosPiZ_in(0 downto 0);

	--s2_uid492_uid495_polyEvalcosPiZ(BITJOIN,494)@34
    s2_uid492_uid495_polyEvalcosPiZ_q <= sumAHighB_uid494_polyEvalcosPiZ_q & lowRangeB_uid492_polyEvalcosPiZ_b;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2(BITSELECT,951)@34
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_in <= STD_LOGIC_VECTOR((50 downto 38 => s2_uid492_uid495_polyEvalcosPiZ_q(37)) & s2_uid492_uid495_polyEvalcosPiZ_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_in(50 downto 34);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1(REG,1453)@34
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor(LOGICAL,3701)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_b <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_q <= not (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_a or ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_b);

	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena(REG,3702)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_nor_q = "1") THEN
                ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd(LOGICAL,3703)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_a <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_b <= en;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_a and ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_b;

	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem(DUALMEM,3694)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_reset0 <= areset;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ia <= zPcosPiZ_uid87_fpSinCosXTest_b;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_iq,
        address_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_aa,
        data_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_ia
    );
        ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_iq(44 downto 0);

	--yT3_uid496_polyEvalcosPiZ(BITSELECT,495)@34
    yT3_uid496_polyEvalcosPiZ_in <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT3_uid496_polyEvalcosPiZ_a_replace_mem_q;
    yT3_uid496_polyEvalcosPiZ_b <= yT3_uid496_polyEvalcosPiZ_in(44 downto 9);

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2(BITSELECT,948)@34
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_in <= STD_LOGIC_VECTOR("000000000000000" & yT3_uid496_polyEvalcosPiZ_b);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_in(50 downto 34);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0(REG,1450)@34
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2(MULT,960)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_a <= '0' & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 18,
    lpm_widthb => 17,
    lpm_widthp => 35,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_s1(33 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem(DUALMEM,3781)
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_reset0 <= areset;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ia <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 34,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_iq,
        address_a => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_aa,
        data_a => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_ia
    );
        ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_q <= ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_iq(33 downto 0);

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4(BITSHIFT,969)@42
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q_int <= ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_a_replace_mem_q & "00000000000000000000000000000000000000000000000000000000000000000000";
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q_int(101 downto 0);

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_b(BITJOIN,1105)@42
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_b_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_b_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_4_q;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b(BITSELECT,1109)@42
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_in <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_b_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_in(102 downto 90);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_1(REG,1465)@42
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1(BITSELECT,947)@34
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_in <= yT3_uid496_polyEvalcosPiZ_b(33 downto 0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_in(33 downto 17);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0(REG,1444)@34
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2(MULT,959)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_a <= '0' & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 18,
    lpm_widthb => 17,
    lpm_widthp => 35,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_s1(33 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1(BITSELECT,950)@34
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_in <= s2_uid492_uid495_polyEvalcosPiZ_q(33 downto 0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_in(33 downto 17);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1(REG,1445)@34
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1(MULT,957)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_a <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0(ADD,964)@39
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b1_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_b <= STD_LOGIC_VECTOR((36 downto 34 => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_q(33)) & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b2_q);
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_a) + SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_b));
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_o(35 downto 0);


	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_a(DELAY,2588)@39
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_a : dspba_delay
    GENERIC MAP ( width => 36, depth => 1 )
    PORT MAP ( xin => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q, xout => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3(BITSHIFT,968)@40
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_q_int <= ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_3_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_a_q & "000000000000000000000000000000000000000000000000000";
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_q_int(86 downto 0);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1(REG,1461)@40
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0(BITSELECT,946)@34
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_in <= yT3_uid496_polyEvalcosPiZ_b(16 downto 0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_in(16 downto 0);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0(REG,1442)@34
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2(MULT,958)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_a <= '0' & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 18,
    lpm_widthb => 17,
    lpm_widthp => 35,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_s1(33 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1(REG,1455)@39
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1(MULT,956)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_a <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0(BITSELECT,949)@34
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_in <= s2_uid492_uid495_polyEvalcosPiZ_q(16 downto 0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_in(16 downto 0);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1(REG,1441)@34
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0(MULT,954)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_a <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0(ADD,962)@39
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_a <= STD_LOGIC_VECTOR("0" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a2_b0_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_b <= STD_LOGIC_VECTOR("0" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b1_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_a) + UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_o(34 downto 0);


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0(ADD,963)@40
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_0_0_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_b <= STD_LOGIC_VECTOR((37 downto 34 => reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1_q(33)) & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_1_q);
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_a) + SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_b));
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_o(36 downto 0);


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2(BITSHIFT,967)@40
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_q_int <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_2_add_1_0_q & "0000000000000000000000000000000000";
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_q_int(70 downto 0);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0(REG,1460)@40
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1(ADD,971)@41
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_a <= STD_LOGIC_VECTOR((87 downto 71 => reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0_q(70)) & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_2_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_0_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_b <= STD_LOGIC_VECTOR((87 downto 87 => reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1_q(86)) & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_3_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_1_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_a) + SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_b));
        END IF;
    END PROCESS;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_o(87 downto 0);


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1(MULT,955)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_a <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0(MULT,953)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_a <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0(ADD,961)@39
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR("0" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a1_b0_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR("0" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b1_q);
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_a) + UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_b));
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_o(34 downto 0);


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1(BITSHIFT,966)@39
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_q_int <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_addcol_1_add_0_0_q & "00000000000000000";
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_q_int(51 downto 0);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_1(REG,1447)@39
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_1_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0(MULT,952)@35
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_a <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_b <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_b_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_reset <= areset;

    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_a,
    datab => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_b,
    clken => en(0),
    aclr => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_reset,
    clock => clk,
    result => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_s1
    );
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0(BITSHIFT,965)@39
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_q_int <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_a0_b0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_q_int(33 downto 0);

	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_0(REG,1448)@39
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0(ADD,970)@40
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_a <= STD_LOGIC_VECTOR("0000000000000000000" & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_0_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_align_1_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_1_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_a) + UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_o(52 downto 0);


	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a(DELAY,2594)@41
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q, xout => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0(ADD,972)@42
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000000000" & ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a_q);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_b <= STD_LOGIC_VECTOR((89 downto 88 => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_q(87)) & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_0_1_q);
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_a) + SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_b));
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_o(88 downto 0);


	--reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_0(REG,1462)@42
    reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_0_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a(BITSELECT,1103)@43
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_in <= reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_0_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_in(88 downto 88);

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_UpperBits_for_a(BITJOIN,1104)@43
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_UpperBits_for_a_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_SignBit_for_a_b;

	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_a(DELAY,2756)@42
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_a : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q, xout => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a(BITJOIN,1102)@43
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_UpperBits_for_a_q & ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_1_0_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_a_q;

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a(BITSELECT,1108)@43
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_in <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitExpansion_for_a_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_b <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_in(89 downto 0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_in(102 downto 90);

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2(ADD,1110)@43
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_cin <= GND_q;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_b) & '1';
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_1_q) & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_cin(0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_a) + UNSIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_c(0) <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_o(91);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_o(90 downto 1);


	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b(DELAY,2781)@42
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 13, depth => 2 )
    PORT MAP ( xin => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c, xout => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a(DELAY,2780)@43
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 13, depth => 1 )
    PORT MAP ( xin => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c, xout => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2(ADD,1111)@44
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_cin <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_c;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a <= STD_LOGIC_VECTOR((13 downto 13 => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a_q(12)) & ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a_q) & '1';
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b <= STD_LOGIC_VECTOR((13 downto 13 => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b_q(12)) & ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b_q) & prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_cin(0);
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_a) + SIGNED(prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_o(13 downto 1);


	--ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_a(DELAY,2783)@44
    ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q, xout => ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q(BITJOIN,1112)@45
    prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_q <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p2_of_2_q & ld_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_a_q;

	--prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ(BITSELECT,735)@45
    prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_in <= prodXY_uid735_pT3_uid497_polyEvalcosPiZ_result_add_2_0_BitJoin_for_q_q(73 downto 0);
    prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_b <= prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_in(73 downto 37);

	--highBBits_uid499_polyEvalcosPiZ(BITSELECT,498)@45
    highBBits_uid499_polyEvalcosPiZ_in <= prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_b;
    highBBits_uid499_polyEvalcosPiZ_b <= highBBits_uid499_polyEvalcosPiZ_in(36 downto 1);

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor(LOGICAL,3651)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_b);

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_mem_top(CONSTANT,3374)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_mem_top_q <= "010011";

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp(LOGICAL,3375)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_a <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_mem_top_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q);
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_q <= "1" when ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_a = ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_b else "0";

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg(REG,3376)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena(REG,3652)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd(LOGICAL,3653)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_b;

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg(REG,3373)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt(COUNTER,3372)
    -- every=1, low=0, high=19, step=1, init=1
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i = 18 THEN
                      ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i - 19;
                    ELSE
                        ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_i,5));


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem(DUALMEM,3644)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC2_uid449_tableGencosPiZ(LOOKUP,448)@45
    memoryC2_uid449_tableGencosPiZ: PROCESS (ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid83_fpSinCosXTest_b_to_memoryC2_uid449_tableGencosPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010100010000110001100111011011010101";
                WHEN "0000001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010100100000000100110111101100111000";
                WHEN "0000010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010101001101111110100001110000100101";
                WHEN "0000011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101010110011010011110010001011001011101";
                WHEN "0000100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011000000101100011100100111010100101";
                WHEN "0000101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011010001111001101101101000110110001";
                WHEN "0000110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011100110111011011101101010110011000";
                WHEN "0000111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101011111111110001100011011100001110000";
                WHEN "0001000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101100011100011011110100000000001110100";
                WHEN "0001001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101100111100111010000010101111000111101";
                WHEN "0001010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101101100001001100000001010101010101100";
                WHEN "0001011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101110001001010001011111110011100101011";
                WHEN "0001100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101110110101001010001100011111111111001";
                WHEN "0001101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101101111100100110101110100000101001100001";
                WHEN "0001110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110000011000010100000001100011000100110";
                WHEN "0001111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110001001111100100011110001110011100010";
                WHEN "0010000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110010001010100110110001110001111101100";
                WHEN "0010001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110011001001011010100010001101010000100";
                WHEN "0010010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110100001011111111010011110101111111100";
                WHEN "0010011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110101010010010100101001010111110100001";
                WHEN "0010100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110110011100011010000011110100101111111";
                WHEN "0010101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101110111101010001111000010100100101001100";
                WHEN "0010110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111000111011110011000011010110100010110";
                WHEN "0010111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111010010001000101100010001111110111001";
                WHEN "0011000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111011101010000101111001101110000110110";
                WHEN "0011001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111101000110110011100010100101001111100";
                WHEN "0011010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10101111110100111001101110100000001010101001";
                WHEN "0011011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000000001011010100000011100111000000010";
                WHEN "0011100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000001110011000101100101010010100010001";
                WHEN "0011101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000011011110100001101011011001001001000";
                WHEN "0011110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000101001101100111100110101001000110101";
                WHEN "0011111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110000111000000010110100110001010100101001";
                WHEN "0100000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001000110110101101110111011110011011100";
                WHEN "0100001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001010110000101100100110100000110111010";
                WHEN "0100010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001100101110010001111101100111110000111";
                WHEN "0100011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110001110101111011101000101100100001010100";
                WHEN "0100100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010000110100001101000101100010101110110";
                WHEN "0100101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010010111100100001000011001011011011110";
                WHEN "0100110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010101001000011000000010100011001000110";
                WHEN "0100111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110010111010111110001000110001010100101001";
                WHEN "0101000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110011001101010101011001111000000000110110";
                WHEN "0101001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110011100000001000101011100011111101010011";
                WHEN "0101010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110011110011010111110101100100010111000110";
                WHEN "0101011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110100000111000010101111011100010101001011";
                WHEN "0101100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110100011011001001010000100010110001100101";
                WHEN "0101101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110100101111101011010000000010100101110110";
                WHEN "0101110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110101000100101000100100111010101011010100";
                WHEN "0101111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110101011010000001000101111110000100000101";
                WHEN "0110000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110101101111110100101001110011110111010100";
                WHEN "0110001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110110000110000011000110110111011101111010";
                WHEN "0110010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110110011100101100010011011000011111111000";
                WHEN "0110011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110110110011110000000101011011000001100100";
                WHEN "0110100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110111001011001110010010110111011110010111";
                WHEN "0110101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110111100011000110110001011010110101011011";
                WHEN "0110110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10110111111011011001010110100110101101100011";
                WHEN "0110111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111000010100000101110111110001010100111111";
                WHEN "0111000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111000101101001100001010000101101011111100";
                WHEN "0111001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111001000110101100000010100011101000011100";
                WHEN "0111010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111001100000100101010101111111111001101101";
                WHEN "0111011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111001111010110111111001000100010000000100";
                WHEN "0111100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111010010101100011100000001111011101011011";
                WHEN "0111101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111010110000100111111111110101100110100011";
                WHEN "0111110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111011001100000101001011111111110110110000";
                WHEN "0111111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111011100111111010111000101100111000101010";
                WHEN "1000000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111100000100001000111001110000101001111110";
                WHEN "1000001" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111100100000101111000010110100110000111010";
                WHEN "1000010" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111100111101101101000111011000011000010101";
                WHEN "1000011" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111101011011000010111010110000011000100001";
                WHEN "1000100" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111101111000110000010000000111011100011110";
                WHEN "1000101" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111110010110110100111010011110001011110111";
                WHEN "1000110" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111110110101010000101100101011001011111101";
                WHEN "1000111" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111111010100000011011001011011000111111100";
                WHEN "1001000" =>  memoryC2_uid449_tableGencosPiZ_q <= "10111111110011001100110011010000110111111010";
                WHEN "1001001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000000010010101100101100100101101001001110";
                WHEN "1001010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000000110010100010110111101001000000010010";
                WHEN "1001011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000001010010101111000110100000111111001001";
                WHEN "1001100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000001110011010001001011001010010101000111";
                WHEN "1001101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000010010100001000110111011000010110010110";
                WHEN "1001110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000010110101010101111100110101010011100110";
                WHEN "1001111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000011010110111000001101000010010011010101";
                WHEN "1010000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000011111000101111011001010111011110000000";
                WHEN "1010001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000100011010111011010011000100000101011110";
                WHEN "1010010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000100111101011011101011001110101110011010";
                WHEN "1010011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000101100000010000010010110101010001111000";
                WHEN "1010100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000110000011011000111010101101000100000100";
                WHEN "1010101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000110100110110101010011100011000011110110";
                WHEN "1010110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000111001010100101001101111011111001110111";
                WHEN "1010111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11000111101110101000011010010100000011010101";
                WHEN "1011000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001000010010111110101000111111110111010011";
                WHEN "1011001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001000110111100111101010001011110010101001";
                WHEN "1011010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001001011100100011001101111100011001101110";
                WHEN "1011011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001010000001110001000100001110100100101101";
                WHEN "1011100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001010100111010000111100110111100011110010";
                WHEN "1011101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001011001101000010100111100101001010100110";
                WHEN "1011110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001011110011000101110011111101110010011010";
                WHEN "1011111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001100011001011010010001100000101000011110";
                WHEN "1100000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001100111111111111101111100101110010001011";
                WHEN "1100001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001101100110110101111101011110010001001110";
                WHEN "1100010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001110001101111100101010010100010110001101";
                WHEN "1100011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001110110101010011100101001011011100110101";
                WHEN "1100100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11001111011100111010011101000000011101011000";
                WHEN "1100101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010000000100110001000000101001101101010111";
                WHEN "1100110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010000101100110110111110110111001110110110";
                WHEN "1100111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010001010101001100000110010010101101111101";
                WHEN "1101000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010001111101110000000101011111111000100011";
                WHEN "1101001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010010100110100010101010111100011000101110";
                WHEN "1101010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010011001111100011100101000000000010110010";
                WHEN "1101011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010011111000110010100001111100111101000110";
                WHEN "1101100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010100100010001111001111111111101000110111";
                WHEN "1101101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010101001011111001011101001111001010101101";
                WHEN "1101110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010101110101110000110111101101010100101111";
                WHEN "1101111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010110011111110101001101010110100100110011";
                WHEN "1110000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010111001010000110001100000010100000010000";
                WHEN "1110001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11010111110100100011100001100011101001111101";
                WHEN "1110010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011000011111001100111011100111110010001111";
                WHEN "1110011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011001001010000010000111111000000100110001";
                WHEN "1110100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011001110101000010110011111001000111100001";
                WHEN "1110101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011010100000001110101101001011001010101001";
                WHEN "1110110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011011001011100101100001001010001101000001";
                WHEN "1110111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011011110111000110111101001110000110100101";
                WHEN "1111000" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011100100010110010101110101010110010011100";
                WHEN "1111001" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011101001110101000100010110000010111001110";
                WHEN "1111010" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011101111010101000000110101011001100101110";
                WHEN "1111011" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011110100110110001000111100100000111110101";
                WHEN "1111100" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011111010011000011010010100000100100011000";
                WHEN "1111101" =>  memoryC2_uid449_tableGencosPiZ_q <= "11011111111111011110010100100010101010000111";
                WHEN "1111110" =>  memoryC2_uid449_tableGencosPiZ_q <= "11100000101100000001111010101001011010100111";
                WHEN "1111111" =>  memoryC2_uid449_tableGencosPiZ_q <= "11100001011000101101110001110000110101101010";
                WHEN OTHERS =>
                    memoryC2_uid449_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid500_polyEvalcosPiZ(ADD,499)@45
    sumAHighB_uid500_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((44 downto 44 => memoryC2_uid449_tableGencosPiZ_q(43)) & memoryC2_uid449_tableGencosPiZ_q);
    sumAHighB_uid500_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((44 downto 36 => highBBits_uid499_polyEvalcosPiZ_b(35)) & highBBits_uid499_polyEvalcosPiZ_b);
            sumAHighB_uid500_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid500_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid500_polyEvalcosPiZ_b));
    sumAHighB_uid500_polyEvalcosPiZ_q <= sumAHighB_uid500_polyEvalcosPiZ_o(44 downto 0);


	--lowRangeB_uid498_polyEvalcosPiZ(BITSELECT,497)@45
    lowRangeB_uid498_polyEvalcosPiZ_in <= prodXYTruncFR_uid736_pT3_uid497_polyEvalcosPiZ_b(0 downto 0);
    lowRangeB_uid498_polyEvalcosPiZ_b <= lowRangeB_uid498_polyEvalcosPiZ_in(0 downto 0);

	--s3_uid498_uid501_polyEvalcosPiZ(BITJOIN,500)@45
    s3_uid498_uid501_polyEvalcosPiZ_q <= sumAHighB_uid500_polyEvalcosPiZ_q & lowRangeB_uid498_polyEvalcosPiZ_b;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1(BITSELECT,977)@45
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_in <= STD_LOGIC_VECTOR((69 downto 46 => s3_uid498_uid501_polyEvalcosPiZ_q(45)) & s3_uid498_uid501_polyEvalcosPiZ_q);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_in(69 downto 35);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1(REG,1470)@45
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor(LOGICAL,3711)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_b <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_q <= not (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_a or ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_b);

	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena(REG,3712)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_nor_q = "1") THEN
                ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd(LOGICAL,3713)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_a <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_sticky_ena_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_b <= en;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_a and ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_b;

	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem(DUALMEM,3704)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_reset0 <= areset;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ia <= zPcosPiZ_uid87_fpSinCosXTest_b;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_iq,
        address_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_aa,
        data_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_ia
    );
        ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_iq(44 downto 0);

	--yT4_uid502_polyEvalcosPiZ(BITSELECT,501)@45
    yT4_uid502_polyEvalcosPiZ_in <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_yT4_uid502_polyEvalcosPiZ_a_replace_mem_q;
    yT4_uid502_polyEvalcosPiZ_b <= yT4_uid502_polyEvalcosPiZ_in(44 downto 1);

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1(BITSELECT,975)@45
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_in <= STD_LOGIC_VECTOR("00000000000000000000000000" & yT4_uid502_polyEvalcosPiZ_b);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_in(69 downto 35);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0(REG,1469)@45
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1(MULT,981)@46
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_a <= '0' & reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_b <= reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_reset <= areset;

    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_a,
    datab => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_b,
    clken => en(0),
    aclr => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_reset,
    clock => clk,
    result => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_s1
    );
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_a(DELAY,2612)@50
    ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_a : dspba_delay
    GENERIC MAP ( width => 70, depth => 1 )
    PORT MAP ( xin => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q, xout => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2(BITSHIFT,985)@51
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q_int <= ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_a_q & "0000000000000000000000000000000000000000000000000000000000000000000000";
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q_int(139 downto 0);

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b(BITJOIN,1126)@51
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_2_q;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b(BITSELECT,1130)@51
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in(140 downto 90);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_1(REG,1476)@51
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b(BITSELECT,1116)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_in(106 downto 106);

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0(BITSELECT,974)@45
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_in <= yT4_uid502_polyEvalcosPiZ_b(34 downto 0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_in(34 downto 0);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0(REG,1467)@45
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1(MULT,980)@46
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_a <= '0' & reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_b <= reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_reset <= areset;

    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_a,
    datab => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_b,
    clken => en(0),
    aclr => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_reset,
    clock => clk,
    result => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_s1
    );
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0(BITSELECT,976)@45
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_in <= s3_uid498_uid501_polyEvalcosPiZ_q(34 downto 0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_in(34 downto 0);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1(REG,1466)@45
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0(MULT,979)@46
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_a <= reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_1_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_b <= reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_reset <= areset;

    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_a,
    datab => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_b,
    clken => en(0),
    aclr => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_reset,
    clock => clk,
    result => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_s1
    );
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0(ADD,982)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a1_b0_q);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((72 downto 70 => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_q(69)) & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b1_q);
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_a) + SIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_b));
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_o(71 downto 0);


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1(BITSHIFT,984)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q_int <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_addcol_1_add_0_0_q & "00000000000000000000000000000000000";
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q_int(106 downto 0);

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b(BITJOIN,1115)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_1_q;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b(BITSELECT,1119)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in(107 downto 90);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_1(REG,1472)@50
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a(CONSTANT,1061)
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a_q <= "00000000000000000000000000000000000000";

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0(MULT,978)@46
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_a <= reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_b <= reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_b_0_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_reset <= areset;

    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_a,
    datab => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_b,
    clken => en(0),
    aclr => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_reset,
    clock => clk,
    result => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_s1
    );
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0(BITSHIFT,983)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0_q_int <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_a0_b0_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0_q_int(69 downto 0);

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a(BITJOIN,1113)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a_q & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_align_0_q;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a(BITSELECT,1118)@50
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in(89 downto 0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in(107 downto 90);

	--reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_0(REG,1473)@50
    reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2(ADD,1120)@51
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_cin <= GND_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q) & '1';
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q) & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_cin(0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_a) + UNSIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_c(0) <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_o(91);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_o(90 downto 1);


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2(ADD,1131)@52
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_cin <= GND_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_q) & '1';
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q) & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_cin(0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_a) + UNSIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_c(0) <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_o(91);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_o(90 downto 1);


	--ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b(DELAY,2803)@51
    ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 51, depth => 2 )
    PORT MAP ( xin => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c, xout => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1(BITSELECT,1244)@53
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_q;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in(17 downto 17);

	--ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b(DELAY,2794)@50
    ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c, xout => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a(DELAY,2793)@50
    ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c, xout => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2(ADD,1121)@52
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_cin <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p1_of_2_c;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a <= STD_LOGIC_VECTOR('0' & ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a_q) & '1';
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b <= STD_LOGIC_VECTOR((18 downto 18 => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q(17)) & ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q) & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_cin(0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_a) + SIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_o(18 downto 1);


	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,1277)@53
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_0_0_p2_of_2_q;

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2(ADD,1132)@53
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_cin <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_c;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_a <= STD_LOGIC_VECTOR((51 downto 51 => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q(50)) & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q) & '1';
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b <= STD_LOGIC_VECTOR((51 downto 51 => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q(50)) & ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q) & prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_cin(0);
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_a) + SIGNED(prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_o(51 downto 1);


	--ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a(DELAY,2805)@53
    ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q, xout => ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q(BITJOIN,1133)@54
    prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_q <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p2_of_2_q & ld_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a_q;

	--prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ(BITSELECT,738)@54
    prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_in <= prodXY_uid738_pT4_uid503_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_q(89 downto 0);
    prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_b <= prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_in(89 downto 44);

	--highBBits_uid505_polyEvalcosPiZ(BITSELECT,504)@54
    highBBits_uid505_polyEvalcosPiZ_in <= prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_b;
    highBBits_uid505_polyEvalcosPiZ_b <= highBBits_uid505_polyEvalcosPiZ_in(45 downto 1);

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor(LOGICAL,3641)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_mem_top(CONSTANT,3587)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_mem_top_q <= "011100";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp(LOGICAL,3588)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q);
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg(REG,3589)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena(REG,3642)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd(LOGICAL,3643)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg(REG,3586)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt(COUNTER,3585)
    -- every=1, low=0, high=28, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i = 27 THEN
                      ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_eq = '1') THEN
                        ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i - 28;
                    ELSE
                        ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_i,5));


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem(DUALMEM,3634)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 29,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 29,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC1_uid448_tableGencosPiZ(LOOKUP,447)@54
    memoryC1_uid448_tableGencosPiZ: PROCESS (ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid83_fpSinCosXTest_b_to_memoryC1_uid448_tableGencosPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111111111111111111111111111111111111111111111001";
                WHEN "0000001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111101011010101000101011110000000100011110110011";
                WHEN "0000010" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111010110101010010010100101101000101100011001111";
                WHEN "0000011" =>  memoryC1_uid448_tableGencosPiZ_q <= "111111000001111111101111000000011100100110100100001";
                WHEN "0000100" =>  memoryC1_uid448_tableGencosPiZ_q <= "111110101101010101100010010111111001101111110110100";
                WHEN "0000101" =>  memoryC1_uid448_tableGencosPiZ_q <= "111110011000101011110100010101010011011110101111011";
                WHEN "0000110" =>  memoryC1_uid448_tableGencosPiZ_q <= "111110000100000010101100100001101111101010111101110";
                WHEN "0000111" =>  memoryC1_uid448_tableGencosPiZ_q <= "111101101111011010010010100110000011010110001100001";
                WHEN "0001000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111101011010110010101110001010101111010100101010001";
                WHEN "0001001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111101000110001100000110110111111100110101110011010";
                WHEN "0001010" =>  memoryC1_uid448_tableGencosPiZ_q <= "111100110001100110100100010101011010001101011011001";
                WHEN "0001011" =>  memoryC1_uid448_tableGencosPiZ_q <= "111100011101000010001110001010010111011100111001110";
                WHEN "0001100" =>  memoryC1_uid448_tableGencosPiZ_q <= "111100001000011111001011111101100010111100011000101";
                WHEN "0001101" =>  memoryC1_uid448_tableGencosPiZ_q <= "111011110011111101100101010101000110000100101001011";
                WHEN "0001110" =>  memoryC1_uid448_tableGencosPiZ_q <= "111011011111011101100001110110100001111000111011110";
                WHEN "0001111" =>  memoryC1_uid448_tableGencosPiZ_q <= "111011001010111111001001000110101011110001010001110";
                WHEN "0010000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111010110110100010100010101001101010000100111011100";
                WHEN "0010001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111010100010000111110110000010110000110101011110101";
                WHEN "0010010" =>  memoryC1_uid448_tableGencosPiZ_q <= "111010001101101111001010110100011110011001111111000";
                WHEN "0010011" =>  memoryC1_uid448_tableGencosPiZ_q <= "111001111001011000101000100000011000001010101110100";
                WHEN "0010100" =>  memoryC1_uid448_tableGencosPiZ_q <= "111001100101000100010110100111000111001101010100010";
                WHEN "0010101" =>  memoryC1_uid448_tableGencosPiZ_q <= "111001010000110010011100101000010101000001011000011";
                WHEN "0010110" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000111100100011000010000010101000001101011101100";
                WHEN "0010111" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000101000010110001110010011100001001100101101111";
                WHEN "0011000" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000010100001100001000110111010110111100110010111";
                WHEN "0011001" =>  memoryC1_uid448_tableGencosPiZ_q <= "111000000000000100111001001001010011101100110000110";
                WHEN "0011010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110111101100000000100110100011010001101100000110111";
                WHEN "0011011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110111010111111111011000011101110111111010011111110";
                WHEN "0011100" =>  memoryC1_uid448_tableGencosPiZ_q <= "110111000100000001010110010000010110111000011011111";
                WHEN "0011101" =>  memoryC1_uid448_tableGencosPiZ_q <= "110110110000000110100111010000100101011000001011000";
                WHEN "0011110" =>  memoryC1_uid448_tableGencosPiZ_q <= "110110011100001111010010110010111101001111011111010";
                WHEN "0011111" =>  memoryC1_uid448_tableGencosPiZ_q <= "110110001000011011100000001010011000001010000100100";
                WHEN "0100000" =>  memoryC1_uid448_tableGencosPiZ_q <= "110101110100101011010110101000001100011100111100000";
                WHEN "0100001" =>  memoryC1_uid448_tableGencosPiZ_q <= "110101100000111110111101011100001001111001111101011";
                WHEN "0100010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110101001101010110011011110100010110100100111010000";
                WHEN "0100011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110100111001110001111000111101001011101000101101110";
                WHEN "0100100" =>  memoryC1_uid448_tableGencosPiZ_q <= "110100100110010001011100000001010010001101110001111";
                WHEN "0100101" =>  memoryC1_uid448_tableGencosPiZ_q <= "110100010010110101001100001001100000010001001100100";
                WHEN "0100110" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011111111011101010000011100110101011100100011010";
                WHEN "0100111" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011101100001001110000000000010111111111000011111";
                WHEN "0101000" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011011000111010110001110111010001100111001000000";
                WHEN "0101001" =>  memoryC1_uid448_tableGencosPiZ_q <= "110011000101110000011101000010101100011101000111110";
                WHEN "0101010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110010110010101010111000100001101111111111001000110";
                WHEN "0101011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110010011111101010001011010001011101111101011101011";
                WHEN "0101100" =>  memoryC1_uid448_tableGencosPiZ_q <= "110010001100101110011100001100101111011000011011010";
                WHEN "0101101" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001111001110111110010001100010001011110111100001";
                WHEN "0101110" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001100111000110010100000110100010101110010001000";
                WHEN "0101111" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001010100011010001000101111101111110010101100110";
                WHEN "0110000" =>  memoryC1_uid448_tableGencosPiZ_q <= "110001000001110011010110111001110000101001101000111";
                WHEN "0110001" =>  memoryC1_uid448_tableGencosPiZ_q <= "110000101111010010000101010100000101100100011001001";
                WHEN "0110010" =>  memoryC1_uid448_tableGencosPiZ_q <= "110000011100110110011010101011110100001100011100001";
                WHEN "0110011" =>  memoryC1_uid448_tableGencosPiZ_q <= "110000001010100000011101101011100100101000100010110";
                WHEN "0110100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111111000010000010100111011011110100011011010101";
                WHEN "0110101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111100110000110000111000001000110010011001101010";
                WHEN "0110110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111010100000001111010011111011010000010011001110";
                WHEN "0110111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101111000010000011110101110110101110111010000011101";
                WHEN "0111000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101110110000001011111111100100101110001101000011100";
                WHEN "0111001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101110011110011010011110000100010010100100110100010";
                WHEN "0111010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101110001100101111010111101101100101001111010011100";
                WHEN "0111011" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101111011001010110010110101111011001110010001000";
                WHEN "0111100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101101001101100110101101111110010100111111111010";
                WHEN "0111101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101011000010101100110101010101111111001000011000";
                WHEN "0111110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101101000111000101001011110011011011001000000110011";
                WHEN "0111111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100110101111011101011010011011101011010010001010";
                WHEN "1000000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100100100111001001011010001011110001001110001010";
                WHEN "1000001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100010011111101110001110001000000011101001111000";
                WHEN "1000010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101100000011001001100100110010100000100001000101100";
                WHEN "1000011" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011110010011100101010010011010001000010000101010";
                WHEN "1000100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011100001110111001000001101011000101001011110110";
                WHEN "1000101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011010001011001000100010111101111011010100110000";
                WHEN "1000110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101011000001000010100100100101111100010010000110100";
                WHEN "1000111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010110000110011101110101000010010100110110001101";
                WHEN "1001000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010100000101100101000001011101111101011110001011";
                WHEN "1001001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010010000101101010110111001111000010100100010010";
                WHEN "1001010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101010000000110110000000011000110110011010011011101";
                WHEN "1001011" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001110001000110101010001011010110100011111100111";
                WHEN "1001100" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001100001011111011001110000100101101101010010011";
                WHEN "1001101" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001010010000000010100100100001110110011001100110";
                WHEN "1001110" =>  memoryC1_uid448_tableGencosPiZ_q <= "101001000010101001011111111110011000011110110011010";
                WHEN "1001111" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000110011011011000001010011100010110011101110111";
                WHEN "1010000" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000100100010100111101110100100100111111101001010";
                WHEN "1010001" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000010101010111011010101110101011001011100000110";
                WHEN "1010010" =>  memoryC1_uid448_tableGencosPiZ_q <= "101000000110100010011101001011010100001110101001110";
                WHEN "1010011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111110111110110001010010000001111100011101101010";
                WHEN "1010100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111101001010010100110111111011010111111010000101";
                WHEN "1010101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111011010110111111000010111000000101000000101110";
                WHEN "1010110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100111001100100110000011010001010100110001100101100";
                WHEN "1010111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110111110011101001100100100110011110111101110111";
                WHEN "1011000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110110000011101011001000100000000011101000100111";
                WHEN "1011001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110100010100110101101011101100001001010011000101";
                WHEN "1011010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110010100111001001110011011111110110000011010110";
                WHEN "1011011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100110000111010101000000100110000010001011010110101";
                WHEN "1011100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101111001111010001000011110010010101000010011000";
                WHEN "1011101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101101100101000101010100011010011101100100001100";
                WHEN "1011110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101011111100000101011001111100011011110111001101";
                WHEN "1011111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101010010100010001110111001011000110010111011101";
                WHEN "1100000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100101000101101101011001110011000001010110000001101";
                WHEN "1100001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100111001000010010000001010011111111110101100110";
                WHEN "1100010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100101100100000110110001001101010111101011110100";
                WHEN "1100011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100100000001001001111110110001010010000010000001";
                WHEN "1100100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100010011111011100001010001010101110111001011111";
                WHEN "1100101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100100000111110111101110011000010100001100000001110";
                WHEN "1100110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011111011111101111011000011111000011011000101101";
                WHEN "1100111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011110000001110001011001000100000111110101101010";
                WHEN "1101000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011100100101000100010010110010101111100001000101";
                WHEN "1101001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011011001001101000100011001000111100011001010110";
                WHEN "1101010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011001101111011110100111000001100101111011010000";
                WHEN "1101011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100011000010110100110111010110100001101011101111001";
                WHEN "1101100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010110111111000001111010010100110010111111000101";
                WHEN "1101101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010101101000110000000000110011101010000000101001";
                WHEN "1101110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010100010011110001101000111101001110110110010110";
                WHEN "1101111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010011000000000111001100111001111100000111000010";
                WHEN "1110000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010001101101110001000110001110000000011001010111";
                WHEN "1110001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100010000011100101111101101111001010100011000100010";
                WHEN "1110010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001111001101000011011100010111010001000101100100";
                WHEN "1110011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001101111110101100101001011110100110011010001000";
                WHEN "1110100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001100110001101011101100100001010001111111100110";
                WHEN "1110101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001011100110000000111100001100010110010100000101";
                WHEN "1110110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001010011011101100101110100111110010000011010011";
                WHEN "1110111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001001010010101111011001010110010111101111110011";
                WHEN "1111000" =>  memoryC1_uid448_tableGencosPiZ_q <= "100001000001011001001010001010101100101101101100111";
                WHEN "1111001" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000111000100111010101010111101011110001111001011";
                WHEN "1111010" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000110000000000011111010000000100000000100000111";
                WHEN "1111011" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000100111100100101010001101011011111001000101100";
                WHEN "1111100" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000011111010011111000100100101011101100111100100";
                WHEN "1111101" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000010111001110001100100101111100101001101111100";
                WHEN "1111110" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000001111010011101000011100101000000110000010000";
                WHEN "1111111" =>  memoryC1_uid448_tableGencosPiZ_q <= "100000000111100100001110001111010110110000010001110";
                WHEN OTHERS =>
                    memoryC1_uid448_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid506_polyEvalcosPiZ(ADD,505)@54
    sumAHighB_uid506_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((51 downto 51 => memoryC1_uid448_tableGencosPiZ_q(50)) & memoryC1_uid448_tableGencosPiZ_q);
    sumAHighB_uid506_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((51 downto 45 => highBBits_uid505_polyEvalcosPiZ_b(44)) & highBBits_uid505_polyEvalcosPiZ_b);
            sumAHighB_uid506_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid506_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid506_polyEvalcosPiZ_b));
    sumAHighB_uid506_polyEvalcosPiZ_q <= sumAHighB_uid506_polyEvalcosPiZ_o(51 downto 0);


	--lowRangeB_uid504_polyEvalcosPiZ(BITSELECT,503)@54
    lowRangeB_uid504_polyEvalcosPiZ_in <= prodXYTruncFR_uid739_pT4_uid503_polyEvalcosPiZ_b(0 downto 0);
    lowRangeB_uid504_polyEvalcosPiZ_b <= lowRangeB_uid504_polyEvalcosPiZ_in(0 downto 0);

	--s4_uid504_uid507_polyEvalcosPiZ(BITJOIN,506)@54
    s4_uid504_uid507_polyEvalcosPiZ_q <= sumAHighB_uid506_polyEvalcosPiZ_q & lowRangeB_uid504_polyEvalcosPiZ_b;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1(BITSELECT,991)@54
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_in <= STD_LOGIC_VECTOR((69 downto 53 => s4_uid504_uid507_polyEvalcosPiZ_q(52)) & s4_uid504_uid507_polyEvalcosPiZ_q);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_in(69 downto 35);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1(REG,1481)@54
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor(LOGICAL,3778)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_b <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_q <= not (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_a or ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena(REG,3779)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_nor_q = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd(LOGICAL,3780)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_b <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_a and ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_b;

	--ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem(DUALMEM,3789)
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_reset0 <= areset;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ia <= zPcosPiZ_uid87_fpSinCosXTest_b;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q;
    ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 29,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 29,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_iq,
        address_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_aa,
        data_a => ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_ia
    );
        ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_q <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_iq(44 downto 0);

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1(BITSELECT,989)@54
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_in <= STD_LOGIC_VECTOR("0000000000000000000000000" & ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_q);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_in(69 downto 35);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0(REG,1480)@54
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1(MULT,995)@55
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_a <= '0' & reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_b <= reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_reset <= areset;

    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_a,
    datab => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_b,
    clken => en(0),
    aclr => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_reset,
    clock => clk,
    result => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_s1
    );
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_a(DELAY,2629)@59
    ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_a : dspba_delay
    GENERIC MAP ( width => 70, depth => 1 )
    PORT MAP ( xin => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q, xout => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2(BITSHIFT,999)@60
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q_int <= ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b1_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_a_q & "0000000000000000000000000000000000000000000000000000000000000000000000";
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q_int(139 downto 0);

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b(BITJOIN,1147)@60
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_SignBit_for_b_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_2_q;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b(BITSELECT,1151)@60
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitExpansion_for_b_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_in(140 downto 90);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_1(REG,1487)@60
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b(BITSELECT,1137)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_in(106 downto 106);

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0(BITSELECT,988)@54
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_in <= ld_zPcosPiZ_uid87_fpSinCosXTest_b_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_a_replace_mem_q(34 downto 0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_in(34 downto 0);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0(REG,1478)@54
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1(MULT,994)@55
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_a <= '0' & reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_b <= reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_1_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_reset <= areset;

    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_a,
    datab => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_b,
    clken => en(0),
    aclr => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_reset,
    clock => clk,
    result => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_s1
    );
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0(BITSELECT,990)@54
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_in <= s4_uid504_uid507_polyEvalcosPiZ_q(34 downto 0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_in(34 downto 0);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1(REG,1477)@54
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0(MULT,993)@55
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_a <= reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_1_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_0_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_b <= reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_reset <= areset;

    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_a,
    datab => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_b,
    clken => en(0),
    aclr => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_reset,
    clock => clk,
    result => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_s1
    );
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0(ADD,996)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a1_b0_q);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((72 downto 70 => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_q(69)) & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b1_q);
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_a) + SIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_b));
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_o(71 downto 0);


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1(BITSHIFT,998)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q_int <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_addcol_1_add_0_0_q & "00000000000000000000000000000000000";
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q_int(106 downto 0);

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b(BITJOIN,1136)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_SignBit_for_b_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_1_q;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b(BITSELECT,1140)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_b_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_in(107 downto 90);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_1(REG,1483)@59
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0(MULT,992)@55
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_a <= reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_0_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_b <= reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_b_0_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_1_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_reset <= areset;

    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_a,
    datab => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_b,
    clken => en(0),
    aclr => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_reset,
    clock => clk,
    result => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_s1
    );
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0(BITSHIFT,997)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0_q_int <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_a0_b0_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0_q_int(69 downto 0);

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a(BITJOIN,1134)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a_q & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_align_0_q;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a(BITSELECT,1139)@59
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitExpansion_for_a_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in(89 downto 0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_in(107 downto 90);

	--reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_0(REG,1484)@59
    reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2(ADD,1141)@60
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_cin <= GND_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_0_q) & '1';
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_1_q) & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_cin(0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_a) + UNSIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_c(0) <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_o(91);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_o(90 downto 1);


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2(ADD,1152)@61
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_cin <= GND_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_q) & '1';
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_1_q) & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_cin(0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_a) + UNSIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_c(0) <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_o(91);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_o(90 downto 1);


	--ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b(DELAY,2825)@60
    ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 51, depth => 2 )
    PORT MAP ( xin => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c, xout => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1(BITSELECT,1281)@62
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_q;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in(17 downto 17);

	--ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b(DELAY,2816)@59
    ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c, xout => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a(DELAY,2815)@59
    ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c, xout => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2(ADD,1142)@61
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_cin <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p1_of_2_c;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a <= STD_LOGIC_VECTOR('0' & ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a_q) & '1';
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b <= STD_LOGIC_VECTOR((18 downto 18 => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q(17)) & ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b_q) & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_cin(0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_a) + SIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_o(18 downto 1);


	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,1314)@62
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_0_0_p2_of_2_q;

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2(ADD,1153)@62
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_cin <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_c;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_a <= STD_LOGIC_VECTOR((51 downto 51 => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q(50)) & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q) & '1';
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b <= STD_LOGIC_VECTOR((51 downto 51 => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q(50)) & ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b_q) & prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_cin(0);
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_a) + SIGNED(prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_o(51 downto 1);


	--ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a(DELAY,2827)@62
    ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q, xout => ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q(BITJOIN,1154)@63
    prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_q <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p2_of_2_q & ld_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_a_q;

	--prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ(BITSELECT,741)@63
    prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_in <= prodXY_uid741_pT5_uid509_polyEvalcosPiZ_result_add_1_0_BitJoin_for_q_q(97 downto 0);
    prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_b <= prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_in(97 downto 44);

	--highBBits_uid511_polyEvalcosPiZ(BITSELECT,510)@63
    highBBits_uid511_polyEvalcosPiZ_in <= prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_b;
    highBBits_uid511_polyEvalcosPiZ_b <= highBBits_uid511_polyEvalcosPiZ_in(53 downto 2);

	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor(LOGICAL,3631)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_b <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_q <= not (ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_a or ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_mem_top(CONSTANT,3577)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_mem_top_q <= "0100101";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp(LOGICAL,3578)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_mem_top_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_q);
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_q <= "1" when ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_a = ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_b else "0";

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg(REG,3579)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena(REG,3632)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_nor_q = "1") THEN
                ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd(LOGICAL,3633)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_a <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_sticky_ena_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_b <= en;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_a and ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg(REG,3576)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt(COUNTER,3575)
    -- every=1, low=0, high=37, step=1, init=1
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i = 36 THEN
                      ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_eq = '1') THEN
                        ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i - 37;
                    ELSE
                        ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_i,6));


	--ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem(DUALMEM,3624)
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ia <= addr_uid83_fpSinCosXTest_b;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 38,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 38,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_ia
    );
        ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_q <= ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC0_uid447_tableGencosPiZ(LOOKUP,446)@63
    memoryC0_uid447_tableGencosPiZ: PROCESS (ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid83_fpSinCosXTest_b_to_memoryC0_uid447_tableGencosPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100001111110110101010001000100001011010001100001101";
                WHEN "0000001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100001110100011111110011011110110001111000010010001";
                WHEN "0000010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100001010101011111011110100011011001100111111000011";
                WHEN "0000011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100100000100001110100011101110000011100100110011011101";
                WHEN "0000100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011111011001011111000100001101110110000001010000001";
                WHEN "0000101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011101111100011111101100101100111001110001100110101";
                WHEN "0000110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011100001010110110111001101000001000101001110100110";
                WHEN "0000111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100011010000100100101010101000011000001001010111010111";
                WHEN "0001000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100010111101001101011110000101001101101000010110000000";
                WHEN "0001001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100010100111010001011000101110000101011010010111100110";
                WHEN "0001010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100010001110110000100010101010100010111000000101110000";
                WHEN "0001011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100001110011101011000100111111000101010101101101101001";
                WHEN "0001100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100001010110000001001001101101000100000011010001011111";
                WHEN "0001101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100000110101110010111011110010101001110010000110001000";
                WHEN "0001110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100100000010011000000100111001010101111111111011111000111";
                WHEN "0001111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011111101101101010011000101100111001100100101011011010";
                WHEN "0010000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011111000101110000011110001101001101001100000101011011";
                WHEN "0010001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011110011011010011000110011100001111001011111000110101";
                WHEN "0010010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011101101110010010100001000110111011000110000001011001";
                WHEN "0010011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011100111110101110111110110110011100101101100101101100";
                WHEN "0010100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011100001100101000110001010000001000110001110001001001";
                WHEN "0010101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011011011000000000001010110101010101001110010000110101";
                WHEN "0010110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011010100000110101011111000011010001000001010110111001";
                WHEN "0010111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011001100111001001000010010010111011100111101000010010";
                WHEN "0011000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100011000101010111011001001111000111011111101011001001011";
                WHEN "0011001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010111101100001100001100000101010111000101111100000010";
                WHEN "0011010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010110101010111100100000000011100110011000101000001110";
                WHEN "0011011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010101100111001100011101111010001101010011111100100110";
                WHEN "0011100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010100100000111100011110101010101110110110100010111011";
                WHEN "0011101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010011011000001100111100010001100010011110011001011111";
                WHEN "0011110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010010001100111110010001100101101000101110000111111001";
                WHEN "0011111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100010000111111010000111010011000011111011000100100101110";
                WHEN "0100000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001111101111000101010011010101110101010010110001011110";
                WHEN "0100001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001110011100011011111010000011011101101100010011000100";
                WHEN "0100010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001101000111010101001101000001000011001110001100011001";
                WHEN "0100011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001011101111110001101011100111111010100000100001101100";
                WHEN "0100100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001010010101110001110110001010110100010110101010110100";
                WHEN "0100101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100001000111001010110001101110101101111100010011011001001";
                WHEN "0100110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000111011010011111010100101101101010001110000110000000";
                WHEN "0100111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000101111001001101101101110000010010111101100110010111";
                WHEN "0101000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000100010101100001111100110011111001010110110001010100";
                WHEN "0101001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000010101111011100100110100110111110010000111010011011";
                WHEN "0101010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01100000001000110111110010000110000000011101011110001100101";
                WHEN "0101011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111111011100000111100001101101011100001110000010001100";
                WHEN "0101100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111101101110111001000000110100111010001011011011011010";
                WHEN "0101101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111011111111010011010110010011011110010010101001110000";
                WHEN "0101110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111010001101010111001011001101000110000011001010001010";
                WHEN "0101111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011111000011001000101001001011100011001101010111111001000";
                WHEN "0110000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110110100010011101111011110010011001101100110000010110";
                WHEN "0110001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110100101001100010001101110110001100001101111101111010";
                WHEN "0110010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110010101110010010101100000100101001101101101111110110";
                WHEN "0110011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011110000110000110000000011110000001001100100001011010110";
                WHEN "0110100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101110110000111011000011000000001110001010010110110001";
                WHEN "0110101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101100101110110100011000110001010000101011010110001111";
                WHEN "0110110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101010101010011100110100110100001100011110001010010010";
                WHEN "0110111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011101000100011110101000111101110001010001000111010011011";
                WHEN "0111000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011100110011010111110000010111000001010001101010101110101";
                WHEN "0111001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011100100001111111000011000011110101111011110110100000111";
                WHEN "0111010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011100010000010100100111011100001101001000010000000101010";
                WHEN "0111011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011111110011000100011111110011011011110110011011000101";
                WHEN "0111100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011101100001010111111001111001001100001001110111010101";
                WHEN "0111101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011011001101011111111111001010000110010110001000100110";
                WHEN "0111110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011011000110111011101100101101111000111101001000001100010";
                WHEN "0111111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011010110011111010001100100100010100110010110110101101000";
                WHEN "1000000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011010100000100111100110011001111111001110111100110010110";
                WHEN "1000001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011010001101000100000001010010011000010001111001000001101";
                WHEN "1000010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011001111001001111100100010111000001111100000001010110111";
                WHEN "1000011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011001100101001010010110110111011101000101010110000011001";
                WHEN "1000100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011001010000110100100000001001000110010010101111111100010";
                WHEN "1000101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011000111100001110000111100111010010101000101011101000110";
                WHEN "1000110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011000100111010111010100110011001100011011010011000101011";
                WHEN "1000111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01011000010010010000001111010011101111111100000111001001011";
                WHEN "1001000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010111111100111000111110110101101000000101001010101101101";
                WHEN "1001001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010111100111010001101011001011001011000001110000111011110";
                WHEN "1001010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010111010001011010011100001100010110110100110000001100000";
                WHEN "1001011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010110111011010011011001110110101101111100011011011010000";
                WHEN "1001100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010110100100111100101100001101010011110100000011011010100";
                WHEN "1001101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010110001110010110011011011000101001010011000001111000111";
                WHEN "1001110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010101110111100000101111100110101001001001101111101100011";
                WHEN "1001111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010101100000011011110001001010100100011100001000001100110";
                WHEN "1010000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010101001001000111101000011100111110111001111011010111000";
                WHEN "1010001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010100110001100100011101111011101011010100110000001111010";
                WHEN "1010010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010100011001110010011010001001100111110011111001101111101";
                WHEN "1010011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010100000001110001100101101110111010000101111111010011111";
                WHEN "1010100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010011101001100010001001011000101011110000011011010100100";
                WHEN "1010101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010011010001000100001101111001000110011100110001000011111";
                WHEN "1010110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010010111000010111111100000111010000000011111011111111011";
                WHEN "1010111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010010011111011101011100111111000110110111011010001011000";
                WHEN "1011000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010010000110010100111001100001011101101000010011101011101";
                WHEN "1011001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010001101100111110011010110011110111101100100000110111100";
                WHEN "1011010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010001010011011010001010000000100101000001110001010010111";
                WHEN "1011011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010000111001101000010000010110011110001110110101010010110";
                WHEN "1011100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010000011111101000110111001001000000100010101011111101100";
                WHEN "1011101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01010000000101011100000111110000001001110001110111100100111";
                WHEN "1011110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001111101011000010001011101000010100010001111010010010101";
                WHEN "1011111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001111010000011011001100010010010010110010111101000101111";
                WHEN "1100000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001110110101100111010011010011001100010111100010111011101";
                WHEN "1100001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001110011010100110101010010100011000001010101010000001010";
                WHEN "1100010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001101111111011001011011000011011001010011111101001111111";
                WHEN "1100011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001101100011111111101111010001111010101010010111101101100";
                WHEN "1100100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001101001000011001110000110101101010100100111100010110111";
                WHEN "1100101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001100101100100111101001101000010110101010000011101111110";
                WHEN "1100110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001100010000101001100011100111100111011101000001111101111";
                WHEN "1100111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001011110100011111101000110100111100001010000110101101111";
                WHEN "1101000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001011011000001010000011010101100110010000111001101000110";
                WHEN "1101001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001010111011101000111101010010100101001101010100111001001";
                WHEN "1101010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001010011110111100100000111000100001111111000000001000011";
                WHEN "1101011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001010000010000100111000010111101010101111001101110110101";
                WHEN "1101100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001001100101000010001110000011101110010101011101010011111";
                WHEN "1101101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001001000111110100101100010011110111111010100011000000011";
                WHEN "1101110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001000101010011100011101100010101010011010011001111011011";
                WHEN "1101111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01001000001100111001101100001101111100000100011111100110101";
                WHEN "1110000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000111101111001100100010110110110001111010111101001010000";
                WHEN "1110001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000111010001010101001100000001011011010000011111011010111";
                WHEN "1110010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000110110011010011110010010101001101000101000000010101001";
                WHEN "1110011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000110010101001000100000011100011101100001000011101101101";
                WHEN "1110100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000101110110110011100001000100011111010000001001100111011";
                WHEN "1110101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000101011000010100111110111101011100111001111000011000111";
                WHEN "1110110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000100111001101101000100111010010100011010000000101010011";
                WHEN "1110111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000100011010111011111101110000110010010111011101011010100";
                WHEN "1111000" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000011111100000001110100011001001101011010010010010101000";
                WHEN "1111001" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000011011100111110110011101110100001100000101010100111111";
                WHEN "1111010" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000010111101110011000110101110001011010010111010100100011";
                WHEN "1111011" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000010011110011110111000011000000011010110100101111001110";
                WHEN "1111100" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000001111111000010010011101110011001100000101101010111000";
                WHEN "1111101" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000001011111011101100011110101110000000111000101100010000";
                WHEN "1111110" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000000111111110000110011110100110111010000111001010011010";
                WHEN "1111111" =>  memoryC0_uid447_tableGencosPiZ_q <= "01000000011111111100001110110100101000000110011010000100010";
                WHEN OTHERS =>
                    memoryC0_uid447_tableGencosPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid512_polyEvalcosPiZ(ADD,511)@63
    sumAHighB_uid512_polyEvalcosPiZ_a <= STD_LOGIC_VECTOR((59 downto 59 => memoryC0_uid447_tableGencosPiZ_q(58)) & memoryC0_uid447_tableGencosPiZ_q);
    sumAHighB_uid512_polyEvalcosPiZ_b <= STD_LOGIC_VECTOR((59 downto 52 => highBBits_uid511_polyEvalcosPiZ_b(51)) & highBBits_uid511_polyEvalcosPiZ_b);
            sumAHighB_uid512_polyEvalcosPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid512_polyEvalcosPiZ_a) + SIGNED(sumAHighB_uid512_polyEvalcosPiZ_b));
    sumAHighB_uid512_polyEvalcosPiZ_q <= sumAHighB_uid512_polyEvalcosPiZ_o(59 downto 0);


	--lowRangeB_uid510_polyEvalcosPiZ(BITSELECT,509)@63
    lowRangeB_uid510_polyEvalcosPiZ_in <= prodXYTruncFR_uid742_pT5_uid509_polyEvalcosPiZ_b(1 downto 0);
    lowRangeB_uid510_polyEvalcosPiZ_b <= lowRangeB_uid510_polyEvalcosPiZ_in(1 downto 0);

	--s5_uid510_uid513_polyEvalcosPiZ(BITJOIN,512)@63
    s5_uid510_uid513_polyEvalcosPiZ_q <= sumAHighB_uid512_polyEvalcosPiZ_q & lowRangeB_uid510_polyEvalcosPiZ_b;

	--polyEvalSigcosPiZ_uid89_fpSinCosXTest(BITSELECT,88)@63
    polyEvalSigcosPiZ_uid89_fpSinCosXTest_in <= s5_uid510_uid513_polyEvalcosPiZ_q(59 downto 0);
    polyEvalSigcosPiZ_uid89_fpSinCosXTest_b <= polyEvalSigcosPiZ_uid89_fpSinCosXTest_in(59 downto 5);

	--mulCos_uid105_fpSinCosXTest_b_1(BITSELECT,776)@63
    mulCos_uid105_fpSinCosXTest_b_1_in <= STD_LOGIC_VECTOR("00000000000000000" & polyEvalSigcosPiZ_uid89_fpSinCosXTest_b);
    mulCos_uid105_fpSinCosXTest_b_1_b <= mulCos_uid105_fpSinCosXTest_b_1_in(71 downto 36);

	--reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1(REG,1492)@63
    reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1_q <= mulCos_uid105_fpSinCosXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor(LOGICAL,3315)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_b <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_q <= not (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_a or ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_b);

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top(CONSTANT,3311)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top_q <= "0100000";

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp(LOGICAL,3312)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_a <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_mem_top_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q);
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_q <= "1" when ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_a = ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_b else "0";

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg(REG,3313)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena(REG,3316)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_nor_q = "1") THEN
                ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd(LOGICAL,3317)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_a <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_sticky_ena_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_b <= en;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_a and ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_b;

	--LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest(BITSELECT,435)@28
    LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q(89 downto 0);
    LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_in(89 downto 0);

	--leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest(BITJOIN,436)@28
    leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage289dto0_uid436_alignedZCos_uid70_fpSinCosXTest_b & GND_q;

	--LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest(BITSELECT,430)@28
    LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q(84 downto 0);
    LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_in(84 downto 0);

	--leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest(BITJOIN,431)@28
    leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage184dto0_uid431_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest(BITSELECT,427)@28
    LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q(86 downto 0);
    LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_in(86 downto 0);

	--leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest(BITJOIN,428)@28
    leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage186dto0_uid428_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest(BITSELECT,424)@28
    LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q(88 downto 0);
    LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_in(88 downto 0);

	--leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest(BITJOIN,425)@28
    leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage188dto0_uid425_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest(BITSELECT,419)@28
    LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q(66 downto 0);
    LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_in(66 downto 0);

	--leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest(BITJOIN,420)@28
    leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage066dto0_uid420_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest(BITSELECT,416)@28
    LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q(74 downto 0);
    LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_in(74 downto 0);

	--leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest(BITJOIN,417)@28
    leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage074dto0_uid417_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest(BITSELECT,413)@28
    LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_in <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q(82 downto 0);
    LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_b <= LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_in(82 downto 0);

	--leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest(BITJOIN,414)@28
    leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q <= LeftShiftStage082dto0_uid414_alignedZCos_uid70_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest(CONSTANT,328)
    leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor(LOGICAL,3561)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_b <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_a or ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_b);

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena(REG,3562)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd(LOGICAL,3563)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b;

	--vStage_uid364_lzcZCos_uid69_fpSinCosXTest(BITSELECT,363)@24
    vStage_uid364_lzcZCos_uid69_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q(26 downto 0);
    vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid364_lzcZCos_uid69_fpSinCosXTest_in(26 downto 0);

	--ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem(DUALMEM,3554)
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia <= vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq(26 downto 0);

	--leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest(BITJOIN,408)@28
    leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q <= ld_vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor(LOGICAL,3551)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_b <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_q <= not (ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_a or ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_b);

	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena(REG,3552)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd(LOGICAL,3553)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_a and ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_b;

	--X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest(BITSELECT,404)@24
    X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q(58 downto 0);
    X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b <= X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_in(58 downto 0);

	--ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem(DUALMEM,3544)
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia <= X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 59,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 59,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_iq(58 downto 0);

	--leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest(BITJOIN,405)@28
    leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q <= ld_X58dto0_uid405_alignedZCos_uid70_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor(LOGICAL,3571)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_b <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_q <= not (ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_a or ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_b);

	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena(REG,3572)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_nor_q = "1") THEN
                ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd(LOGICAL,3573)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_a <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_sticky_ena_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_b <= en;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_q <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_a and ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_b;

	--ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem(DUALMEM,3564)
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ia <= zCos_uid64_fpSinCosXTest_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 91,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_ia
    );
        ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_iq(90 downto 0);

	--rVStage_uid361_lzcZCos_uid69_fpSinCosXTest(BITSELECT,360)@24
    rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_in <= zCos_uid64_fpSinCosXTest_q;
    rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_in(90 downto 27);

	--vCount_uid362_lzcZCos_uid69_fpSinCosXTest(LOGICAL,361)@24
    vCount_uid362_lzcZCos_uid69_fpSinCosXTest_a <= rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b;
    vCount_uid362_lzcZCos_uid69_fpSinCosXTest_b <= zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid362_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid362_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g(DELAY,1894)@24
    ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid282_lzcZSin_uid66_fpSinCosXTest(CONSTANT,281)
    mO_uid282_lzcZSin_uid66_fpSinCosXTest_q <= "1111111111111111111111111111111111111";

	--cStage_uid365_lzcZCos_uid69_fpSinCosXTest(BITJOIN,364)@24
    cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q <= vStage_uid364_lzcZCos_uid69_fpSinCosXTest_b & mO_uid282_lzcZSin_uid66_fpSinCosXTest_q;

	--vStagei_uid367_lzcZCos_uid69_fpSinCosXTest(MUX,366)@24
    vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid367_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s, rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b, cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q <= rVStage_uid361_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q <= cStage_uid365_lzcZCos_uid69_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid369_lzcZCos_uid69_fpSinCosXTest(BITSELECT,368)@24
    rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_in(63 downto 32);

	--reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1(REG,1434)@24
    reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid370_lzcZCos_uid69_fpSinCosXTest(LOGICAL,369)@25
    vCount_uid370_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid370_lzcZCos_uid69_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid370_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid370_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f(DELAY,1893)@25
    ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid371_lzcZCos_uid69_fpSinCosXTest(BITSELECT,370)@24
    vStage_uid371_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid367_lzcZCos_uid69_fpSinCosXTest_q(31 downto 0);
    vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid371_lzcZCos_uid69_fpSinCosXTest_in(31 downto 0);

	--ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1861)@24
    ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1860)@24
    ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid373_lzcZCos_uid69_fpSinCosXTest(MUX,372)@25
    vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid373_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q, ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid369_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid371_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid375_lzcZCos_uid69_fpSinCosXTest(BITSELECT,374)@25
    rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1(REG,1435)@25
    reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid376_lzcZCos_uid69_fpSinCosXTest(LOGICAL,375)@26
    vCount_uid376_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid376_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid376_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid376_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e(DELAY,1892)@26
    ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid377_lzcZCos_uid69_fpSinCosXTest(BITSELECT,376)@25
    vStage_uid377_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid373_lzcZCos_uid69_fpSinCosXTest_q(15 downto 0);
    vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid377_lzcZCos_uid69_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1867)@25
    ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1866)@25
    ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid379_lzcZCos_uid69_fpSinCosXTest(MUX,378)@26
    vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid379_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q, ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid375_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid377_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid381_lzcZCos_uid69_fpSinCosXTest(BITSELECT,380)@26
    rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1(REG,1436)@26
    reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid382_lzcZCos_uid69_fpSinCosXTest(LOGICAL,381)@27
    vCount_uid382_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid382_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid382_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid382_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1891)@27
    ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid383_lzcZCos_uid69_fpSinCosXTest(BITSELECT,382)@26
    vStage_uid383_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid379_lzcZCos_uid69_fpSinCosXTest_q(7 downto 0);
    vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid383_lzcZCos_uid69_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d(DELAY,1873)@26
    ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1872)@26
    ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b, xout => ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid385_lzcZCos_uid69_fpSinCosXTest(MUX,384)@27
    vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid385_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s, ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q, ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q <= ld_rVStage_uid381_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q <= ld_vStage_uid383_lzcZCos_uid69_fpSinCosXTest_b_to_vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid387_lzcZCos_uid69_fpSinCosXTest(BITSELECT,386)@27
    rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_in(7 downto 4);

	--vCount_uid388_lzcZCos_uid69_fpSinCosXTest(LOGICAL,387)@27
    vCount_uid388_lzcZCos_uid69_fpSinCosXTest_a <= rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b;
    vCount_uid388_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid388_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid388_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c(DELAY,1890)@27
    ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid389_lzcZCos_uid69_fpSinCosXTest(BITSELECT,388)@27
    vStage_uid389_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid385_lzcZCos_uid69_fpSinCosXTest_q(3 downto 0);
    vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid389_lzcZCos_uid69_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid391_lzcZCos_uid69_fpSinCosXTest(MUX,390)@27
    vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid391_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s, rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b, vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q <= rVStage_uid387_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q <= vStage_uid389_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid393_lzcZCos_uid69_fpSinCosXTest(BITSELECT,392)@27
    rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_in(3 downto 2);

	--vCount_uid394_lzcZCos_uid69_fpSinCosXTest(LOGICAL,393)@27
    vCount_uid394_lzcZCos_uid69_fpSinCosXTest_a <= rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b;
    vCount_uid394_lzcZCos_uid69_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid394_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid394_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b(DELAY,1889)@27
    ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q, xout => ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid395_lzcZCos_uid69_fpSinCosXTest(BITSELECT,394)@27
    vStage_uid395_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid391_lzcZCos_uid69_fpSinCosXTest_q(1 downto 0);
    vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b <= vStage_uid395_lzcZCos_uid69_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid397_lzcZCos_uid69_fpSinCosXTest(MUX,396)@27
    vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s <= vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q;
    vStagei_uid397_lzcZCos_uid69_fpSinCosXTest: PROCESS (vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s, rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b, vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q <= rVStage_uid393_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q <= vStage_uid395_lzcZCos_uid69_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid399_lzcZCos_uid69_fpSinCosXTest(BITSELECT,398)@27
    rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_in <= vStagei_uid397_lzcZCos_uid69_fpSinCosXTest_q;
    rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_b <= rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1(REG,1437)@27
    reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q <= rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid400_lzcZCos_uid69_fpSinCosXTest(LOGICAL,399)@28
    vCount_uid400_lzcZCos_uid69_fpSinCosXTest_a <= reg_rVStage_uid399_lzcZCos_uid69_fpSinCosXTest_0_to_vCount_uid400_lzcZCos_uid69_fpSinCosXTest_1_q;
    vCount_uid400_lzcZCos_uid69_fpSinCosXTest_b <= GND_q;
    vCount_uid400_lzcZCos_uid69_fpSinCosXTest_q <= "1" when vCount_uid400_lzcZCos_uid69_fpSinCosXTest_a = vCount_uid400_lzcZCos_uid69_fpSinCosXTest_b else "0";

	--r_uid401_lzcZCos_uid69_fpSinCosXTest(BITJOIN,400)@28
    r_uid401_lzcZCos_uid69_fpSinCosXTest_q <= ld_vCount_uid362_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_g_q & ld_vCount_uid370_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_f_q & ld_vCount_uid376_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_e_q & ld_vCount_uid382_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_d_q & ld_vCount_uid388_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_c_q & ld_vCount_uid394_lzcZCos_uid69_fpSinCosXTest_q_to_r_uid401_lzcZCos_uid69_fpSinCosXTest_b_q & vCount_uid400_lzcZCos_uid69_fpSinCosXTest_q;

	--leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest(BITSELECT,410)@28
    leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q;
    leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_in(6 downto 5);

	--leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest(MUX,411)@28
    leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel6Dto5_uid411_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s, ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q, leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= ld_zCos_uid64_fpSinCosXTest_q_to_leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_c_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0Idx1_uid406_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0Idx2_uid409_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest(BITSELECT,421)@28
    leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest(MUX,422)@28
    leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid422_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s, leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage0_uid412_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1Idx1_uid415_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1Idx2_uid418_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1Idx3_uid421_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest(BITSELECT,432)@28
    leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest(MUX,433)@28
    leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid433_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s, leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage1_uid423_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2Idx1_uid426_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2Idx2_uid429_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2Idx3_uid432_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest(BITSELECT,437)@28
    leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_in <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest(MUX,438)@28
    leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid438_alignedZCos_uid70_fpSinCosXTest_b;
    leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest: PROCESS (leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s, leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q, leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage2_uid434_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q <= leftShiftStage3Idx1_uid437_alignedZCos_uid70_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg(DELAY,3329)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 91, depth => 1 )
    PORT MAP ( xin => leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q, xout => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg(REG,3310)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt(COUNTER,3309)
    -- every=1, low=0, high=32, step=1, init=1
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i = 31 THEN
                      ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i - 32;
                    ELSE
                        ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_i,6));


	--ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem(DUALMEM,3330)
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ia <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_inputreg_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_aa <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ab <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q;
    ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 91,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_ia
    );
        ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_q <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_iq(90 downto 0);

	--pCos_uid77_fpSinCosXTest(BITSELECT,76)@63
    pCos_uid77_fpSinCosXTest_in <= ld_leftShiftStage3_uid439_alignedZCos_uid70_fpSinCosXTest_q_to_pCos_uid77_fpSinCosXTest_a_replace_mem_q;
    pCos_uid77_fpSinCosXTest_b <= pCos_uid77_fpSinCosXTest_in(90 downto 36);

	--mulCos_uid105_fpSinCosXTest_a_1(BITSELECT,774)@63
    mulCos_uid105_fpSinCosXTest_a_1_in <= STD_LOGIC_VECTOR("00000000000000000" & pCos_uid77_fpSinCosXTest_b);
    mulCos_uid105_fpSinCosXTest_a_1_b <= mulCos_uid105_fpSinCosXTest_a_1_in(71 downto 36);

	--reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0(REG,1491)@63
    reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0_q <= mulCos_uid105_fpSinCosXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a1_b1(MULT,780)@64
    mulCos_uid105_fpSinCosXTest_a1_b1_a <= reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0_q;
    mulCos_uid105_fpSinCosXTest_a1_b1_b <= reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1_q;
    mulCos_uid105_fpSinCosXTest_a1_b1_reset <= areset;

    mulCos_uid105_fpSinCosXTest_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulCos_uid105_fpSinCosXTest_a1_b1_a,
    datab => mulCos_uid105_fpSinCosXTest_a1_b1_b,
    clken => en(0),
    aclr => mulCos_uid105_fpSinCosXTest_a1_b1_reset,
    clock => clk,
    result => mulCos_uid105_fpSinCosXTest_a1_b1_s1
    );
    mulCos_uid105_fpSinCosXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b1_q <= mulCos_uid105_fpSinCosXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a1_b1(BITSELECT,787)@68
    mulCos_uid105_fpSinCosXTest_LSB_a1_b1_in <= mulCos_uid105_fpSinCosXTest_a1_b1_q(35 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a1_b1_b <= mulCos_uid105_fpSinCosXTest_LSB_a1_b1_in(35 downto 0);

	--mulCos_uid105_fpSinCosXTest_a_0(BITSELECT,773)@63
    mulCos_uid105_fpSinCosXTest_a_0_in <= pCos_uid77_fpSinCosXTest_b(35 downto 0);
    mulCos_uid105_fpSinCosXTest_a_0_b <= mulCos_uid105_fpSinCosXTest_a_0_in(35 downto 0);

	--reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0(REG,1489)@63
    reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0_q <= mulCos_uid105_fpSinCosXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a0_b1(MULT,779)@64
    mulCos_uid105_fpSinCosXTest_a0_b1_a <= reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0_q;
    mulCos_uid105_fpSinCosXTest_a0_b1_b <= reg_mulCos_uid105_fpSinCosXTest_b_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b1_1_q;
    mulCos_uid105_fpSinCosXTest_a0_b1_reset <= areset;

    mulCos_uid105_fpSinCosXTest_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulCos_uid105_fpSinCosXTest_a0_b1_a,
    datab => mulCos_uid105_fpSinCosXTest_a0_b1_b,
    clken => en(0),
    aclr => mulCos_uid105_fpSinCosXTest_a0_b1_reset,
    clock => clk,
    result => mulCos_uid105_fpSinCosXTest_a0_b1_s1
    );
    mulCos_uid105_fpSinCosXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b1_q <= mulCos_uid105_fpSinCosXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a0_b1(BITSELECT,785)@68
    mulCos_uid105_fpSinCosXTest_LSB_a0_b1_in <= mulCos_uid105_fpSinCosXTest_a0_b1_q(35 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a0_b1_b <= mulCos_uid105_fpSinCosXTest_LSB_a0_b1_in(35 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_2(BITJOIN,794)@68
    mulCos_uid105_fpSinCosXTest_joined_BJ_2_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & mulCos_uid105_fpSinCosXTest_LSB_a1_b1_b & mulCos_uid105_fpSinCosXTest_LSB_a0_b1_b & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--mulCos_uid105_fpSinCosXTest_MSB_a0_b1(BITSELECT,786)@68
    mulCos_uid105_fpSinCosXTest_MSB_a0_b1_in <= mulCos_uid105_fpSinCosXTest_a0_b1_q;
    mulCos_uid105_fpSinCosXTest_MSB_a0_b1_b <= mulCos_uid105_fpSinCosXTest_MSB_a0_b1_in(71 downto 36);

	--mulCos_uid105_fpSinCosXTest_b_0(BITSELECT,775)@63
    mulCos_uid105_fpSinCosXTest_b_0_in <= polyEvalSigcosPiZ_uid89_fpSinCosXTest_b(35 downto 0);
    mulCos_uid105_fpSinCosXTest_b_0_b <= mulCos_uid105_fpSinCosXTest_b_0_in(35 downto 0);

	--reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1(REG,1488)@63
    reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q <= mulCos_uid105_fpSinCosXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulCos_uid105_fpSinCosXTest_a1_b0(MULT,778)@64
    mulCos_uid105_fpSinCosXTest_a1_b0_a <= reg_mulCos_uid105_fpSinCosXTest_a_1_0_to_mulCos_uid105_fpSinCosXTest_a1_b0_0_q;
    mulCos_uid105_fpSinCosXTest_a1_b0_b <= reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q;
    mulCos_uid105_fpSinCosXTest_a1_b0_reset <= areset;

    mulCos_uid105_fpSinCosXTest_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulCos_uid105_fpSinCosXTest_a1_b0_a,
    datab => mulCos_uid105_fpSinCosXTest_a1_b0_b,
    clken => en(0),
    aclr => mulCos_uid105_fpSinCosXTest_a1_b0_reset,
    clock => clk,
    result => mulCos_uid105_fpSinCosXTest_a1_b0_s1
    );
    mulCos_uid105_fpSinCosXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a1_b0_q <= mulCos_uid105_fpSinCosXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_LSB_a1_b0(BITSELECT,783)@68
    mulCos_uid105_fpSinCosXTest_LSB_a1_b0_in <= mulCos_uid105_fpSinCosXTest_a1_b0_q(35 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a1_b0_b <= mulCos_uid105_fpSinCosXTest_LSB_a1_b0_in(35 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_1(BITJOIN,793)@68
    mulCos_uid105_fpSinCosXTest_joined_BJ_1_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & mulCos_uid105_fpSinCosXTest_MSB_a0_b1_b & mulCos_uid105_fpSinCosXTest_LSB_a1_b0_b & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--mulCos_uid105_fpSinCosXTest_32COMP0_andBC(LOGICAL,798)@68
    mulCos_uid105_fpSinCosXTest_32COMP0_andBC_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_andBC_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_andBC_q <= mulCos_uid105_fpSinCosXTest_32COMP0_andBC_a and mulCos_uid105_fpSinCosXTest_32COMP0_andBC_b;

	--mulCos_uid105_fpSinCosXTest_MSB_a1_b1(BITSELECT,788)@68
    mulCos_uid105_fpSinCosXTest_MSB_a1_b1_in <= mulCos_uid105_fpSinCosXTest_a1_b1_q;
    mulCos_uid105_fpSinCosXTest_MSB_a1_b1_b <= mulCos_uid105_fpSinCosXTest_MSB_a1_b1_in(71 downto 36);

	--mulCos_uid105_fpSinCosXTest_MSB_a1_b0(BITSELECT,784)@68
    mulCos_uid105_fpSinCosXTest_MSB_a1_b0_in <= mulCos_uid105_fpSinCosXTest_a1_b0_q;
    mulCos_uid105_fpSinCosXTest_MSB_a1_b0_b <= mulCos_uid105_fpSinCosXTest_MSB_a1_b0_in(71 downto 36);

	--mulCos_uid105_fpSinCosXTest_a0_b0(MULT,777)@64
    mulCos_uid105_fpSinCosXTest_a0_b0_a <= reg_mulCos_uid105_fpSinCosXTest_a_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_0_q;
    mulCos_uid105_fpSinCosXTest_a0_b0_b <= reg_mulCos_uid105_fpSinCosXTest_b_0_0_to_mulCos_uid105_fpSinCosXTest_a0_b0_1_q;
    mulCos_uid105_fpSinCosXTest_a0_b0_reset <= areset;

    mulCos_uid105_fpSinCosXTest_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulCos_uid105_fpSinCosXTest_a0_b0_a,
    datab => mulCos_uid105_fpSinCosXTest_a0_b0_b,
    clken => en(0),
    aclr => mulCos_uid105_fpSinCosXTest_a0_b0_reset,
    clock => clk,
    result => mulCos_uid105_fpSinCosXTest_a0_b0_s1
    );
    mulCos_uid105_fpSinCosXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_a0_b0_q <= mulCos_uid105_fpSinCosXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulCos_uid105_fpSinCosXTest_MSB_a0_b0(BITSELECT,782)@68
    mulCos_uid105_fpSinCosXTest_MSB_a0_b0_in <= mulCos_uid105_fpSinCosXTest_a0_b0_q;
    mulCos_uid105_fpSinCosXTest_MSB_a0_b0_b <= mulCos_uid105_fpSinCosXTest_MSB_a0_b0_in(71 downto 36);

	--mulCos_uid105_fpSinCosXTest_LSB_a0_b0(BITSELECT,781)@68
    mulCos_uid105_fpSinCosXTest_LSB_a0_b0_in <= mulCos_uid105_fpSinCosXTest_a0_b0_q(35 downto 0);
    mulCos_uid105_fpSinCosXTest_LSB_a0_b0_b <= mulCos_uid105_fpSinCosXTest_LSB_a0_b0_in(35 downto 0);

	--mulCos_uid105_fpSinCosXTest_joined_BJ_0(BITJOIN,792)@68
    mulCos_uid105_fpSinCosXTest_joined_BJ_0_q <= mulCos_uid105_fpSinCosXTest_MSB_a1_b1_b & mulCos_uid105_fpSinCosXTest_MSB_a1_b0_b & mulCos_uid105_fpSinCosXTest_MSB_a0_b0_b & mulCos_uid105_fpSinCosXTest_LSB_a0_b0_b;

	--mulCos_uid105_fpSinCosXTest_32COMP0_andAC(LOGICAL,797)@68
    mulCos_uid105_fpSinCosXTest_32COMP0_andAC_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_andAC_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_andAC_q <= mulCos_uid105_fpSinCosXTest_32COMP0_andAC_a and mulCos_uid105_fpSinCosXTest_32COMP0_andAC_b;

	--mulCos_uid105_fpSinCosXTest_32COMP0_andAB(LOGICAL,796)@68
    mulCos_uid105_fpSinCosXTest_32COMP0_andAB_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_andAB_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_andAB_q <= mulCos_uid105_fpSinCosXTest_32COMP0_andAB_a and mulCos_uid105_fpSinCosXTest_32COMP0_andAB_b;

	--mulCos_uid105_fpSinCosXTest_32COMP0_orOne(LOGICAL,799)@68
    mulCos_uid105_fpSinCosXTest_32COMP0_orOne_a <= mulCos_uid105_fpSinCosXTest_32COMP0_andAB_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_orOne_b <= mulCos_uid105_fpSinCosXTest_32COMP0_andAC_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_orOne_c <= mulCos_uid105_fpSinCosXTest_32COMP0_andBC_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_orOne_q <= mulCos_uid105_fpSinCosXTest_32COMP0_orOne_a or mulCos_uid105_fpSinCosXTest_32COMP0_orOne_b or mulCos_uid105_fpSinCosXTest_32COMP0_orOne_c;

	--mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS(BITSELECT,800)@68
    mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_in <= mulCos_uid105_fpSinCosXTest_32COMP0_orOne_q(142 downto 0);
    mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_b <= mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_in(142 downto 0);

	--mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ(BITJOIN,801)@68
    mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q <= mulCos_uid105_fpSinCosXTest_comp_0_out1_lsb_BS_b & GND_q;

	--mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_b(BITJOIN,1032)@68
    mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_b_q <= GND_q & mulCos_uid105_fpSinCosXTest_comp_0_out1_BJ_q;

	--mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b(BITSELECT,1035)@68
    mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_in <= mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_b_q;
    mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_b <= mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_in(89 downto 0);
    mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c <= mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_in(144 downto 90);

	--mulCos_uid105_fpSinCosXTest_32COMP0_xorOne(LOGICAL,795)@68
    mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_a <= mulCos_uid105_fpSinCosXTest_joined_BJ_0_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_b <= mulCos_uid105_fpSinCosXTest_joined_BJ_1_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_c <= mulCos_uid105_fpSinCosXTest_joined_BJ_2_q;
    mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_q <= mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_a xor mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_b xor mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_c;

	--mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_a(BITJOIN,1030)@68
    mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_a_q <= GND_q & mulCos_uid105_fpSinCosXTest_32COMP0_xorOne_q;

	--mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a(BITSELECT,1034)@68
    mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_in <= mulCos_uid105_fpSinCosXTest_ADD_BitExpansion_for_a_q;
    mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_b <= mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_in(89 downto 0);
    mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c <= mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_in(144 downto 90);

	--mulCos_uid105_fpSinCosXTest_ADD_p1_of_2(ADD,1036)@68
    mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_cin <= GND_q;
    mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_a <= STD_LOGIC_VECTOR("0" & mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_b) & '1';
    mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_b <= STD_LOGIC_VECTOR("0" & mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_b) & mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_cin(0);
    mulCos_uid105_fpSinCosXTest_ADD_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_a) + UNSIGNED(mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_c(0) <= mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_o(91);
    mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q <= mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_o(90 downto 1);


	--ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b(DELAY,2664)@68
    ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c, xout => ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a(DELAY,2663)@68
    ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c, xout => ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--mulCos_uid105_fpSinCosXTest_ADD_p2_of_2(ADD,1037)@69
    mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_cin <= mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_c;
    mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a <= STD_LOGIC_VECTOR("0" & ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a_q) & '1';
    mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_mulCos_uid105_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b_q) & mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_cin(0);
    mulCos_uid105_fpSinCosXTest_ADD_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_a) + UNSIGNED(mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_q <= mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_o(55 downto 1);


	--ld_mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q_to_mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_a(DELAY,2666)@69
    ld_mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q_to_mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q, xout => ld_mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q_to_mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q(BITJOIN,1038)@70
    mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_q <= mulCos_uid105_fpSinCosXTest_ADD_p2_of_2_q & ld_mulCos_uid105_fpSinCosXTest_ADD_p1_of_2_q_to_mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_a_q;

	--normBitCos_uid106_fpSinCosXTest(BITSELECT,105)@70
    normBitCos_uid106_fpSinCosXTest_in <= mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_q(109 downto 0);
    normBitCos_uid106_fpSinCosXTest_b <= normBitCos_uid106_fpSinCosXTest_in(109 downto 109);

	--cosRndOp_uid112_uid113_fpSinCosXTest(BITJOIN,112)@70
    cosRndOp_uid112_uid113_fpSinCosXTest_q <= normBitCos_uid106_fpSinCosXTest_b & cstAllZWF_uid7_fpSinCosXTest_q & VCC_q;

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor(LOGICAL,3347)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_b <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_q <= not (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_a or ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_b);

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top(CONSTANT,3343)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q <= "0101000";

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp(LOGICAL,3344)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_a <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_mem_top_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q);
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_q <= "1" when ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_a = ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_b else "0";

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg(REG,3345)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena(REG,3348)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_nor_q = "1") THEN
                ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd(LOGICAL,3349)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_a <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_sticky_ena_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_b <= en;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_a and ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_b;

	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_wrreg(REG,3342)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_wrreg_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt(COUNTER,3341)
    -- every=1, low=0, high=40, step=1, init=1
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i = 39 THEN
                      ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i - 40;
                    ELSE
                        ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_i,6));


	--ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem(DUALMEM,3340)
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ia <= r_uid401_lzcZCos_uid69_fpSinCosXTest_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_aa <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_wrreg_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ab <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_rdcnt_q;
    ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 41,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 41,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_ia
    );
        ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_q <= ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_iq(6 downto 0);

	--expHardCase_uid78_fpSinCosXTest(SUB,77)@70
    expHardCase_uid78_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_fpSinCosXTest_q);
    expHardCase_uid78_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000" & ld_r_uid401_lzcZCos_uid69_fpSinCosXTest_q_to_expHardCase_uid78_fpSinCosXTest_b_replace_mem_q);
            expHardCase_uid78_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expHardCase_uid78_fpSinCosXTest_a) - UNSIGNED(expHardCase_uid78_fpSinCosXTest_b));
    expHardCase_uid78_fpSinCosXTest_q <= expHardCase_uid78_fpSinCosXTest_o(11 downto 0);


	--expPCos_uid79_fpSinCosXTest(BITSELECT,78)@70
    expPCos_uid79_fpSinCosXTest_in <= expHardCase_uid78_fpSinCosXTest_q(10 downto 0);
    expPCos_uid79_fpSinCosXTest_b <= expPCos_uid79_fpSinCosXTest_in(10 downto 0);

	--fracRCosPreRndHigh_uid108_fpSinCosXTest(BITSELECT,107)@70
    fracRCosPreRndHigh_uid108_fpSinCosXTest_in <= mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_q(108 downto 0);
    fracRCosPreRndHigh_uid108_fpSinCosXTest_b <= fracRCosPreRndHigh_uid108_fpSinCosXTest_in(108 downto 56);

	--fracRCosPreRndLow_uid109_fpSinCosXTest(BITSELECT,108)@70
    fracRCosPreRndLow_uid109_fpSinCosXTest_in <= mulCos_uid105_fpSinCosXTest_ADD_BitJoin_for_q_q(107 downto 0);
    fracRCosPreRndLow_uid109_fpSinCosXTest_b <= fracRCosPreRndLow_uid109_fpSinCosXTest_in(107 downto 55);

	--fracRCosPreRnd_uid110_fpSinCosXTest(MUX,109)@70
    fracRCosPreRnd_uid110_fpSinCosXTest_s <= normBitCos_uid106_fpSinCosXTest_b;
    fracRCosPreRnd_uid110_fpSinCosXTest: PROCESS (fracRCosPreRnd_uid110_fpSinCosXTest_s, fracRCosPreRndLow_uid109_fpSinCosXTest_b, fracRCosPreRndHigh_uid108_fpSinCosXTest_b)
    BEGIN
            CASE fracRCosPreRnd_uid110_fpSinCosXTest_s IS
                  WHEN "0" => fracRCosPreRnd_uid110_fpSinCosXTest_q <= fracRCosPreRndLow_uid109_fpSinCosXTest_b;
                  WHEN "1" => fracRCosPreRnd_uid110_fpSinCosXTest_q <= fracRCosPreRndHigh_uid108_fpSinCosXTest_b;
                  WHEN OTHERS => fracRCosPreRnd_uid110_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracRCosPreRnd_uid111_uid111_fpSinCosXTest(BITJOIN,110)@70
    expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_q <= expPCos_uid79_fpSinCosXTest_b & fracRCosPreRnd_uid110_fpSinCosXTest_q;

	--expFracRCos_uid114_fpSinCosXTest(ADD,113)@70
    expFracRCos_uid114_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & expFracRCosPreRnd_uid111_uid111_fpSinCosXTest_q);
    expFracRCos_uid114_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000000000" & cosRndOp_uid112_uid113_fpSinCosXTest_q);
            expFracRCos_uid114_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRCos_uid114_fpSinCosXTest_a) + UNSIGNED(expFracRCos_uid114_fpSinCosXTest_b));
    expFracRCos_uid114_fpSinCosXTest_q <= expFracRCos_uid114_fpSinCosXTest_o(64 downto 0);


	--expRCompSin_uid116_fpSinCosXTest(BITSELECT,115)@70
    expRCompSin_uid116_fpSinCosXTest_in <= expFracRCos_uid114_fpSinCosXTest_q(63 downto 0);
    expRCompSin_uid116_fpSinCosXTest_b <= expRCompSin_uid116_fpSinCosXTest_in(63 downto 53);

	--reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2(REG,1499)@70
    reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2_q <= expRCompSin_uid116_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor(LOGICAL,3420)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_b <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_q <= not (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_a or ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_b);

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top(CONSTANT,3416)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top_q <= "0101101";

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp(LOGICAL,3417)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_a <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_mem_top_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q);
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_q <= "1" when ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_a = ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_b else "0";

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg(REG,3418)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena(REG,3421)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_nor_q = "1") THEN
                ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd(LOGICAL,3422)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_a <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_sticky_ena_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_b <= en;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_a and ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_b;

	--ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a(DELAY,1591)@0
    ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 20 )
    PORT MAP ( xin => sinXIsX_uid40_fpSinCosXTest_n, xout => ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg(DELAY,3391)
    ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_q, xout => ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c(DELAY,1617)@20
    ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => cosXIsOneXRR_uid42_fpSinCosXTest_n, xout => ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--InvCosXIsOneXRR_uid133_fpSinCosXTest(LOGICAL,132)@20
    InvCosXIsOneXRR_uid133_fpSinCosXTest_a <= cosXIsOneXRR_uid42_fpSinCosXTest_n;
    InvCosXIsOneXRR_uid133_fpSinCosXTest_q <= not InvCosXIsOneXRR_uid133_fpSinCosXTest_a;

	--ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c(DELAY,1614)@20
    ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvCosXIsOneXRR_uid133_fpSinCosXTest_q, xout => ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--InvSinXIsX_uid127_fpSinCosXTest(LOGICAL,126)@20
    InvSinXIsX_uid127_fpSinCosXTest_a <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_InvSinXIsX_uid127_fpSinCosXTest_a_q;
    InvSinXIsX_uid127_fpSinCosXTest_q <= not InvSinXIsX_uid127_fpSinCosXTest_a;

	--ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b(DELAY,1613)@20
    ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvSinXIsX_uid127_fpSinCosXTest_q, xout => ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--half_uid52_fpSinCosXTest(BITJOIN,51)@20
    half_uid52_fpSinCosXTest_q <= VCC_q & cstAllZWF_uid7_fpSinCosXTest_q;

	--reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2(REG,1430)@20
    reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q <= half_uid52_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--yTopWFRRP1_uid53_fpSinCosXTest(BITSELECT,52)@20
    yTopWFRRP1_uid53_fpSinCosXTest_in <= y_uid50_fpSinCosXTest_b;
    yTopWFRRP1_uid53_fpSinCosXTest_b <= yTopWFRRP1_uid53_fpSinCosXTest_in(91 downto 39);

	--reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1(REG,1429)@20
    reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q <= yTopWFRRP1_uid53_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--yIsHalf_uid54_fpSinCosXTest(LOGICAL,53)@21
    yIsHalf_uid54_fpSinCosXTest_a <= reg_yTopWFRRP1_uid53_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_1_q;
    yIsHalf_uid54_fpSinCosXTest_b <= reg_half_uid52_fpSinCosXTest_0_to_yIsHalf_uid54_fpSinCosXTest_2_q;
    yIsHalf_uid54_fpSinCosXTest_q <= "1" when yIsHalf_uid54_fpSinCosXTest_a = yIsHalf_uid54_fpSinCosXTest_b else "0";

	--yHalfCosXNotOne_uid135_fpSinCosXTest(LOGICAL,134)@21
    yHalfCosXNotOne_uid135_fpSinCosXTest_a <= yIsHalf_uid54_fpSinCosXTest_q;
    yHalfCosXNotOne_uid135_fpSinCosXTest_b <= ld_InvSinXIsX_uid127_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_b_q;
    yHalfCosXNotOne_uid135_fpSinCosXTest_c <= ld_InvCosXIsOneXRR_uid133_fpSinCosXTest_q_to_yHalfCosXNotOne_uid135_fpSinCosXTest_c_q;
    yHalfCosXNotOne_uid135_fpSinCosXTest_q <= yHalfCosXNotOne_uid135_fpSinCosXTest_a and yHalfCosXNotOne_uid135_fpSinCosXTest_b and yHalfCosXNotOne_uid135_fpSinCosXTest_c;

	--ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor(LOGICAL,3388)
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_b <= ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena_q;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_q <= not (ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_a or ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_b);

	--ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena(REG,3389)
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_nor_q = "1") THEN
                ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd(LOGICAL,3390)
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_a <= ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_sticky_ena_q;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_b <= en;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_q <= ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_a and ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_b;

	--frac_uid13_fpSinCosXTest(BITSELECT,12)@0
    frac_uid13_fpSinCosXTest_in <= xIn_0(51 downto 0);
    frac_uid13_fpSinCosXTest_b <= frac_uid13_fpSinCosXTest_in(51 downto 0);

	--fracXIsZero_uid14_fpSinCosXTest(LOGICAL,13)@0
    fracXIsZero_uid14_fpSinCosXTest_a <= frac_uid13_fpSinCosXTest_b;
    fracXIsZero_uid14_fpSinCosXTest_b <= cstAllZWF_uid7_fpSinCosXTest_q;
    fracXIsZero_uid14_fpSinCosXTest_q <= "1" when fracXIsZero_uid14_fpSinCosXTest_a = fracXIsZero_uid14_fpSinCosXTest_b else "0";

	--expXIsMax_uid12_fpSinCosXTest(LOGICAL,11)@0
    expXIsMax_uid12_fpSinCosXTest_a <= exp_uid9_fpSinCosXTest_b;
    expXIsMax_uid12_fpSinCosXTest_b <= cstAllOWE_uid6_fpSinCosXTest_q;
    expXIsMax_uid12_fpSinCosXTest_q <= "1" when expXIsMax_uid12_fpSinCosXTest_a = expXIsMax_uid12_fpSinCosXTest_b else "0";

	--exc_I_uid15_fpSinCosXTest(LOGICAL,14)@0
    exc_I_uid15_fpSinCosXTest_a <= expXIsMax_uid12_fpSinCosXTest_q;
    exc_I_uid15_fpSinCosXTest_b <= fracXIsZero_uid14_fpSinCosXTest_q;
    exc_I_uid15_fpSinCosXTest_q <= exc_I_uid15_fpSinCosXTest_a and exc_I_uid15_fpSinCosXTest_b;

	--ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem(DUALMEM,3381)
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ia <= exc_I_uid15_fpSinCosXTest_q;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_ia
    );
        ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_q <= ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_iq(0 downto 0);

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor(LOGICAL,3378)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_b <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_q <= not (ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_a or ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_b);

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena(REG,3379)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_nor_q = "1") THEN
                ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd(LOGICAL,3380)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_a <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_sticky_ena_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_b <= en;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_a and ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_b;

	--InvFracXIsZero_uid16_fpSinCosXTest(LOGICAL,15)@0
    InvFracXIsZero_uid16_fpSinCosXTest_a <= fracXIsZero_uid14_fpSinCosXTest_q;
    InvFracXIsZero_uid16_fpSinCosXTest_q <= not InvFracXIsZero_uid16_fpSinCosXTest_a;

	--exc_N_uid17_fpSinCosXTest(LOGICAL,16)@0
    exc_N_uid17_fpSinCosXTest_a <= expXIsMax_uid12_fpSinCosXTest_q;
    exc_N_uid17_fpSinCosXTest_b <= InvFracXIsZero_uid16_fpSinCosXTest_q;
    exc_N_uid17_fpSinCosXTest_q <= exc_N_uid17_fpSinCosXTest_a and exc_N_uid17_fpSinCosXTest_b;

	--ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem(DUALMEM,3371)
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_reset0 <= areset;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ia <= exc_N_uid17_fpSinCosXTest_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_iq,
        address_a => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_aa,
        data_a => ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_ia
    );
        ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_iq(0 downto 0);

	--excRNaN_uid117_fpSinCosXTest(LOGICAL,116)@21
    excRNaN_uid117_fpSinCosXTest_a <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_mem_q;
    excRNaN_uid117_fpSinCosXTest_b <= ld_exc_I_uid15_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_b_replace_mem_q;
    excRNaN_uid117_fpSinCosXTest_q <= excRNaN_uid117_fpSinCosXTest_a or excRNaN_uid117_fpSinCosXTest_b;

	--join_uid140_fpSinCosXTest(BITJOIN,139)@21
    join_uid140_fpSinCosXTest_q <= ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q & yHalfCosXNotOne_uid135_fpSinCosXTest_q & excRNaN_uid117_fpSinCosXTest_q;

	--expSelBitsCos_uid141_fpSinCosXTest(BITJOIN,140)@21
    expSelBitsCos_uid141_fpSinCosXTest_q <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg_q & join_uid140_fpSinCosXTest_q;

	--reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0(REG,1498)@21
    reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q <= expSelBitsCos_uid141_fpSinCosXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expSelectorCos_uid142_fpSinCosXTest(LOOKUP,141)@22
    expSelectorCos_uid142_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSelectorCos_uid142_fpSinCosXTest_q <= "00";
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            CASE (reg_expSelBitsCos_uid141_fpSinCosXTest_0_to_expSelectorCos_uid142_fpSinCosXTest_0_q) IS
                WHEN "0000" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "0001" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "0010" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "0011" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "0100" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "01";
                WHEN "0101" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "0110" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "0111" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "1000" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "01";
                WHEN "1001" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "1010" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "1011" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN "1100" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "01";
                WHEN "1101" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "11";
                WHEN "1110" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "10";
                WHEN "1111" =>  expSelectorCos_uid142_fpSinCosXTest_q <= "00";
                WHEN OTHERS =>
                    expSelectorCos_uid142_fpSinCosXTest_q <= (others => '-');
            END CASE;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg(REG,3415)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt(COUNTER,3414)
    -- every=1, low=0, high=45, step=1, init=1
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i = 44 THEN
                      ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i - 45;
                    ELSE
                        ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_i,6));


	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem(DUALMEM,3413)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ia <= expSelectorCos_uid142_fpSinCosXTest_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_aa <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ab <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q;
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 6,
        numwords_a => 46,
        width_b => 2,
        widthad_b => 6,
        numwords_b => 46,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_ia
    );
        ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_iq(1 downto 0);

	--ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_outputreg(DELAY,3412)
    ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_mem_q, xout => ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--expRPostExcCos_uid144_fpSinCosXTest(MUX,143)@71
    expRPostExcCos_uid144_fpSinCosXTest_s <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_outputreg_q;
    expRPostExcCos_uid144_fpSinCosXTest: PROCESS (expRPostExcCos_uid144_fpSinCosXTest_s, reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2_q)
    BEGIN
            CASE expRPostExcCos_uid144_fpSinCosXTest_s IS
                  WHEN "00" => expRPostExcCos_uid144_fpSinCosXTest_q <= reg_expRCompSin_uid116_fpSinCosXTest_0_to_expRPostExcCos_uid144_fpSinCosXTest_2_q;
                  WHEN "01" => expRPostExcCos_uid144_fpSinCosXTest_q <= cstBias_uid22_fpSinCosXTest_q;
                  WHEN "10" => expRPostExcCos_uid144_fpSinCosXTest_q <= cstAllZWE_uid8_fpSinCosXTest_q;
                  WHEN "11" => expRPostExcCos_uid144_fpSinCosXTest_q <= cstAllOWE_uid6_fpSinCosXTest_q;
                  WHEN OTHERS => expRPostExcCos_uid144_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstNaNwF_uid32_fpSinCosXTest(CONSTANT,31)
    cstNaNwF_uid32_fpSinCosXTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracRCompCos_uid115_fpSinCosXTest(BITSELECT,114)@70
    fracRCompCos_uid115_fpSinCosXTest_in <= expFracRCos_uid114_fpSinCosXTest_q(52 downto 0);
    fracRCompCos_uid115_fpSinCosXTest_b <= fracRCompCos_uid115_fpSinCosXTest_in(52 downto 1);

	--reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2(REG,1496)@70
    reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2_q <= fracRCompCos_uid115_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor(LOGICAL,3881)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_b <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_q <= not (ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_a or ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_b);

	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_mem_top(CONSTANT,3877)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_mem_top_q <= "0101110";

	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp(LOGICAL,3878)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_a <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_mem_top_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_q);
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_q <= "1" when ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_a = ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_b else "0";

	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmpReg(REG,3879)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmpReg_q <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena(REG,3882)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_nor_q = "1") THEN
                ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena_q <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd(LOGICAL,3883)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_a <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_sticky_ena_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_b <= en;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_q <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_a and ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_b;

	--rZOrOne_uid137_fpSinCosXTest(LOGICAL,136)@21
    rZOrOne_uid137_fpSinCosXTest_a <= yHalfCosXNotOne_uid135_fpSinCosXTest_q;
    rZOrOne_uid137_fpSinCosXTest_b <= ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg_q;
    rZOrOne_uid137_fpSinCosXTest_c <= ld_cosXIsOneXRR_uid42_fpSinCosXTest_n_to_rZOrOne_uid137_fpSinCosXTest_c_q;
    rZOrOne_uid137_fpSinCosXTest_q <= rZOrOne_uid137_fpSinCosXTest_a or rZOrOne_uid137_fpSinCosXTest_b or rZOrOne_uid137_fpSinCosXTest_c;

	--join_uid138_fpSinCosXTest(BITJOIN,137)@21
    join_uid138_fpSinCosXTest_q <= excRNaN_uid117_fpSinCosXTest_q & rZOrOne_uid137_fpSinCosXTest_q;

	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_inputreg(DELAY,3873)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => join_uid138_fpSinCosXTest_q, xout => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_wrreg(REG,3876)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_wrreg_q <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt(COUNTER,3875)
    -- every=1, low=0, high=46, step=1, init=1
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i = 45 THEN
                      ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_eq = '1') THEN
                        ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i - 46;
                    ELSE
                        ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_i,6));


	--ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem(DUALMEM,3874)
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_reset0 <= areset;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ia <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_inputreg_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_aa <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_wrreg_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ab <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_rdcnt_q;
    ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 6,
        numwords_a => 47,
        width_b => 2,
        widthad_b => 6,
        numwords_b => 47,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_iq,
        address_a => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_aa,
        data_a => ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_ia
    );
        ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_q <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_iq(1 downto 0);

	--reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1(REG,1497)@70
    reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_q <= ld_join_uid138_fpSinCosXTest_q_to_reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostExcCos_uid139_fpSinCosXTest(MUX,138)@71
    fracRPostExcCos_uid139_fpSinCosXTest_s <= reg_join_uid138_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_1_q;
    fracRPostExcCos_uid139_fpSinCosXTest: PROCESS (fracRPostExcCos_uid139_fpSinCosXTest_s, reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2_q)
    BEGIN
            CASE fracRPostExcCos_uid139_fpSinCosXTest_s IS
                  WHEN "00" => fracRPostExcCos_uid139_fpSinCosXTest_q <= reg_fracRCompCos_uid115_fpSinCosXTest_0_to_fracRPostExcCos_uid139_fpSinCosXTest_2_q;
                  WHEN "01" => fracRPostExcCos_uid139_fpSinCosXTest_q <= cstAllZWF_uid7_fpSinCosXTest_q;
                  WHEN "10" => fracRPostExcCos_uid139_fpSinCosXTest_q <= cstNaNwF_uid32_fpSinCosXTest_q;
                  WHEN "11" => fracRPostExcCos_uid139_fpSinCosXTest_q <= cstNaNwF_uid32_fpSinCosXTest_q;
                  WHEN OTHERS => fracRPostExcCos_uid139_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpCos_uid156_fpSinCosXTest(BITJOIN,155)@71
    fpCos_uid156_fpSinCosXTest_q <= ld_signRCos_uid155_fpSinCosXTest_q_to_fpCos_uid156_fpSinCosXTest_c_outputreg_q & expRPostExcCos_uid144_fpSinCosXTest_q & fracRPostExcCos_uid139_fpSinCosXTest_q;

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor(LOGICAL,3409)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_b <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_q <= not (ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_a or ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_b);

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_mem_top(CONSTANT,3405)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_mem_top_q <= "0110000";

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp(LOGICAL,3406)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_a <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_mem_top_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_q);
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_q <= "1" when ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_a = ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_b else "0";

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmpReg(REG,3407)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmpReg_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena(REG,3410)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_nor_q = "1") THEN
                ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd(LOGICAL,3411)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_a <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_sticky_ena_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_b <= en;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_a and ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_b;

	--cstBiasMwShiftM2_uid25_fpSinCosXTest(CONSTANT,24)
    cstBiasMwShiftM2_uid25_fpSinCosXTest_q <= "01111100010";

	--sinXIsXRR_uid41_fpSinCosXTest(COMPARE,40)@20
    sinXIsXRR_uid41_fpSinCosXTest_cin <= GND_q;
    sinXIsXRR_uid41_fpSinCosXTest_a <= STD_LOGIC_VECTOR("00" & cstBiasMwShiftM2_uid25_fpSinCosXTest_q) & '0';
    sinXIsXRR_uid41_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00" & reg_expXRR_uid38_fpSinCosXTest_0_to_sinXIsXRR_uid41_fpSinCosXTest_1_q) & sinXIsXRR_uid41_fpSinCosXTest_cin(0);
            sinXIsXRR_uid41_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sinXIsXRR_uid41_fpSinCosXTest_a) - UNSIGNED(sinXIsXRR_uid41_fpSinCosXTest_b));
    sinXIsXRR_uid41_fpSinCosXTest_n(0) <= not sinXIsXRR_uid41_fpSinCosXTest_o(13);


	--InvSinXIsXRR_uid128_fpSinCosXTest(LOGICAL,127)@20
    InvSinXIsXRR_uid128_fpSinCosXTest_a <= sinXIsXRR_uid41_fpSinCosXTest_n;
    InvSinXIsXRR_uid128_fpSinCosXTest_q <= not InvSinXIsXRR_uid128_fpSinCosXTest_a;

	--signComp_uid129_fpSinCosXTest(LOGICAL,128)@20
    signComp_uid129_fpSinCosXTest_a <= InvSinXIsXRR_uid128_fpSinCosXTest_q;
    signComp_uid129_fpSinCosXTest_b <= InvSinXIsX_uid127_fpSinCosXTest_q;
    signComp_uid129_fpSinCosXTest_c <= intXParity_uid49_fpSinCosXTest_b;
    signComp_uid129_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            signComp_uid129_fpSinCosXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            signComp_uid129_fpSinCosXTest_q <= signComp_uid129_fpSinCosXTest_a and signComp_uid129_fpSinCosXTest_b and signComp_uid129_fpSinCosXTest_c;
        END IF;
    END PROCESS;



	--signX_uid37_fpSinCosXTest(BITSELECT,36)@0
    signX_uid37_fpSinCosXTest_in <= xIn_0;
    signX_uid37_fpSinCosXTest_b <= signX_uid37_fpSinCosXTest_in(63 downto 63);

	--ld_signX_uid37_fpSinCosXTest_b_to_reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_a(DELAY,3211)@0
    ld_signX_uid37_fpSinCosXTest_b_to_reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 20 )
    PORT MAP ( xin => signX_uid37_fpSinCosXTest_b, xout => ld_signX_uid37_fpSinCosXTest_b_to_reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1(REG,1428)@20
    reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_q <= ld_signX_uid37_fpSinCosXTest_b_to_reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--signR_uid130_fpSinCosXTest(LOGICAL,129)@21
    signR_uid130_fpSinCosXTest_a <= reg_signX_uid37_fpSinCosXTest_0_to_signR_uid130_fpSinCosXTest_1_q;
    signR_uid130_fpSinCosXTest_b <= signComp_uid129_fpSinCosXTest_q;
    signR_uid130_fpSinCosXTest_q <= signR_uid130_fpSinCosXTest_a xor signR_uid130_fpSinCosXTest_b;

	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_wrreg(REG,3404)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_wrreg_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt(COUNTER,3403)
    -- every=1, low=0, high=48, step=1, init=1
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i = 47 THEN
                      ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i - 48;
                    ELSE
                        ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_i,6));


	--ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem(DUALMEM,3402)
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ia <= signR_uid130_fpSinCosXTest_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_aa <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_wrreg_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ab <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_rdcnt_q;
    ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 49,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 49,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_ia
    );
        ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_iq(0 downto 0);

	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor(LOGICAL,3860)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_b <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_q <= not (ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_a or ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_b);

	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena(REG,3861)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_nor_q = "1") THEN
                ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd(LOGICAL,3862)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_a <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_sticky_ena_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_b <= en;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_q <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_a and ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_b;

	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor(LOGICAL,3911)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_b <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_q <= not (ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_a or ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_b);

	--ld_xIn_v_to_xOut_v_split_0_mem_top(CONSTANT,3887)
    ld_xIn_v_to_xOut_v_split_0_mem_top_q <= "0111111";

	--ld_xIn_v_to_xOut_v_split_0_cmp(LOGICAL,3888)
    ld_xIn_v_to_xOut_v_split_0_cmp_a <= ld_xIn_v_to_xOut_v_split_0_mem_top_q;
    ld_xIn_v_to_xOut_v_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q);
    ld_xIn_v_to_xOut_v_split_0_cmp_q <= "1" when ld_xIn_v_to_xOut_v_split_0_cmp_a = ld_xIn_v_to_xOut_v_split_0_cmp_b else "0";

	--ld_xIn_v_to_xOut_v_split_0_cmpReg(REG,3889)
    ld_xIn_v_to_xOut_v_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_v_to_xOut_v_split_0_cmpReg_q <= ld_xIn_v_to_xOut_v_split_0_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena(REG,3912)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_nor_q = "1") THEN
                ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena_q <= ld_xIn_v_to_xOut_v_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd(LOGICAL,3913)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_a <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_sticky_ena_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_b <= en;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_q <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_a and ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_b;

	--ld_xIn_v_to_xOut_v_split_0_replace_wrreg(REG,3886)
    ld_xIn_v_to_xOut_v_split_0_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_v_to_xOut_v_split_0_replace_wrreg_q <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_split_0_replace_rdcnt(COUNTER,3885)
    -- every=1, low=0, high=63, step=1, init=1
    ld_xIn_v_to_xOut_v_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_i,6));


	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem(DUALMEM,3904)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_reset0 <= areset;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ia <= exp_uid9_fpSinCosXTest_b;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_wrreg_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_iq,
        address_a => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_aa,
        data_a => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_ia
    );
        ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_q <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_iq(10 downto 0);

	--ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem(DUALMEM,3853)
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_reset0 <= areset;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ia <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_split_0_replace_mem_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q;
    ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 11,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_iq,
        address_a => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_aa,
        data_a => ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_ia
    );
        ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_q <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_iq(10 downto 0);

	--reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3(REG,1427)@70
    reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_q <= ld_exp_uid9_fpSinCosXTest_b_to_reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor(LOGICAL,3839)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_b <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_q <= not (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_a or ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_b);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_mem_top(CONSTANT,3835)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_mem_top_q <= "0101111";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp(LOGICAL,3836)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_mem_top_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_q);
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_q <= "1" when ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_a = ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_b else "0";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmpReg(REG,3837)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmpReg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena(REG,3840)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_nor_q = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd(LOGICAL,3841)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_b <= en;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_a and ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_b;

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_wrreg(REG,3834)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_wrreg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt(COUNTER,3833)
    -- every=1, low=0, high=47, step=1, init=1
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i = 46 THEN
                      ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_eq = '1') THEN
                        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i - 47;
                    ELSE
                        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_i,6));


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem(DUALMEM,3832)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_reset0 <= areset;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ia <= sinXIsXRR_uid41_fpSinCosXTest_n;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_wrreg_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_rdcnt_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 48,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 48,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_iq,
        address_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_aa,
        data_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_ia
    );
        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_iq(0 downto 0);

	--reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1(REG,1423)@69
    reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor(LOGICAL,3357)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_b <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_q <= not (ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_a or ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_b);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top(CONSTANT,3300)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top_q <= "0101001";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp(LOGICAL,3301)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_mem_top_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q);
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_q <= "1" when ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_a = ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_b else "0";

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg(REG,3302)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena(REG,3358)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_nor_q = "1") THEN
                ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd(LOGICAL,3359)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_a <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_sticky_ena_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_b <= en;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_a and ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_b;

	--oFracXRRSmallXRR_uid90_fpSinCosXTest(BITSELECT,89)@20
    oFracXRRSmallXRR_uid90_fpSinCosXTest_in <= oFracXRR_uid43_uid43_fpSinCosXTest_q;
    oFracXRRSmallXRR_uid90_fpSinCosXTest_b <= oFracXRRSmallXRR_uid90_fpSinCosXTest_in(64 downto 10);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg(REG,3299)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt(COUNTER,3298)
    -- every=1, low=0, high=41, step=1, init=1
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i = 40 THEN
                      ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i - 41;
                    ELSE
                        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_i,6));


	--ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem(DUALMEM,3350)
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ia <= oFracXRRSmallXRR_uid90_fpSinCosXTest_b;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q;
    ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 55,
        widthad_a => 6,
        numwords_a => 42,
        width_b => 55,
        widthad_b => 6,
        numwords_b => 42,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_ia
    );
        ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_iq(54 downto 0);

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b(BITSELECT,1095)@60
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_in(139 downto 139);

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b(BITSELECT,1074)@51
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_in(139 downto 139);

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b(BITSELECT,1053)@42
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b_in <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b_in(101 downto 101);

	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor(LOGICAL,3768)
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_b <= ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena_q;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_q <= not (ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_a or ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_b);

	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena(REG,3769)
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_nor_q = "1") THEN
                ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena_q <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd(LOGICAL,3770)
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_a <= ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_sticky_ena_q;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_b <= en;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_q <= ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_a and ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_b;

	--zSin_uid60_fpSinCosXTest(MUX,59)@24
    zSin_uid60_fpSinCosXTest_s <= cmpYToOneMinusY_uid57_fpSinCosXTest_p2_of_2_c;
    zSin_uid60_fpSinCosXTest: PROCESS (zSin_uid60_fpSinCosXTest_s, reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q, reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q)
    BEGIN
            CASE zSin_uid60_fpSinCosXTest_s IS
                  WHEN "0" => zSin_uid60_fpSinCosXTest_q <= reg_zSinYBottom_uid59_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_2_q;
                  WHEN "1" => zSin_uid60_fpSinCosXTest_q <= reg_zSinOMyBottom_uid58_fpSinCosXTest_0_to_zSin_uid60_fpSinCosXTest_3_q;
                  WHEN OTHERS => zSin_uid60_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--addr_uid81_fpSinCosXTest(BITSELECT,80)@24
    addr_uid81_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q;
    addr_uid81_fpSinCosXTest_b <= addr_uid81_fpSinCosXTest_in(90 downto 84);

	--memoryC5_uid446_tableGensinPiZ(LOOKUP,445)@24
    memoryC5_uid446_tableGensinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            memoryC5_uid446_tableGensinPiZ_q <= "111111111000110111";
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            CASE (addr_uid81_fpSinCosXTest_b) IS
                WHEN "0000000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111111000110111";
                WHEN "0000001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111101001111100";
                WHEN "0000010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111011100000011";
                WHEN "0000011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111111001110000011";
                WHEN "0000100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110111111010110";
                WHEN "0000101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110110001001110";
                WHEN "0000110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110100010101100";
                WHEN "0000111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110010011111010";
                WHEN "0001000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111110000110011001";
                WHEN "0001001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101110111111001";
                WHEN "0001010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101101000110011";
                WHEN "0001011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101011010111010";
                WHEN "0001100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111101001100100111";
                WHEN "0001101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100111110110001";
                WHEN "0001110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100110000011101";
                WHEN "0001111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100100010110111";
                WHEN "0010000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100010011111110";
                WHEN "0010001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111100000101011110";
                WHEN "0010010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011110111100000";
                WHEN "0010011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011101010001111";
                WHEN "0010100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011011011000010";
                WHEN "0010101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111011001101001010";
                WHEN "0010110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010111110100100";
                WHEN "0010111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010110010001110";
                WHEN "0011000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010100011010101";
                WHEN "0011001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010010101100010";
                WHEN "0011010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111010001000101101";
                WHEN "0011011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001111010000111";
                WHEN "0011100" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001101011110011";
                WHEN "0011101" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001011110001001";
                WHEN "0011110" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001010001100010";
                WHEN "0011111" =>  memoryC5_uid446_tableGensinPiZ_q <= "111001000010101110";
                WHEN "0100000" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000110110001101";
                WHEN "0100001" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000101000010010";
                WHEN "0100010" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000011010010111";
                WHEN "0100011" =>  memoryC5_uid446_tableGensinPiZ_q <= "111000001101011101";
                WHEN "0100100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111111111110000";
                WHEN "0100101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111110011010101";
                WHEN "0100110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111100101100001";
                WHEN "0100111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111011000110010";
                WHEN "0101000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110111001100000101";
                WHEN "0101001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110111110011100";
                WHEN "0101010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110110010100011";
                WHEN "0101011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110100100101111";
                WHEN "0101100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110010111110100";
                WHEN "0101101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110110001011010011";
                WHEN "0101110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101111111010100";
                WHEN "0101111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101110010100001";
                WHEN "0110000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101100110011111";
                WHEN "0110001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101011001001111";
                WHEN "0110010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101001101011000";
                WHEN "0110011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110101000000011000";
                WHEN "0110100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100110100010010";
                WHEN "0110101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100101000111101";
                WHEN "0110110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100011100100101";
                WHEN "0110111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100010000100101";
                WHEN "0111000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110100000101000111";
                WHEN "0111001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011111001010111";
                WHEN "0111010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011101101101011";
                WHEN "0111011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011100001100110";
                WHEN "0111100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011010111100000";
                WHEN "0111101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011001011001101";
                WHEN "0111110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110011000000110110";
                WHEN "0111111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010110100011010";
                WHEN "1000000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010101001110110";
                WHEN "1000001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010011111000000";
                WHEN "1000010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010010011101100";
                WHEN "1000011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110010001000100110";
                WHEN "1000100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001111110011000";
                WHEN "1000101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001110011101001";
                WHEN "1000110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001101001001101";
                WHEN "1000111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001011110111100";
                WHEN "1001000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001010101100011";
                WHEN "1001001" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001001011000110";
                WHEN "1001010" =>  memoryC5_uid446_tableGensinPiZ_q <= "110001000000101001";
                WHEN "1001011" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000110111000110";
                WHEN "1001100" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000101100001100";
                WHEN "1001101" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000100011100100";
                WHEN "1001110" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000011001101010";
                WHEN "1001111" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000001111101100";
                WHEN "1010000" =>  memoryC5_uid446_tableGensinPiZ_q <= "110000000110100011";
                WHEN "1010001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111111110011001";
                WHEN "1010010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111110101011001";
                WHEN "1010011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111101011001101";
                WHEN "1010100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111100010110111";
                WHEN "1010101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111011010001000";
                WHEN "1010110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111010001010101";
                WHEN "1010111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111001000100101";
                WHEN "1011000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101111000000101101";
                WHEN "1011001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110111000001010";
                WHEN "1011010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110110000010011";
                WHEN "1011011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110101000011100";
                WHEN "1011100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110100000111000";
                WHEN "1011101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110011000111111";
                WHEN "1011110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110010001110011";
                WHEN "1011111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110001010011101";
                WHEN "1100000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101110000001110111";
                WHEN "1100001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101111011011100";
                WHEN "1100010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101110100000110";
                WHEN "1100011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101101101011010";
                WHEN "1100100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101100110101011";
                WHEN "1100101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101100000010000";
                WHEN "1100110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101011000111001";
                WHEN "1100111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101010011100100";
                WHEN "1101000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101001101000101";
                WHEN "1101001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101000110011001";
                WHEN "1101010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101101000000000001";
                WHEN "1101011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100111010010000";
                WHEN "1101100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100110101000010";
                WHEN "1101101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100110000000001";
                WHEN "1101110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100101001100011";
                WHEN "1101111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100100101110101";
                WHEN "1110000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100100000010100";
                WHEN "1110001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100011010100111";
                WHEN "1110010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100010110011001";
                WHEN "1110011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100010001110100";
                WHEN "1110100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100001101001100";
                WHEN "1110101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100001000010001";
                WHEN "1110110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101100000011110101";
                WHEN "1110111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011111111110010";
                WHEN "1111000" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011111100100100";
                WHEN "1111001" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011111000100000";
                WHEN "1111010" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011110100011101";
                WHEN "1111011" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011110001010010";
                WHEN "1111100" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011101101100010";
                WHEN "1111101" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011101010101111";
                WHEN "1111110" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011100111011001";
                WHEN "1111111" =>  memoryC5_uid446_tableGensinPiZ_q <= "101011100100010110";
                WHEN OTHERS =>
                    memoryC5_uid446_tableGensinPiZ_q <= (others => '-');
            END CASE;
        END IF;
    END PROCESS;


	--zPsinPiZ_uid84_fpSinCosXTest(BITSELECT,83)@24
    zPsinPiZ_uid84_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q(83 downto 0);
    zPsinPiZ_uid84_fpSinCosXTest_b <= zPsinPiZ_uid84_fpSinCosXTest_in(83 downto 39);

	--yT1_uid453_polyEvalsinPiZ(BITSELECT,452)@24
    yT1_uid453_polyEvalsinPiZ_in <= zPsinPiZ_uid84_fpSinCosXTest_b;
    yT1_uid453_polyEvalsinPiZ_b <= yT1_uid453_polyEvalsinPiZ_in(44 downto 27);

	--reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0(REG,1365)@24
    reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q <= yT1_uid453_polyEvalsinPiZ_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid714_pT1_uid454_polyEvalsinPiZ(MULT,713)@25
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a <= '0' & reg_yT1_uid453_polyEvalsinPiZ_0_to_prodXY_uid714_pT1_uid454_polyEvalsinPiZ_0_q;
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b <= memoryC5_uid446_tableGensinPiZ_q;
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ_reset <= areset;

    prodXY_uid714_pT1_uid454_polyEvalsinPiZ_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 19,
    lpm_widthb => 18,
    lpm_widthp => 37,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid714_pT1_uid454_polyEvalsinPiZ_a,
    datab => prodXY_uid714_pT1_uid454_polyEvalsinPiZ_b,
    clken => en(0),
    aclr => prodXY_uid714_pT1_uid454_polyEvalsinPiZ_reset,
    clock => clk,
    result => prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1
    );
    prodXY_uid714_pT1_uid454_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q <= prodXY_uid714_pT1_uid454_polyEvalsinPiZ_s1(35 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ(BITSELECT,714)@29
    prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_in <= prodXY_uid714_pT1_uid454_polyEvalsinPiZ_q;
    prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b <= prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_in(35 downto 17);

	--highBBits_uid456_polyEvalsinPiZ(BITSELECT,455)@29
    highBBits_uid456_polyEvalsinPiZ_in <= prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b;
    highBBits_uid456_polyEvalsinPiZ_b <= highBBits_uid456_polyEvalsinPiZ_in(18 downto 1);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor(LOGICAL,3621)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena(REG,3622)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd(LOGICAL,3623)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem(DUALMEM,3614)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 7,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC4_uid445_tableGensinPiZ(LOOKUP,444)@29
    memoryC4_uid445_tableGensinPiZ: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001101100110010001";
                WHEN "0000001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001101000011100001";
                WHEN "0000010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001011010110010100";
                WHEN "0000011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011001000100001101111";
                WHEN "0000100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100011000100100111000100";
                WHEN "0000101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010111111100010101011";
                WHEN "0000110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010111001010111111101";
                WHEN "0000111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010110010000110011001";
                WHEN "0001000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010101001101001001111";
                WHEN "0001001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010100000000111001010";
                WHEN "0001010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010010101011111100011";
                WHEN "0001011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100010001001101100111101";
                WHEN "0001100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001111100110100001000";
                WHEN "0001101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001101110110011000000";
                WHEN "0001110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001011111101100000000";
                WHEN "0001111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100001001111011011111010";
                WHEN "0010000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000111110001000100001";
                WHEN "0010001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000101011101101000111";
                WHEN "0010010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000011000001001101000";
                WHEN "0010011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010100000000011011110001010";
                WHEN "0010100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011111101101110001001011";
                WHEN "0010101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011111010110111010110011";
                WHEN "0010110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011110111111000000000111";
                WHEN "0010111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011110100101111001111001";
                WHEN "0011000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011110001011110100101010";
                WHEN "0011001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011101110000100111011000";
                WHEN "0011010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011101010100010010000010";
                WHEN "0011011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011100110110111100100001";
                WHEN "0011100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011100011000100001100010";
                WHEN "0011101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011011111001000000010001";
                WHEN "0011110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011011011000010111111111";
                WHEN "0011111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011010110110110001100100";
                WHEN "0100000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011010010100000001001001";
                WHEN "0100001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011001110000010001010010";
                WHEN "0100010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011001001011011101111011";
                WHEN "0100011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010011000100101100101000000";
                WHEN "0100100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010111111110101011011010";
                WHEN "0100101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010111010110101100000000";
                WHEN "0100110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010110101101101110011111";
                WHEN "0100111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010110000011101100011001";
                WHEN "0101000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010101011000101000101000";
                WHEN "0101001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010100101100100110000001";
                WHEN "0101010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010011111111011110010101";
                WHEN "0101011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010011010001011011000010";
                WHEN "0101100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010010100010010101100000";
                WHEN "0101101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010001110010001111001110";
                WHEN "0101110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010001000001000111101100";
                WHEN "0101111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010010000001111000011101111";
                WHEN "0110000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001111011011111111010010";
                WHEN "0110001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001110100111111111100000";
                WHEN "0110010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001101110010111110010100";
                WHEN "0110011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001100111101000010110110";
                WHEN "0110100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001100000110000111110110";
                WHEN "0110101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001011001110001110001011";
                WHEN "0110110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001010010101011011000001";
                WHEN "0110111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001001011011101010111110";
                WHEN "0111000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010001000100000111110010110";
                WHEN "0111001" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000111100101010111101011";
                WHEN "0111010" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000110101000110110010111";
                WHEN "0111011" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000101101011011100001110";
                WHEN "0111100" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000100101101000011000100";
                WHEN "0111101" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000011101101110110110111";
                WHEN "0111110" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000010101101101100110110";
                WHEN "0111111" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000001101100110000001101";
                WHEN "1000000" =>  memoryC4_uid445_tableGensinPiZ_q <= "010000000101010110110111111";
                WHEN "1000001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111111101000000111100101";
                WHEN "1000010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111110100100100010101010";
                WHEN "1000011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111101100000000111001100";
                WHEN "1000100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111100011010110011100110";
                WHEN "1000101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111011010100101100010101";
                WHEN "1000110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111010001101110000000011";
                WHEN "1000111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001111001000101111110111111";
                WHEN "1001000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110111111101011000001001";
                WHEN "1001001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110110110100000001001010";
                WHEN "1001010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110101101001111000010101";
                WHEN "1001011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110100011110111010100011";
                WHEN "1001100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110011010011001111100000";
                WHEN "1001101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110010000110101101101000";
                WHEN "1001110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001110000111001011111000100";
                WHEN "1001111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101111101011100001001101";
                WHEN "1010000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101110011100110010001101";
                WHEN "1010001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101101001101010001111111";
                WHEN "1010010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101011111101000110011001";
                WHEN "1010011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101010101100010000101001";
                WHEN "1010100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101001011010101001100000";
                WHEN "1010101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001101000001000010111011111";
                WHEN "1010110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100110110101011010010000";
                WHEN "1010111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100101100001110010010111";
                WHEN "1011000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100100001101011101111001";
                WHEN "1011001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100010111000100001100110";
                WHEN "1011010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100001100010111010110000";
                WHEN "1011011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001100000001100101011110010";
                WHEN "1011100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011110110101110100010000";
                WHEN "1011101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011101011110010111000001";
                WHEN "1011110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011100000110010001011100";
                WHEN "1011111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011010101101100110110001";
                WHEN "1100000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001011001010100011010010100";
                WHEN "1100001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010111111010100100000000";
                WHEN "1100010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010110100000001100100001";
                WHEN "1100011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010101000101001111111111";
                WHEN "1100100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010011101001110001110100";
                WHEN "1100101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010010001101110000111011";
                WHEN "1100110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001010000110001010010000101";
                WHEN "1100111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001111010100001101001011";
                WHEN "1101000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001101110110101011110111";
                WHEN "1101001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001100011000101100010110";
                WHEN "1101010" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001010111010001110000000";
                WHEN "1101011" =>  memoryC4_uid445_tableGensinPiZ_q <= "001001001011011010000100110";
                WHEN "1101100" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000111111011110100110110";
                WHEN "1101101" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000110011011111100011011";
                WHEN "1101110" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000100111011101101000000";
                WHEN "1101111" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000011011010111011010111";
                WHEN "1110000" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000001111001110100101111";
                WHEN "1110001" =>  memoryC4_uid445_tableGensinPiZ_q <= "001000000011000010101011011";
                WHEN "1110010" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111110110110011001011111";
                WHEN "1110011" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111101010100000111010110";
                WHEN "1110100" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111011110001011101111011";
                WHEN "1110101" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111010001110011111001001";
                WHEN "1110110" =>  memoryC4_uid445_tableGensinPiZ_q <= "000111000101011001001110011";
                WHEN "1110111" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110111000111011110001110";
                WHEN "1111000" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110101100011011100110000";
                WHEN "1111001" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110011111111001010001010";
                WHEN "1111010" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110010011010100100110001";
                WHEN "1111011" =>  memoryC4_uid445_tableGensinPiZ_q <= "000110000110101101011010111";
                WHEN "1111100" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101111010000100010001101";
                WHEN "1111101" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101101101011000110010100";
                WHEN "1111110" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101100000101011100010000";
                WHEN "1111111" =>  memoryC4_uid445_tableGensinPiZ_q <= "000101010011111100010110100";
                WHEN OTHERS =>
                    memoryC4_uid445_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid457_polyEvalsinPiZ(ADD,456)@29
    sumAHighB_uid457_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((27 downto 27 => memoryC4_uid445_tableGensinPiZ_q(26)) & memoryC4_uid445_tableGensinPiZ_q);
    sumAHighB_uid457_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((27 downto 18 => highBBits_uid456_polyEvalsinPiZ_b(17)) & highBBits_uid456_polyEvalsinPiZ_b);
            sumAHighB_uid457_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid457_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid457_polyEvalsinPiZ_b));
    sumAHighB_uid457_polyEvalsinPiZ_q <= sumAHighB_uid457_polyEvalsinPiZ_o(27 downto 0);


	--lowRangeB_uid455_polyEvalsinPiZ(BITSELECT,454)@29
    lowRangeB_uid455_polyEvalsinPiZ_in <= prodXYTruncFR_uid715_pT1_uid454_polyEvalsinPiZ_b(0 downto 0);
    lowRangeB_uid455_polyEvalsinPiZ_b <= lowRangeB_uid455_polyEvalsinPiZ_in(0 downto 0);

	--s1_uid455_uid458_polyEvalsinPiZ(BITJOIN,457)@29
    s1_uid455_uid458_polyEvalsinPiZ_q <= sumAHighB_uid457_polyEvalsinPiZ_q & lowRangeB_uid455_polyEvalsinPiZ_b;

	--reg_s1_uid455_uid458_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_1(REG,1366)@29
    reg_s1_uid455_uid458_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid455_uid458_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_1_q <= "00000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid455_uid458_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_1_q <= s1_uid455_uid458_polyEvalsinPiZ_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor(LOGICAL,3829)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_b <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_q <= not (ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_a or ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_b);

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena(REG,3830)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_nor_q = "1") THEN
                ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd(LOGICAL,3831)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_a <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_sticky_ena_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_b <= en;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_a and ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_b;

	--yT2_uid459_polyEvalsinPiZ(BITSELECT,458)@24
    yT2_uid459_polyEvalsinPiZ_in <= zPsinPiZ_uid84_fpSinCosXTest_b;
    yT2_uid459_polyEvalsinPiZ_b <= yT2_uid459_polyEvalsinPiZ_in(44 downto 18);

	--ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem(DUALMEM,3822)
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_reset0 <= areset;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ia <= yT2_uid459_polyEvalsinPiZ_b;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_wrreg_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC4_uid445_tableGensinPiZ_a_replace_rdcnt_q;
    ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_iq,
        address_a => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_aa,
        data_a => ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_ia
    );
        ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_iq(26 downto 0);

	--reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0(REG,1367)@29
    reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_q <= ld_yT2_uid459_polyEvalsinPiZ_b_to_reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid717_pT2_uid460_polyEvalsinPiZ(MULT,716)@30
    prodXY_uid717_pT2_uid460_polyEvalsinPiZ_a <= '0' & reg_yT2_uid459_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_0_q;
    prodXY_uid717_pT2_uid460_polyEvalsinPiZ_b <= reg_s1_uid455_uid458_polyEvalsinPiZ_0_to_prodXY_uid717_pT2_uid460_polyEvalsinPiZ_1_q;
    prodXY_uid717_pT2_uid460_polyEvalsinPiZ_reset <= areset;

    prodXY_uid717_pT2_uid460_polyEvalsinPiZ_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 28,
    lpm_widthb => 29,
    lpm_widthp => 57,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid717_pT2_uid460_polyEvalsinPiZ_a,
    datab => prodXY_uid717_pT2_uid460_polyEvalsinPiZ_b,
    clken => en(0),
    aclr => prodXY_uid717_pT2_uid460_polyEvalsinPiZ_reset,
    clock => clk,
    result => prodXY_uid717_pT2_uid460_polyEvalsinPiZ_s1
    );
    prodXY_uid717_pT2_uid460_polyEvalsinPiZ: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid717_pT2_uid460_polyEvalsinPiZ_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid717_pT2_uid460_polyEvalsinPiZ_q <= prodXY_uid717_pT2_uid460_polyEvalsinPiZ_s1(55 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ(BITSELECT,717)@34
    prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_in <= prodXY_uid717_pT2_uid460_polyEvalsinPiZ_q;
    prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_b <= prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_in(55 downto 26);

	--highBBits_uid462_polyEvalsinPiZ(BITSELECT,461)@34
    highBBits_uid462_polyEvalsinPiZ_in <= prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_b;
    highBBits_uid462_polyEvalsinPiZ_b <= highBBits_uid462_polyEvalsinPiZ_in(29 downto 1);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor(LOGICAL,3611)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena(REG,3612)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd(LOGICAL,3613)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem(DUALMEM,3604)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 7,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC3_uid444_tableGensinPiZ(LOOKUP,443)@34
    memoryC3_uid444_tableGensinPiZ: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC3_uid444_tableGensinPiZ_q <= "111111111111111111111111110111011100";
                WHEN "0000001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000000010100011001101010000111010100";
                WHEN "0000010" =>  memoryC3_uid444_tableGensinPiZ_q <= "000000101000110011001011011100011110";
                WHEN "0000011" =>  memoryC3_uid444_tableGensinPiZ_q <= "000000111101001100011010110001101000";
                WHEN "0000100" =>  memoryC3_uid444_tableGensinPiZ_q <= "000001010001100101001111000110000011";
                WHEN "0000101" =>  memoryC3_uid444_tableGensinPiZ_q <= "000001100101111101011111100010011000";
                WHEN "0000110" =>  memoryC3_uid444_tableGensinPiZ_q <= "000001111010010101000011000000000011";
                WHEN "0000111" =>  memoryC3_uid444_tableGensinPiZ_q <= "000010001110101011110000100010001011";
                WHEN "0001000" =>  memoryC3_uid444_tableGensinPiZ_q <= "000010100011000001011111010101110011";
                WHEN "0001001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000010110111010110000110001111011111";
                WHEN "0001010" =>  memoryC3_uid444_tableGensinPiZ_q <= "000011001011101001011100010010111100";
                WHEN "0001011" =>  memoryC3_uid444_tableGensinPiZ_q <= "000011011111111011011000110000001100";
                WHEN "0001100" =>  memoryC3_uid444_tableGensinPiZ_q <= "000011110100001011110010100001111000";
                WHEN "0001101" =>  memoryC3_uid444_tableGensinPiZ_q <= "000100001000011010100000110001000100";
                WHEN "0001110" =>  memoryC3_uid444_tableGensinPiZ_q <= "000100011100100111011010011111100101";
                WHEN "0001111" =>  memoryC3_uid444_tableGensinPiZ_q <= "000100110000110010010110111011000000";
                WHEN "0010000" =>  memoryC3_uid444_tableGensinPiZ_q <= "000101000100111011001100111111100110";
                WHEN "0010001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000101011001000001110100000000001100";
                WHEN "0010010" =>  memoryC3_uid444_tableGensinPiZ_q <= "000101101101000110000011000110101110";
                WHEN "0010011" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110000001000111110001011101011110";
                WHEN "0010100" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110010101000110110110000101111011";
                WHEN "0010101" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110101001000011001000011011101111";
                WHEN "0010110" =>  memoryC3_uid444_tableGensinPiZ_q <= "000110111100111100011111100101011000";
                WHEN "0010111" =>  memoryC3_uid444_tableGensinPiZ_q <= "000111010000110010110011000000010100";
                WHEN "0011000" =>  memoryC3_uid444_tableGensinPiZ_q <= "000111100100100101111001100111010101";
                WHEN "0011001" =>  memoryC3_uid444_tableGensinPiZ_q <= "000111111000010101101010111110100001";
                WHEN "0011010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001000001100000001111110011100010010";
                WHEN "0011011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001000011111101010101011000111011001";
                WHEN "0011100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001000110011001111101000100010111101";
                WHEN "0011101" =>  memoryC3_uid444_tableGensinPiZ_q <= "001001000110110000101110001011000000";
                WHEN "0011110" =>  memoryC3_uid444_tableGensinPiZ_q <= "001001011010001101110011011101001001";
                WHEN "0011111" =>  memoryC3_uid444_tableGensinPiZ_q <= "001001101101100110101111100110100010";
                WHEN "0100000" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010000000111011011010011110100111";
                WHEN "0100001" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010010100001011101011010010010111";
                WHEN "0100010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010100111010111011001101111010011";
                WHEN "0100011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001010111010011110011101011111010001";
                WHEN "0100100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001011001101100000101110000010001100";
                WHEN "0100101" =>  memoryC3_uid444_tableGensinPiZ_q <= "001011100000011110000011001100111111";
                WHEN "0100110" =>  memoryC3_uid444_tableGensinPiZ_q <= "001011110011010110010100011101101101";
                WHEN "0100111" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100000110001001011001110001010100";
                WHEN "0101000" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100011000110111001010110101001000";
                WHEN "0101001" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100101011011111011111011000111000";
                WHEN "0101010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001100111110000010001111011111000110";
                WHEN "0101011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001101010000011111010010110001001101";
                WHEN "0101100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001101100010110110100001011000000101";
                WHEN "0101101" =>  memoryC3_uid444_tableGensinPiZ_q <= "001101110101000111110011010001000101";
                WHEN "0101110" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110000111010011000000100001000100";
                WHEN "0101111" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110011001011000000001000010100110";
                WHEN "0110000" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110101011010110101101000110110000";
                WHEN "0110001" =>  memoryC3_uid444_tableGensinPiZ_q <= "001110111101001110111100110000010100";
                WHEN "0110010" =>  memoryC3_uid444_tableGensinPiZ_q <= "001111001111000000101000011000110101";
                WHEN "0110011" =>  memoryC3_uid444_tableGensinPiZ_q <= "001111100000101011101000000100100101";
                WHEN "0110100" =>  memoryC3_uid444_tableGensinPiZ_q <= "001111110010001111110100010011010100";
                WHEN "0110101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000000011101101000101011011101100";
                WHEN "0110110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000010101000011010011101111100100";
                WHEN "0110111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000100110010010010111110100110110";
                WHEN "0111000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010000110111011010001010001100111010";
                WHEN "0111001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001001000011010100011011001000110";
                WHEN "0111010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001011001010011011100000100011111";
                WHEN "0111011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001101010000100101100111000100001";
                WHEN "0111100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010001111010101110001110110010110000";
                WHEN "0111101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010001011001111111010001111111011";
                WHEN "0111110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010011011101001101000011101101110";
                WHEN "0111111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010101011111011010010000010100110";
                WHEN "1000000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010010111100000100110000010001110100";
                WHEN "1000001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011001100000101111100000010100110";
                WHEN "1000010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011011011111110101110011100010101";
                WHEN "1000011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011101011101111000000101100011000";
                WHEN "1000100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010011111011010110101100000110100100";
                WHEN "1000101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100001010110101101001110101111111";
                WHEN "1000110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100011010001011110011010100111110";
                WHEN "1000111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100101001011001000010000000111101";
                WHEN "1001000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010100111000011101001111011100000001";
                WHEN "1001001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101000111011000010101000000100011";
                WHEN "1001010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101010110001010001100011010000111";
                WHEN "1001011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101100100110010101111011111010101";
                WHEN "1001100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010101110011010001110111110001011010";
                WHEN "1001101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110000001100111011111011010101000";
                WHEN "1001110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110001111110011100000000010101001";
                WHEN "1001111" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110011101110101110011101110011001";
                WHEN "1010000" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110101011101110010100100110010001";
                WHEN "1010001" =>  memoryC3_uid444_tableGensinPiZ_q <= "010110111001011100111100110100001111";
                WHEN "1010010" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111000111000001100110011010010000";
                WHEN "1010011" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111010100011100001011101001011010";
                WHEN "1010100" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111100001101100100111000110110110";
                WHEN "1010101" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111101110110010110011000010100010";
                WHEN "1010110" =>  memoryC3_uid444_tableGensinPiZ_q <= "010111111011101110101001111110101001";
                WHEN "1010111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000001000100000000110011111111010";
                WHEN "1011000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000010101000111000011010101111110";
                WHEN "1011001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000100001100011011011000111111010";
                WHEN "1011010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000101101110101001000101111110000";
                WHEN "1011011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011000111001111100000111000011001101";
                WHEN "1011100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001000101111000010001000011010010";
                WHEN "1011101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001010001101001100001101101111001";
                WHEN "1011110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001011101001111110100010011001001";
                WHEN "1011111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001101000101011000011111011001010";
                WHEN "1100000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001110011111011001011110100010100";
                WHEN "1100001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011001111111000000000111100111001010";
                WHEN "1100010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010001001111001110010100010001011";
                WHEN "1100011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010010100101000001000010001111000";
                WHEN "1100100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010011111001011000100010111100011";
                WHEN "1100101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010101001100010100010100110000001";
                WHEN "1100110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010110011101110011110100110111111";
                WHEN "1100111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011010111101101110110100100110000011";
                WHEN "1101000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011000111100011100000001110111110";
                WHEN "1101001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011010001001100011101101010001101";
                WHEN "1101010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011011010101001101001000011011101";
                WHEN "1101011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011100011111010111110101011101010";
                WHEN "1101100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011101101000000011010110111100001";
                WHEN "1101101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011110101111001111001111111001011";
                WHEN "1101110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011011111110100111011000010111100101";
                WHEN "1101111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100000111001000110010111110110101";
                WHEN "1110000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100001111011110000110000110111010";
                WHEN "1110001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100010111100111001110101001100011";
                WHEN "1110010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100011111100100001001100110110010";
                WHEN "1110011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100100111010100110011101110010111";
                WHEN "1110100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100101110111001001010000111111100";
                WHEN "1110101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100110110010001001001111000000111";
                WHEN "1110110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011100111101011100110000010000001010";
                WHEN "1110111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101000100011011111010100101111000";
                WHEN "1111000" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101001011001110100110010010000000";
                WHEN "1111001" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101010001110100110000101101000010";
                WHEN "1111010" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101011000001110010111100001010000";
                WHEN "1111011" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101011110011011011000011101000000";
                WHEN "1111100" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101100100011011110001001011011010";
                WHEN "1111101" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101101010001111011111101010001000";
                WHEN "1111110" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101101111110110100001101111001111";
                WHEN "1111111" =>  memoryC3_uid444_tableGensinPiZ_q <= "011101110101010000110101100001000000";
                WHEN OTHERS =>
                    memoryC3_uid444_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid463_polyEvalsinPiZ(ADD,462)@34
    sumAHighB_uid463_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((36 downto 36 => memoryC3_uid444_tableGensinPiZ_q(35)) & memoryC3_uid444_tableGensinPiZ_q);
    sumAHighB_uid463_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((36 downto 29 => highBBits_uid462_polyEvalsinPiZ_b(28)) & highBBits_uid462_polyEvalsinPiZ_b);
            sumAHighB_uid463_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid463_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid463_polyEvalsinPiZ_b));
    sumAHighB_uid463_polyEvalsinPiZ_q <= sumAHighB_uid463_polyEvalsinPiZ_o(36 downto 0);


	--lowRangeB_uid461_polyEvalsinPiZ(BITSELECT,460)@34
    lowRangeB_uid461_polyEvalsinPiZ_in <= prodXYTruncFR_uid718_pT2_uid460_polyEvalsinPiZ_b(0 downto 0);
    lowRangeB_uid461_polyEvalsinPiZ_b <= lowRangeB_uid461_polyEvalsinPiZ_in(0 downto 0);

	--s2_uid461_uid464_polyEvalsinPiZ(BITJOIN,463)@34
    s2_uid461_uid464_polyEvalsinPiZ_q <= sumAHighB_uid463_polyEvalsinPiZ_q & lowRangeB_uid461_polyEvalsinPiZ_b;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2(BITSELECT,895)@34
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_in <= STD_LOGIC_VECTOR((50 downto 38 => s2_uid461_uid464_polyEvalsinPiZ_q(37)) & s2_uid461_uid464_polyEvalsinPiZ_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_in(50 downto 34);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1(REG,1380)@34
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor(LOGICAL,3681)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_b <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_q <= not (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_a or ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena(REG,3682)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_nor_q = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd(LOGICAL,3683)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_b <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_a and ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_b;

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem(DUALMEM,3674)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_reset0 <= areset;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ia <= zPsinPiZ_uid84_fpSinCosXTest_b;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_wrreg_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC3_uid444_tableGensinPiZ_a_replace_rdcnt_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_iq,
        address_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_aa,
        data_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_ia
    );
        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_iq(44 downto 0);

	--yT3_uid465_polyEvalsinPiZ(BITSELECT,464)@34
    yT3_uid465_polyEvalsinPiZ_in <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT3_uid465_polyEvalsinPiZ_a_replace_mem_q;
    yT3_uid465_polyEvalsinPiZ_b <= yT3_uid465_polyEvalsinPiZ_in(44 downto 9);

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2(BITSELECT,892)@34
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_in <= STD_LOGIC_VECTOR("000000000000000" & yT3_uid465_polyEvalsinPiZ_b);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_in(50 downto 34);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0(REG,1377)@34
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2(MULT,904)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_a <= '0' & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 18,
    lpm_widthb => 17,
    lpm_widthp => 35,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_s1(33 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem(DUALMEM,3763)
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_reset0 <= areset;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ia <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_aa <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_wrreg_q;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ab <= ld_frac_uid171_rrx_uid34_fpSinCosXTest_b_to_normFracBranchFrac2Pi_uid202_rrx_uid34_fpSinCosXTest_a_replace_rdcnt_q;
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 34,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_iq,
        address_a => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_aa,
        data_a => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_ia
    );
        ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_q <= ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_iq(33 downto 0);

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4(BITSHIFT,913)@42
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q_int <= ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_a_replace_mem_q & "00000000000000000000000000000000000000000000000000000000000000000000";
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q_int(101 downto 0);

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_b(BITJOIN,1052)@42
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_b_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_b_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_4_q;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b(BITSELECT,1056)@42
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_in <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_b_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_in(102 downto 90);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_1(REG,1392)@42
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1(BITSELECT,891)@34
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_in <= yT3_uid465_polyEvalsinPiZ_b(33 downto 0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_in(33 downto 17);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0(REG,1371)@34
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2(MULT,903)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_a <= '0' & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 18,
    lpm_widthb => 17,
    lpm_widthp => 35,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_s1(33 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1(BITSELECT,894)@34
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_in <= s2_uid461_uid464_polyEvalsinPiZ_q(33 downto 0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_in(33 downto 17);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1(REG,1372)@34
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1(MULT,901)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_a <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0(ADD,908)@39
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b1_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_b <= STD_LOGIC_VECTOR((36 downto 34 => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_q(33)) & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b2_q);
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_a) + SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_b));
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_o(35 downto 0);


	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_a(DELAY,2511)@39
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_a : dspba_delay
    GENERIC MAP ( width => 36, depth => 1 )
    PORT MAP ( xin => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q, xout => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3(BITSHIFT,912)@40
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_q_int <= ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_3_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_a_q & "000000000000000000000000000000000000000000000000000";
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_q_int(86 downto 0);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1(REG,1388)@40
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0(BITSELECT,890)@34
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_in <= yT3_uid465_polyEvalsinPiZ_b(16 downto 0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_in(16 downto 0);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0(REG,1369)@34
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2(MULT,902)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_a <= '0' & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 18,
    lpm_widthb => 17,
    lpm_widthp => 35,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_s1(33 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1(REG,1382)@39
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1(MULT,900)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_a <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0(BITSELECT,893)@34
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_in <= s2_uid461_uid464_polyEvalsinPiZ_q(16 downto 0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_in(16 downto 0);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1(REG,1368)@34
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0(MULT,898)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_a <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0(ADD,906)@39
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_a <= STD_LOGIC_VECTOR("0" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a2_b0_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_b <= STD_LOGIC_VECTOR("0" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b1_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_a) + UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_o(34 downto 0);


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0(ADD,907)@40
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_0_0_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_b <= STD_LOGIC_VECTOR((37 downto 34 => reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1_q(33)) & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_1_q);
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_a) + SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_b));
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_o(36 downto 0);


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2(BITSHIFT,911)@40
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_q_int <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_2_add_1_0_q & "0000000000000000000000000000000000";
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_q_int(70 downto 0);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0(REG,1387)@40
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1(ADD,915)@41
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_a <= STD_LOGIC_VECTOR((87 downto 71 => reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0_q(70)) & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_2_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_0_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_b <= STD_LOGIC_VECTOR((87 downto 87 => reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1_q(86)) & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_3_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_1_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_a) + SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_b));
        END IF;
    END PROCESS;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_o(87 downto 0);


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1(MULT,899)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_a <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0(MULT,897)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_a <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0(ADD,905)@39
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR("0" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a1_b0_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR("0" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b1_q);
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_a) + UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_b));
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_o(34 downto 0);


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1(BITSHIFT,910)@39
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_q_int <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_addcol_1_add_0_0_q & "00000000000000000";
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_q_int(51 downto 0);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_1(REG,1374)@39
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_1_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0(MULT,896)@35
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_a <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_b <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_b_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_reset <= areset;

    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 17,
    lpm_widthb => 17,
    lpm_widthp => 34,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_a,
    datab => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_b,
    clken => en(0),
    aclr => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_reset,
    clock => clk,
    result => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_s1
    );
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0(BITSHIFT,909)@39
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_q_int <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_a0_b0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_q_int(33 downto 0);

	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_0(REG,1375)@39
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0(ADD,914)@40
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_a <= STD_LOGIC_VECTOR("0000000000000000000" & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_0_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_align_1_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_1_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_a) + UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_o(52 downto 0);


	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a(DELAY,2517)@41
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q, xout => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0(ADD,916)@42
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000000000" & ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a_q);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_b <= STD_LOGIC_VECTOR((89 downto 88 => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_q(87)) & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_0_1_q);
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_a) + SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_b));
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_o(88 downto 0);


	--reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_0(REG,1389)@42
    reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_0_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a(BITSELECT,1050)@43
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_in <= reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_0_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_in(88 downto 88);

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_UpperBits_for_a(BITJOIN,1051)@43
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_UpperBits_for_a_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_SignBit_for_a_b;

	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_a(DELAY,2683)@42
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_a : dspba_delay
    GENERIC MAP ( width => 89, depth => 1 )
    PORT MAP ( xin => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q, xout => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a(BITJOIN,1049)@43
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_UpperBits_for_a_q & ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_1_0_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_a_q;

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a(BITSELECT,1055)@43
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_in <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitExpansion_for_a_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_b <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_in(89 downto 0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_in(102 downto 90);

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2(ADD,1057)@43
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_cin <= GND_q;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_b) & '1';
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_0_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_1_q) & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_cin(0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_a) + UNSIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_c(0) <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_o(91);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_o(90 downto 1);


	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b(DELAY,2708)@42
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 13, depth => 2 )
    PORT MAP ( xin => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c, xout => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a(DELAY,2707)@43
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 13, depth => 1 )
    PORT MAP ( xin => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c, xout => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2(ADD,1058)@44
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_cin <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_c;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a <= STD_LOGIC_VECTOR((13 downto 13 => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a_q(12)) & ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_a_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a_q) & '1';
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b <= STD_LOGIC_VECTOR((13 downto 13 => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b_q(12)) & ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitSelect_for_b_c_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b_q) & prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_cin(0);
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_a) + SIGNED(prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_o(13 downto 1);


	--ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_a(DELAY,2710)@44
    ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q, xout => ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q(BITJOIN,1059)@45
    prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_q <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p2_of_2_q & ld_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_p1_of_2_q_to_prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_a_q;

	--prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ(BITSELECT,720)@45
    prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_in <= prodXY_uid720_pT3_uid466_polyEvalsinPiZ_result_add_2_0_BitJoin_for_q_q(73 downto 0);
    prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_b <= prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_in(73 downto 37);

	--highBBits_uid468_polyEvalsinPiZ(BITSELECT,467)@45
    highBBits_uid468_polyEvalsinPiZ_in <= prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_b;
    highBBits_uid468_polyEvalsinPiZ_b <= highBBits_uid468_polyEvalsinPiZ_in(36 downto 1);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor(LOGICAL,3601)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena(REG,3602)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd(LOGICAL,3603)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem(DUALMEM,3594)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC2_uid443_tableGensinPiZ(LOOKUP,442)@45
    memoryC2_uid443_tableGensinPiZ: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid81_fpSinCosXTest_b_to_memoryC2_uid443_tableGensinPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010100010000110001100111011011010101";
                WHEN "0000001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010100100000000100110111101100111000";
                WHEN "0000010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010101001101111110100001110000100101";
                WHEN "0000011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101010110011010011110010001011001011101";
                WHEN "0000100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011000000101100011100100111010100101";
                WHEN "0000101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011010001111001101101101000110110001";
                WHEN "0000110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011100110111011011101101010110011000";
                WHEN "0000111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101011111111110001100011011100001110000";
                WHEN "0001000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101100011100011011110100000000001110100";
                WHEN "0001001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101100111100111010000010101111000111101";
                WHEN "0001010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101101100001001100000001010101010101100";
                WHEN "0001011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101110001001010001011111110011100101011";
                WHEN "0001100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101110110101001010001100011111111111001";
                WHEN "0001101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101101111100100110101110100000101001100001";
                WHEN "0001110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110000011000010100000001100011000100110";
                WHEN "0001111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110001001111100100011110001110011100010";
                WHEN "0010000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110010001010100110110001110001111101100";
                WHEN "0010001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110011001001011010100010001101010000100";
                WHEN "0010010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110100001011111111010011110101111111100";
                WHEN "0010011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110101010010010100101001010111110100001";
                WHEN "0010100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110110011100011010000011110100101111111";
                WHEN "0010101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101110111101010001111000010100100101001100";
                WHEN "0010110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111000111011110011000011010110100010110";
                WHEN "0010111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111010010001000101100010001111110111001";
                WHEN "0011000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111011101010000101111001101110000110110";
                WHEN "0011001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111101000110110011100010100101001111100";
                WHEN "0011010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10101111110100111001101110100000001010101001";
                WHEN "0011011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000000001011010100000011100111000000010";
                WHEN "0011100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000001110011000101100101010010100010001";
                WHEN "0011101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000011011110100001101011011001001001000";
                WHEN "0011110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000101001101100111100110101001000110101";
                WHEN "0011111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110000111000000010110100110001010100101001";
                WHEN "0100000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001000110110101101110111011110011011100";
                WHEN "0100001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001010110000101100100110100000110111010";
                WHEN "0100010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001100101110010001111101100111110000111";
                WHEN "0100011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110001110101111011101000101100100001010100";
                WHEN "0100100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010000110100001101000101100010101110110";
                WHEN "0100101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010010111100100001000011001011011011110";
                WHEN "0100110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010101001000011000000010100011001000110";
                WHEN "0100111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110010111010111110001000110001010100101001";
                WHEN "0101000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110011001101010101011001111000000000110110";
                WHEN "0101001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110011100000001000101011100011111101010011";
                WHEN "0101010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110011110011010111110101100100010111000110";
                WHEN "0101011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110100000111000010101111011100010101001011";
                WHEN "0101100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110100011011001001010000100010110001100101";
                WHEN "0101101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110100101111101011010000000010100101110110";
                WHEN "0101110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110101000100101000100100111010101011010100";
                WHEN "0101111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110101011010000001000101111110000100000101";
                WHEN "0110000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110101101111110100101001110011110111010100";
                WHEN "0110001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110110000110000011000110110111011101111010";
                WHEN "0110010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110110011100101100010011011000011111111000";
                WHEN "0110011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110110110011110000000101011011000001100100";
                WHEN "0110100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110111001011001110010010110111011110010111";
                WHEN "0110101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110111100011000110110001011010110101011011";
                WHEN "0110110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10110111111011011001010110100110101101100011";
                WHEN "0110111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111000010100000101110111110001010100111111";
                WHEN "0111000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111000101101001100001010000101101011111100";
                WHEN "0111001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111001000110101100000010100011101000011100";
                WHEN "0111010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111001100000100101010101111111111001101101";
                WHEN "0111011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111001111010110111111001000100010000000100";
                WHEN "0111100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111010010101100011100000001111011101011011";
                WHEN "0111101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111010110000100111111111110101100110100011";
                WHEN "0111110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111011001100000101001011111111110110110000";
                WHEN "0111111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111011100111111010111000101100111000101010";
                WHEN "1000000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111100000100001000111001110000101001111110";
                WHEN "1000001" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111100100000101111000010110100110000111010";
                WHEN "1000010" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111100111101101101000111011000011000010101";
                WHEN "1000011" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111101011011000010111010110000011000100001";
                WHEN "1000100" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111101111000110000010000000111011100011110";
                WHEN "1000101" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111110010110110100111010011110001011110111";
                WHEN "1000110" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111110110101010000101100101011001011111101";
                WHEN "1000111" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111111010100000011011001011011000111111100";
                WHEN "1001000" =>  memoryC2_uid443_tableGensinPiZ_q <= "10111111110011001100110011010000110111111010";
                WHEN "1001001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000000010010101100101100100101101001001110";
                WHEN "1001010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000000110010100010110111101001000000010010";
                WHEN "1001011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000001010010101111000110100000111111001001";
                WHEN "1001100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000001110011010001001011001010010101000111";
                WHEN "1001101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000010010100001000110111011000010110010110";
                WHEN "1001110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000010110101010101111100110101010011100110";
                WHEN "1001111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000011010110111000001101000010010011010101";
                WHEN "1010000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000011111000101111011001010111011110000000";
                WHEN "1010001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000100011010111011010011000100000101011110";
                WHEN "1010010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000100111101011011101011001110101110011010";
                WHEN "1010011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000101100000010000010010110101010001111000";
                WHEN "1010100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000110000011011000111010101101000100000100";
                WHEN "1010101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000110100110110101010011100011000011110110";
                WHEN "1010110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000111001010100101001101111011111001110111";
                WHEN "1010111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11000111101110101000011010010100000011010101";
                WHEN "1011000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001000010010111110101000111111110111010011";
                WHEN "1011001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001000110111100111101010001011110010101001";
                WHEN "1011010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001001011100100011001101111100011001101110";
                WHEN "1011011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001010000001110001000100001110100100101101";
                WHEN "1011100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001010100111010000111100110111100011110010";
                WHEN "1011101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001011001101000010100111100101001010100110";
                WHEN "1011110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001011110011000101110011111101110010011010";
                WHEN "1011111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001100011001011010010001100000101000011110";
                WHEN "1100000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001100111111111111101111100101110010001011";
                WHEN "1100001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001101100110110101111101011110010001001110";
                WHEN "1100010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001110001101111100101010010100010110001101";
                WHEN "1100011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001110110101010011100101001011011100110101";
                WHEN "1100100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11001111011100111010011101000000011101011000";
                WHEN "1100101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010000000100110001000000101001101101010111";
                WHEN "1100110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010000101100110110111110110111001110110110";
                WHEN "1100111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010001010101001100000110010010101101111101";
                WHEN "1101000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010001111101110000000101011111111000100011";
                WHEN "1101001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010010100110100010101010111100011000101110";
                WHEN "1101010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010011001111100011100101000000000010110010";
                WHEN "1101011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010011111000110010100001111100111101000110";
                WHEN "1101100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010100100010001111001111111111101000110111";
                WHEN "1101101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010101001011111001011101001111001010101101";
                WHEN "1101110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010101110101110000110111101101010100101111";
                WHEN "1101111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010110011111110101001101010110100100110011";
                WHEN "1110000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010111001010000110001100000010100000010000";
                WHEN "1110001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11010111110100100011100001100011101001111101";
                WHEN "1110010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011000011111001100111011100111110010001111";
                WHEN "1110011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011001001010000010000111111000000100110001";
                WHEN "1110100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011001110101000010110011111001000111100001";
                WHEN "1110101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011010100000001110101101001011001010101001";
                WHEN "1110110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011011001011100101100001001010001101000001";
                WHEN "1110111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011011110111000110111101001110000110100101";
                WHEN "1111000" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011100100010110010101110101010110010011100";
                WHEN "1111001" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011101001110101000100010110000010111001110";
                WHEN "1111010" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011101111010101000000110101011001100101110";
                WHEN "1111011" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011110100110110001000111100100000111110101";
                WHEN "1111100" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011111010011000011010010100000100100011000";
                WHEN "1111101" =>  memoryC2_uid443_tableGensinPiZ_q <= "11011111111111011110010100100010101010000111";
                WHEN "1111110" =>  memoryC2_uid443_tableGensinPiZ_q <= "11100000101100000001111010101001011010100111";
                WHEN "1111111" =>  memoryC2_uid443_tableGensinPiZ_q <= "11100001011000101101110001110000110101101010";
                WHEN OTHERS =>
                    memoryC2_uid443_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid469_polyEvalsinPiZ(ADD,468)@45
    sumAHighB_uid469_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((44 downto 44 => memoryC2_uid443_tableGensinPiZ_q(43)) & memoryC2_uid443_tableGensinPiZ_q);
    sumAHighB_uid469_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((44 downto 36 => highBBits_uid468_polyEvalsinPiZ_b(35)) & highBBits_uid468_polyEvalsinPiZ_b);
            sumAHighB_uid469_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid469_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid469_polyEvalsinPiZ_b));
    sumAHighB_uid469_polyEvalsinPiZ_q <= sumAHighB_uid469_polyEvalsinPiZ_o(44 downto 0);


	--lowRangeB_uid467_polyEvalsinPiZ(BITSELECT,466)@45
    lowRangeB_uid467_polyEvalsinPiZ_in <= prodXYTruncFR_uid721_pT3_uid466_polyEvalsinPiZ_b(0 downto 0);
    lowRangeB_uid467_polyEvalsinPiZ_b <= lowRangeB_uid467_polyEvalsinPiZ_in(0 downto 0);

	--s3_uid467_uid470_polyEvalsinPiZ(BITJOIN,469)@45
    s3_uid467_uid470_polyEvalsinPiZ_q <= sumAHighB_uid469_polyEvalsinPiZ_q & lowRangeB_uid467_polyEvalsinPiZ_b;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1(BITSELECT,921)@45
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_in <= STD_LOGIC_VECTOR((69 downto 46 => s3_uid467_uid470_polyEvalsinPiZ_q(45)) & s3_uid467_uid470_polyEvalsinPiZ_q);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_in(69 downto 35);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1(REG,1397)@45
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor(LOGICAL,3691)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_b <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_q <= not (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_a or ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_b);

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena(REG,3692)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_nor_q = "1") THEN
                ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd(LOGICAL,3693)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_a <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_sticky_ena_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_b <= en;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_a and ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_b;

	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem(DUALMEM,3684)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_reset0 <= areset;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ia <= zPsinPiZ_uid84_fpSinCosXTest_b;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_iq,
        address_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_aa,
        data_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_ia
    );
        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_iq(44 downto 0);

	--yT4_uid471_polyEvalsinPiZ(BITSELECT,470)@45
    yT4_uid471_polyEvalsinPiZ_in <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_yT4_uid471_polyEvalsinPiZ_a_replace_mem_q;
    yT4_uid471_polyEvalsinPiZ_b <= yT4_uid471_polyEvalsinPiZ_in(44 downto 1);

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1(BITSELECT,919)@45
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_in <= STD_LOGIC_VECTOR("00000000000000000000000000" & yT4_uid471_polyEvalsinPiZ_b);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_in(69 downto 35);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0(REG,1396)@45
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1(MULT,925)@46
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_a <= '0' & reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_b <= reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_reset <= areset;

    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_a,
    datab => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_b,
    clken => en(0),
    aclr => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_reset,
    clock => clk,
    result => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_s1
    );
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_a(DELAY,2535)@50
    ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_a : dspba_delay
    GENERIC MAP ( width => 70, depth => 1 )
    PORT MAP ( xin => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q, xout => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2(BITSHIFT,929)@51
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q_int <= ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_a_q & "0000000000000000000000000000000000000000000000000000000000000000000000";
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q_int(139 downto 0);

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b(BITJOIN,1073)@51
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_2_q;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b(BITSELECT,1077)@51
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in(140 downto 90);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_1(REG,1403)@51
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b(BITSELECT,1063)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_in(106 downto 106);

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0(BITSELECT,918)@45
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_in <= yT4_uid471_polyEvalsinPiZ_b(34 downto 0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_in(34 downto 0);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0(REG,1394)@45
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1(MULT,924)@46
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_a <= '0' & reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_b <= reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_reset <= areset;

    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_a,
    datab => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_b,
    clken => en(0),
    aclr => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_reset,
    clock => clk,
    result => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_s1
    );
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0(BITSELECT,920)@45
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_in <= s3_uid467_uid470_polyEvalsinPiZ_q(34 downto 0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_in(34 downto 0);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1(REG,1393)@45
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0(MULT,923)@46
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_a <= reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_1_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_b <= reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_reset <= areset;

    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_a,
    datab => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_b,
    clken => en(0),
    aclr => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_reset,
    clock => clk,
    result => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_s1
    );
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0(ADD,926)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a1_b0_q);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((72 downto 70 => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_q(69)) & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b1_q);
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_a) + SIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_b));
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_o(71 downto 0);


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1(BITSHIFT,928)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q_int <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_addcol_1_add_0_0_q & "00000000000000000000000000000000000";
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q_int(106 downto 0);

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b(BITJOIN,1062)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_1_q;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b(BITSELECT,1066)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in(107 downto 90);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_1(REG,1399)@50
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0(MULT,922)@46
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_a <= reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_b <= reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_b_0_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_reset <= areset;

    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_a,
    datab => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_b,
    clken => en(0),
    aclr => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_reset,
    clock => clk,
    result => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_s1
    );
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0(BITSHIFT,927)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0_q_int <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_a0_b0_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0_q_int(69 downto 0);

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a(BITJOIN,1060)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a_q & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_align_0_q;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a(BITSELECT,1065)@50
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in(89 downto 0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in(107 downto 90);

	--reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_0(REG,1400)@50
    reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2(ADD,1067)@51
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_cin <= GND_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q) & '1';
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q) & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_cin(0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_a) + UNSIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_c(0) <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_o(91);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_o(90 downto 1);


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2(ADD,1078)@52
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_cin <= GND_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_q) & '1';
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q) & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_cin(0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_a) + UNSIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_c(0) <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_o(91);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_o(90 downto 1);


	--ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b(DELAY,2730)@51
    ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 51, depth => 2 )
    PORT MAP ( xin => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c, xout => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1(BITSELECT,1170)@53
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_q;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in(17 downto 17);

	--ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b(DELAY,2721)@50
    ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c, xout => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a(DELAY,2720)@50
    ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c, xout => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2(ADD,1068)@52
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_cin <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p1_of_2_c;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a <= STD_LOGIC_VECTOR('0' & ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a_q) & '1';
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b <= STD_LOGIC_VECTOR((18 downto 18 => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q(17)) & ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q) & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_cin(0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_a) + SIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_o(18 downto 1);


	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,1203)@53
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_p2_of_2_q;

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2(ADD,1079)@53
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_cin <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_c;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_a <= STD_LOGIC_VECTOR((51 downto 51 => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q(50)) & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q) & '1';
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b <= STD_LOGIC_VECTOR((51 downto 51 => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q(50)) & ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q) & prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_cin(0);
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_a) + SIGNED(prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_o(51 downto 1);


	--ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a(DELAY,2732)@53
    ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q, xout => ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q(BITJOIN,1080)@54
    prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p2_of_2_q & ld_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a_q;

	--prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ(BITSELECT,723)@54
    prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_in <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_q(89 downto 0);
    prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_b <= prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_in(89 downto 44);

	--highBBits_uid474_polyEvalsinPiZ(BITSELECT,473)@54
    highBBits_uid474_polyEvalsinPiZ_in <= prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_b;
    highBBits_uid474_polyEvalsinPiZ_b <= highBBits_uid474_polyEvalsinPiZ_in(45 downto 1);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor(LOGICAL,3591)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena(REG,3592)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd(LOGICAL,3593)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem(DUALMEM,3584)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 5,
        numwords_a => 29,
        width_b => 7,
        widthad_b => 5,
        numwords_b => 29,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC1_uid442_tableGensinPiZ(LOOKUP,441)@54
    memoryC1_uid442_tableGensinPiZ: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111111111111111111111111111111111111111111111001";
                WHEN "0000001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111101011010101000101011110000000100011110110011";
                WHEN "0000010" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111010110101010010010100101101000101100011001111";
                WHEN "0000011" =>  memoryC1_uid442_tableGensinPiZ_q <= "111111000001111111101111000000011100100110100100001";
                WHEN "0000100" =>  memoryC1_uid442_tableGensinPiZ_q <= "111110101101010101100010010111111001101111110110100";
                WHEN "0000101" =>  memoryC1_uid442_tableGensinPiZ_q <= "111110011000101011110100010101010011011110101111011";
                WHEN "0000110" =>  memoryC1_uid442_tableGensinPiZ_q <= "111110000100000010101100100001101111101010111101110";
                WHEN "0000111" =>  memoryC1_uid442_tableGensinPiZ_q <= "111101101111011010010010100110000011010110001100001";
                WHEN "0001000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111101011010110010101110001010101111010100101010001";
                WHEN "0001001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111101000110001100000110110111111100110101110011010";
                WHEN "0001010" =>  memoryC1_uid442_tableGensinPiZ_q <= "111100110001100110100100010101011010001101011011001";
                WHEN "0001011" =>  memoryC1_uid442_tableGensinPiZ_q <= "111100011101000010001110001010010111011100111001110";
                WHEN "0001100" =>  memoryC1_uid442_tableGensinPiZ_q <= "111100001000011111001011111101100010111100011000101";
                WHEN "0001101" =>  memoryC1_uid442_tableGensinPiZ_q <= "111011110011111101100101010101000110000100101001011";
                WHEN "0001110" =>  memoryC1_uid442_tableGensinPiZ_q <= "111011011111011101100001110110100001111000111011110";
                WHEN "0001111" =>  memoryC1_uid442_tableGensinPiZ_q <= "111011001010111111001001000110101011110001010001110";
                WHEN "0010000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111010110110100010100010101001101010000100111011100";
                WHEN "0010001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111010100010000111110110000010110000110101011110101";
                WHEN "0010010" =>  memoryC1_uid442_tableGensinPiZ_q <= "111010001101101111001010110100011110011001111111000";
                WHEN "0010011" =>  memoryC1_uid442_tableGensinPiZ_q <= "111001111001011000101000100000011000001010101110100";
                WHEN "0010100" =>  memoryC1_uid442_tableGensinPiZ_q <= "111001100101000100010110100111000111001101010100010";
                WHEN "0010101" =>  memoryC1_uid442_tableGensinPiZ_q <= "111001010000110010011100101000010101000001011000011";
                WHEN "0010110" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000111100100011000010000010101000001101011101100";
                WHEN "0010111" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000101000010110001110010011100001001100101101111";
                WHEN "0011000" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000010100001100001000110111010110111100110010111";
                WHEN "0011001" =>  memoryC1_uid442_tableGensinPiZ_q <= "111000000000000100111001001001010011101100110000110";
                WHEN "0011010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110111101100000000100110100011010001101100000110111";
                WHEN "0011011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110111010111111111011000011101110111111010011111110";
                WHEN "0011100" =>  memoryC1_uid442_tableGensinPiZ_q <= "110111000100000001010110010000010110111000011011111";
                WHEN "0011101" =>  memoryC1_uid442_tableGensinPiZ_q <= "110110110000000110100111010000100101011000001011000";
                WHEN "0011110" =>  memoryC1_uid442_tableGensinPiZ_q <= "110110011100001111010010110010111101001111011111010";
                WHEN "0011111" =>  memoryC1_uid442_tableGensinPiZ_q <= "110110001000011011100000001010011000001010000100100";
                WHEN "0100000" =>  memoryC1_uid442_tableGensinPiZ_q <= "110101110100101011010110101000001100011100111100000";
                WHEN "0100001" =>  memoryC1_uid442_tableGensinPiZ_q <= "110101100000111110111101011100001001111001111101011";
                WHEN "0100010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110101001101010110011011110100010110100100111010000";
                WHEN "0100011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110100111001110001111000111101001011101000101101110";
                WHEN "0100100" =>  memoryC1_uid442_tableGensinPiZ_q <= "110100100110010001011100000001010010001101110001111";
                WHEN "0100101" =>  memoryC1_uid442_tableGensinPiZ_q <= "110100010010110101001100001001100000010001001100100";
                WHEN "0100110" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011111111011101010000011100110101011100100011010";
                WHEN "0100111" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011101100001001110000000000010111111111000011111";
                WHEN "0101000" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011011000111010110001110111010001100111001000000";
                WHEN "0101001" =>  memoryC1_uid442_tableGensinPiZ_q <= "110011000101110000011101000010101100011101000111110";
                WHEN "0101010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110010110010101010111000100001101111111111001000110";
                WHEN "0101011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110010011111101010001011010001011101111101011101011";
                WHEN "0101100" =>  memoryC1_uid442_tableGensinPiZ_q <= "110010001100101110011100001100101111011000011011010";
                WHEN "0101101" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001111001110111110010001100010001011110111100001";
                WHEN "0101110" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001100111000110010100000110100010101110010001000";
                WHEN "0101111" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001010100011010001000101111101111110010101100110";
                WHEN "0110000" =>  memoryC1_uid442_tableGensinPiZ_q <= "110001000001110011010110111001110000101001101000111";
                WHEN "0110001" =>  memoryC1_uid442_tableGensinPiZ_q <= "110000101111010010000101010100000101100100011001001";
                WHEN "0110010" =>  memoryC1_uid442_tableGensinPiZ_q <= "110000011100110110011010101011110100001100011100001";
                WHEN "0110011" =>  memoryC1_uid442_tableGensinPiZ_q <= "110000001010100000011101101011100100101000100010110";
                WHEN "0110100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111111000010000010100111011011110100011011010101";
                WHEN "0110101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111100110000110000111000001000110010011001101010";
                WHEN "0110110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111010100000001111010011111011010000010011001110";
                WHEN "0110111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101111000010000011110101110110101110111010000011101";
                WHEN "0111000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101110110000001011111111100100101110001101000011100";
                WHEN "0111001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101110011110011010011110000100010010100100110100010";
                WHEN "0111010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101110001100101111010111101101100101001111010011100";
                WHEN "0111011" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101111011001010110010110101111011001110010001000";
                WHEN "0111100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101101001101100110101101111110010100111111111010";
                WHEN "0111101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101011000010101100110101010101111111001000011000";
                WHEN "0111110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101101000111000101001011110011011011001000000110011";
                WHEN "0111111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100110101111011101011010011011101011010010001010";
                WHEN "1000000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100100100111001001011010001011110001001110001010";
                WHEN "1000001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100010011111101110001110001000000011101001111000";
                WHEN "1000010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101100000011001001100100110010100000100001000101100";
                WHEN "1000011" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011110010011100101010010011010001000010000101010";
                WHEN "1000100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011100001110111001000001101011000101001011110110";
                WHEN "1000101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011010001011001000100010111101111011010100110000";
                WHEN "1000110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101011000001000010100100100101111100010010000110100";
                WHEN "1000111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010110000110011101110101000010010100110110001101";
                WHEN "1001000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010100000101100101000001011101111101011110001011";
                WHEN "1001001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010010000101101010110111001111000010100100010010";
                WHEN "1001010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101010000000110110000000011000110110011010011011101";
                WHEN "1001011" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001110001000110101010001011010110100011111100111";
                WHEN "1001100" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001100001011111011001110000100101101101010010011";
                WHEN "1001101" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001010010000000010100100100001110110011001100110";
                WHEN "1001110" =>  memoryC1_uid442_tableGensinPiZ_q <= "101001000010101001011111111110011000011110110011010";
                WHEN "1001111" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000110011011011000001010011100010110011101110111";
                WHEN "1010000" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000100100010100111101110100100100111111101001010";
                WHEN "1010001" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000010101010111011010101110101011001011100000110";
                WHEN "1010010" =>  memoryC1_uid442_tableGensinPiZ_q <= "101000000110100010011101001011010100001110101001110";
                WHEN "1010011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111110111110110001010010000001111100011101101010";
                WHEN "1010100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111101001010010100110111111011010111111010000101";
                WHEN "1010101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111011010110111111000010111000000101000000101110";
                WHEN "1010110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100111001100100110000011010001010100110001100101100";
                WHEN "1010111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110111110011101001100100100110011110111101110111";
                WHEN "1011000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110110000011101011001000100000000011101000100111";
                WHEN "1011001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110100010100110101101011101100001001010011000101";
                WHEN "1011010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110010100111001001110011011111110110000011010110";
                WHEN "1011011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100110000111010101000000100110000010001011010110101";
                WHEN "1011100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101111001111010001000011110010010101000010011000";
                WHEN "1011101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101101100101000101010100011010011101100100001100";
                WHEN "1011110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101011111100000101011001111100011011110111001101";
                WHEN "1011111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101010010100010001110111001011000110010111011101";
                WHEN "1100000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100101000101101101011001110011000001010110000001101";
                WHEN "1100001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100111001000010010000001010011111111110101100110";
                WHEN "1100010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100101100100000110110001001101010111101011110100";
                WHEN "1100011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100100000001001001111110110001010010000010000001";
                WHEN "1100100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100010011111011100001010001010101110111001011111";
                WHEN "1100101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100100000111110111101110011000010100001100000001110";
                WHEN "1100110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011111011111101111011000011111000011011000101101";
                WHEN "1100111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011110000001110001011001000100000111110101101010";
                WHEN "1101000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011100100101000100010010110010101111100001000101";
                WHEN "1101001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011011001001101000100011001000111100011001010110";
                WHEN "1101010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011001101111011110100111000001100101111011010000";
                WHEN "1101011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100011000010110100110111010110100001101011101111001";
                WHEN "1101100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010110111111000001111010010100110010111111000101";
                WHEN "1101101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010101101000110000000000110011101010000000101001";
                WHEN "1101110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010100010011110001101000111101001110110110010110";
                WHEN "1101111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010011000000000111001100111001111100000111000010";
                WHEN "1110000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010001101101110001000110001110000000011001010111";
                WHEN "1110001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100010000011100101111101101111001010100011000100010";
                WHEN "1110010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001111001101000011011100010111010001000101100100";
                WHEN "1110011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001101111110101100101001011110100110011010001000";
                WHEN "1110100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001100110001101011101100100001010001111111100110";
                WHEN "1110101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001011100110000000111100001100010110010100000101";
                WHEN "1110110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001010011011101100101110100111110010000011010011";
                WHEN "1110111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001001010010101111011001010110010111101111110011";
                WHEN "1111000" =>  memoryC1_uid442_tableGensinPiZ_q <= "100001000001011001001010001010101100101101101100111";
                WHEN "1111001" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000111000100111010101010111101011110001111001011";
                WHEN "1111010" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000110000000000011111010000000100000000100000111";
                WHEN "1111011" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000100111100100101010001101011011111001000101100";
                WHEN "1111100" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000011111010011111000100100101011101100111100100";
                WHEN "1111101" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000010111001110001100100101111100101001101111100";
                WHEN "1111110" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000001111010011101000011100101000000110000010000";
                WHEN "1111111" =>  memoryC1_uid442_tableGensinPiZ_q <= "100000000111100100001110001111010110110000010001110";
                WHEN OTHERS =>
                    memoryC1_uid442_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid475_polyEvalsinPiZ(ADD,474)@54
    sumAHighB_uid475_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((51 downto 51 => memoryC1_uid442_tableGensinPiZ_q(50)) & memoryC1_uid442_tableGensinPiZ_q);
    sumAHighB_uid475_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((51 downto 45 => highBBits_uid474_polyEvalsinPiZ_b(44)) & highBBits_uid474_polyEvalsinPiZ_b);
            sumAHighB_uid475_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid475_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid475_polyEvalsinPiZ_b));
    sumAHighB_uid475_polyEvalsinPiZ_q <= sumAHighB_uid475_polyEvalsinPiZ_o(51 downto 0);


	--lowRangeB_uid473_polyEvalsinPiZ(BITSELECT,472)@54
    lowRangeB_uid473_polyEvalsinPiZ_in <= prodXYTruncFR_uid724_pT4_uid472_polyEvalsinPiZ_b(0 downto 0);
    lowRangeB_uid473_polyEvalsinPiZ_b <= lowRangeB_uid473_polyEvalsinPiZ_in(0 downto 0);

	--s4_uid473_uid476_polyEvalsinPiZ(BITJOIN,475)@54
    s4_uid473_uid476_polyEvalsinPiZ_q <= sumAHighB_uid475_polyEvalsinPiZ_q & lowRangeB_uid473_polyEvalsinPiZ_b;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1(BITSELECT,935)@54
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_in <= STD_LOGIC_VECTOR((69 downto 53 => s4_uid473_uid476_polyEvalsinPiZ_q(52)) & s4_uid473_uid476_polyEvalsinPiZ_q);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_in(69 downto 35);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1(REG,1408)@54
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem(DUALMEM,3771)
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_reset0 <= areset;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ia <= zPsinPiZ_uid84_fpSinCosXTest_b;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_wrreg_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC1_uid442_tableGensinPiZ_a_replace_rdcnt_q;
    ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 29,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 29,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_iq,
        address_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_aa,
        data_a => ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_ia
    );
        ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_q <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_iq(44 downto 0);

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1(BITSELECT,933)@54
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_in <= STD_LOGIC_VECTOR("0000000000000000000000000" & ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_q);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_in(69 downto 35);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0(REG,1407)@54
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1(MULT,939)@55
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_a <= '0' & reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_b <= reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_reset <= areset;

    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_a,
    datab => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_b,
    clken => en(0),
    aclr => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_reset,
    clock => clk,
    result => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_s1
    );
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_a(DELAY,2552)@59
    ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_a : dspba_delay
    GENERIC MAP ( width => 70, depth => 1 )
    PORT MAP ( xin => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q, xout => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2(BITSHIFT,943)@60
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q_int <= ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b1_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_a_q & "0000000000000000000000000000000000000000000000000000000000000000000000";
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q_int(139 downto 0);

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b(BITJOIN,1094)@60
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_SignBit_for_b_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_2_q;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b(BITSELECT,1098)@60
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitExpansion_for_b_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_in(140 downto 90);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_1(REG,1414)@60
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b(BITSELECT,1084)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_in(106 downto 106);

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0(BITSELECT,932)@54
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_in <= ld_zPsinPiZ_uid84_fpSinCosXTest_b_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_a_replace_mem_q(34 downto 0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_in(34 downto 0);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0(REG,1405)@54
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1(MULT,938)@55
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_a <= '0' & reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_b <= reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_1_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_reset <= areset;

    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 35,
    lpm_widthp => 71,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "SIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_a,
    datab => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_b,
    clken => en(0),
    aclr => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_reset,
    clock => clk,
    result => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_s1
    );
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_s1(69 downto 0);
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0(BITSELECT,934)@54
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_in <= s4_uid473_uid476_polyEvalsinPiZ_q(34 downto 0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_in(34 downto 0);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1(REG,1404)@54
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0(MULT,937)@55
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_a <= reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_1_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_0_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_b <= reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_reset <= areset;

    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_a,
    datab => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_b,
    clken => en(0),
    aclr => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_reset,
    clock => clk,
    result => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_s1
    );
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0(ADD,940)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a1_b0_q);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((72 downto 70 => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_q(69)) & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b1_q);
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_a) + SIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_b));
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_o(71 downto 0);


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1(BITSHIFT,942)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q_int <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_addcol_1_add_0_0_q & "00000000000000000000000000000000000";
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q_int(106 downto 0);

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b(BITJOIN,1083)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_SignBit_for_b_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_1_q;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b(BITSELECT,1087)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_b_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in(89 downto 0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_in(107 downto 90);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_1(REG,1410)@59
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0(MULT,936)@55
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_a <= reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_0_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_b <= reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_b_0_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_1_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_reset <= areset;

    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 35,
    lpm_widthb => 35,
    lpm_widthp => 70,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_a,
    datab => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_b,
    clken => en(0),
    aclr => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_reset,
    clock => clk,
    result => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_s1
    );
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0(BITSHIFT,941)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0_q_int <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_a0_b0_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0_q_int(69 downto 0);

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a(BITJOIN,1081)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a_q <= prodXY_uid723_pT4_uid472_polyEvalsinPiZ_result_add_0_0_UpperBits_for_a_q & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_align_0_q;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a(BITSELECT,1086)@59
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitExpansion_for_a_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in(89 downto 0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_in(107 downto 90);

	--reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_0(REG,1411)@59
    reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2(ADD,1088)@60
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_cin <= GND_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_0_q) & '1';
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_1_q) & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_cin(0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_a) + UNSIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_c(0) <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_o(91);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_o(90 downto 1);


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2(ADD,1099)@61
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_cin <= GND_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_a <= STD_LOGIC_VECTOR("0" & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_q) & '1';
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_b <= STD_LOGIC_VECTOR("0" & reg_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_0_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_1_q) & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_cin(0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_a) + UNSIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_c(0) <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_o(91);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_o(90 downto 1);


	--ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b(DELAY,2752)@60
    ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 51, depth => 2 )
    PORT MAP ( xin => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c, xout => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1(BITSELECT,1207)@62
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_q;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_in(17 downto 17);

	--ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b(DELAY,2743)@59
    ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c, xout => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a(DELAY,2742)@59
    ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 18, depth => 2 )
    PORT MAP ( xin => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c, xout => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2(ADD,1089)@61
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_cin <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p1_of_2_c;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a <= STD_LOGIC_VECTOR('0' & ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_a_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a_q) & '1';
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b <= STD_LOGIC_VECTOR((18 downto 18 => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q(17)) & ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b_q) & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_cin(0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_a) + SIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_o(18 downto 1);


	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,1240)@62
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_tessel1_1_b & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_0_0_p2_of_2_q;

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2(ADD,1100)@62
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_cin <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_c;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_a <= STD_LOGIC_VECTOR((51 downto 51 => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q(50)) & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_a_BitJoin_for_c_q) & '1';
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b <= STD_LOGIC_VECTOR((51 downto 51 => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q(50)) & ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitSelect_for_b_c_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b_q) & prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_cin(0);
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_a) + SIGNED(prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_b));
        END IF;
    END PROCESS;
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_o(51 downto 1);


	--ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a(DELAY,2754)@62
    ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q, xout => ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q(BITJOIN,1101)@63
    prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_q <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p2_of_2_q & ld_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_p1_of_2_q_to_prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_a_q;

	--prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ(BITSELECT,726)@63
    prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_in <= prodXY_uid726_pT5_uid478_polyEvalsinPiZ_result_add_1_0_BitJoin_for_q_q(97 downto 0);
    prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_b <= prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_in(97 downto 44);

	--highBBits_uid480_polyEvalsinPiZ(BITSELECT,479)@63
    highBBits_uid480_polyEvalsinPiZ_in <= prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_b;
    highBBits_uid480_polyEvalsinPiZ_b <= highBBits_uid480_polyEvalsinPiZ_in(53 downto 2);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor(LOGICAL,3581)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_b <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_q <= not (ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_a or ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_b);

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena(REG,3582)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_nor_q = "1") THEN
                ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd(LOGICAL,3583)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_a <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_sticky_ena_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_b <= en;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_a and ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_b;

	--ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem(DUALMEM,3574)
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_reset0 <= areset;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ia <= addr_uid81_fpSinCosXTest_b;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_aa <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_wrreg_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ab <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_rdcnt_q;
    ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 38,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 38,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_iq,
        address_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_aa,
        data_a => ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_ia
    );
        ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_q <= ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_iq(6 downto 0);

	--memoryC0_uid441_tableGensinPiZ(LOOKUP,440)@63
    memoryC0_uid441_tableGensinPiZ: PROCESS (ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_addr_uid81_fpSinCosXTest_b_to_memoryC0_uid441_tableGensinPiZ_a_replace_mem_q) IS
                WHEN "0000000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100001111110110101010001000100001011010001100001101";
                WHEN "0000001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100001110100011111110011011110110001111000010010001";
                WHEN "0000010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100001010101011111011110100011011001100111111000011";
                WHEN "0000011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100100000100001110100011101110000011100100110011011101";
                WHEN "0000100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011111011001011111000100001101110110000001010000001";
                WHEN "0000101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011101111100011111101100101100111001110001100110101";
                WHEN "0000110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011100001010110110111001101000001000101001110100110";
                WHEN "0000111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100011010000100100101010101000011000001001010111010111";
                WHEN "0001000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100010111101001101011110000101001101101000010110000000";
                WHEN "0001001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100010100111010001011000101110000101011010010111100110";
                WHEN "0001010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100010001110110000100010101010100010111000000101110000";
                WHEN "0001011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100001110011101011000100111111000101010101101101101001";
                WHEN "0001100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100001010110000001001001101101000100000011010001011111";
                WHEN "0001101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100000110101110010111011110010101001110010000110001000";
                WHEN "0001110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100100000010011000000100111001010101111111111011111000111";
                WHEN "0001111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011111101101101010011000101100111001100100101011011010";
                WHEN "0010000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011111000101110000011110001101001101001100000101011011";
                WHEN "0010001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011110011011010011000110011100001111001011111000110101";
                WHEN "0010010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011101101110010010100001000110111011000110000001011001";
                WHEN "0010011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011100111110101110111110110110011100101101100101101100";
                WHEN "0010100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011100001100101000110001010000001000110001110001001001";
                WHEN "0010101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011011011000000000001010110101010101001110010000110101";
                WHEN "0010110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011010100000110101011111000011010001000001010110111001";
                WHEN "0010111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011001100111001001000010010010111011100111101000010010";
                WHEN "0011000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100011000101010111011001001111000111011111101011001001011";
                WHEN "0011001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010111101100001100001100000101010111000101111100000010";
                WHEN "0011010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010110101010111100100000000011100110011000101000001110";
                WHEN "0011011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010101100111001100011101111010001101010011111100100110";
                WHEN "0011100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010100100000111100011110101010101110110110100010111011";
                WHEN "0011101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010011011000001100111100010001100010011110011001011111";
                WHEN "0011110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010010001100111110010001100101101000101110000111111001";
                WHEN "0011111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100010000111111010000111010011000011111011000100100101110";
                WHEN "0100000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001111101111000101010011010101110101010010110001011110";
                WHEN "0100001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001110011100011011111010000011011101101100010011000100";
                WHEN "0100010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001101000111010101001101000001000011001110001100011001";
                WHEN "0100011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001011101111110001101011100111111010100000100001101100";
                WHEN "0100100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001010010101110001110110001010110100010110101010110100";
                WHEN "0100101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100001000111001010110001101110101101111100010011011001001";
                WHEN "0100110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000111011010011111010100101101101010001110000110000000";
                WHEN "0100111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000101111001001101101101110000010010111101100110010111";
                WHEN "0101000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000100010101100001111100110011111001010110110001010100";
                WHEN "0101001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000010101111011100100110100110111110010000111010011011";
                WHEN "0101010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01100000001000110111110010000110000000011101011110001100101";
                WHEN "0101011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111111011100000111100001101101011100001110000010001100";
                WHEN "0101100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111101101110111001000000110100111010001011011011011010";
                WHEN "0101101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111011111111010011010110010011011110010010101001110000";
                WHEN "0101110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111010001101010111001011001101000110000011001010001010";
                WHEN "0101111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011111000011001000101001001011100011001101010111111001000";
                WHEN "0110000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110110100010011101111011110010011001101100110000010110";
                WHEN "0110001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110100101001100010001101110110001100001101111101111010";
                WHEN "0110010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110010101110010010101100000100101001101101101111110110";
                WHEN "0110011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011110000110000110000000011110000001001100100001011010110";
                WHEN "0110100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101110110000111011000011000000001110001010010110110001";
                WHEN "0110101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101100101110110100011000110001010000101011010110001111";
                WHEN "0110110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101010101010011100110100110100001100011110001010010010";
                WHEN "0110111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011101000100011110101000111101110001010001000111010011011";
                WHEN "0111000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011100110011010111110000010111000001010001101010101110101";
                WHEN "0111001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011100100001111111000011000011110101111011110110100000111";
                WHEN "0111010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011100010000010100100111011100001101001000010000000101010";
                WHEN "0111011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011111110011000100011111110011011011110110011011000101";
                WHEN "0111100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011101100001010111111001111001001100001001110111010101";
                WHEN "0111101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011011001101011111111111001010000110010110001000100110";
                WHEN "0111110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011011000110111011101100101101111000111101001000001100010";
                WHEN "0111111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011010110011111010001100100100010100110010110110101101000";
                WHEN "1000000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011010100000100111100110011001111111001110111100110010110";
                WHEN "1000001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011010001101000100000001010010011000010001111001000001101";
                WHEN "1000010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011001111001001111100100010111000001111100000001010110111";
                WHEN "1000011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011001100101001010010110110111011101000101010110000011001";
                WHEN "1000100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011001010000110100100000001001000110010010101111111100010";
                WHEN "1000101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011000111100001110000111100111010010101000101011101000110";
                WHEN "1000110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011000100111010111010100110011001100011011010011000101011";
                WHEN "1000111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01011000010010010000001111010011101111111100000111001001011";
                WHEN "1001000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010111111100111000111110110101101000000101001010101101101";
                WHEN "1001001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010111100111010001101011001011001011000001110000111011110";
                WHEN "1001010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010111010001011010011100001100010110110100110000001100000";
                WHEN "1001011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010110111011010011011001110110101101111100011011011010000";
                WHEN "1001100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010110100100111100101100001101010011110100000011011010100";
                WHEN "1001101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010110001110010110011011011000101001010011000001111000111";
                WHEN "1001110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010101110111100000101111100110101001001001101111101100011";
                WHEN "1001111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010101100000011011110001001010100100011100001000001100110";
                WHEN "1010000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010101001001000111101000011100111110111001111011010111000";
                WHEN "1010001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010100110001100100011101111011101011010100110000001111010";
                WHEN "1010010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010100011001110010011010001001100111110011111001101111101";
                WHEN "1010011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010100000001110001100101101110111010000101111111010011111";
                WHEN "1010100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010011101001100010001001011000101011110000011011010100100";
                WHEN "1010101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010011010001000100001101111001000110011100110001000011111";
                WHEN "1010110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010010111000010111111100000111010000000011111011111111011";
                WHEN "1010111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010010011111011101011100111111000110110111011010001011000";
                WHEN "1011000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010010000110010100111001100001011101101000010011101011101";
                WHEN "1011001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010001101100111110011010110011110111101100100000110111100";
                WHEN "1011010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010001010011011010001010000000100101000001110001010010111";
                WHEN "1011011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010000111001101000010000010110011110001110110101010010110";
                WHEN "1011100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010000011111101000110111001001000000100010101011111101100";
                WHEN "1011101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01010000000101011100000111110000001001110001110111100100111";
                WHEN "1011110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001111101011000010001011101000010100010001111010010010101";
                WHEN "1011111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001111010000011011001100010010010010110010111101000101111";
                WHEN "1100000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001110110101100111010011010011001100010111100010111011101";
                WHEN "1100001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001110011010100110101010010100011000001010101010000001010";
                WHEN "1100010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001101111111011001011011000011011001010011111101001111111";
                WHEN "1100011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001101100011111111101111010001111010101010010111101101100";
                WHEN "1100100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001101001000011001110000110101101010100100111100010110111";
                WHEN "1100101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001100101100100111101001101000010110101010000011101111110";
                WHEN "1100110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001100010000101001100011100111100111011101000001111101111";
                WHEN "1100111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001011110100011111101000110100111100001010000110101101111";
                WHEN "1101000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001011011000001010000011010101100110010000111001101000110";
                WHEN "1101001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001010111011101000111101010010100101001101010100111001001";
                WHEN "1101010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001010011110111100100000111000100001111111000000001000011";
                WHEN "1101011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001010000010000100111000010111101010101111001101110110101";
                WHEN "1101100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001001100101000010001110000011101110010101011101010011111";
                WHEN "1101101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001001000111110100101100010011110111111010100011000000011";
                WHEN "1101110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001000101010011100011101100010101010011010011001111011011";
                WHEN "1101111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01001000001100111001101100001101111100000100011111100110101";
                WHEN "1110000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000111101111001100100010110110110001111010111101001010000";
                WHEN "1110001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000111010001010101001100000001011011010000011111011010111";
                WHEN "1110010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000110110011010011110010010101001101000101000000010101001";
                WHEN "1110011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000110010101001000100000011100011101100001000011101101101";
                WHEN "1110100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000101110110110011100001000100011111010000001001100111011";
                WHEN "1110101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000101011000010100111110111101011100111001111000011000111";
                WHEN "1110110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000100111001101101000100111010010100011010000000101010011";
                WHEN "1110111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000100011010111011111101110000110010010111011101011010100";
                WHEN "1111000" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000011111100000001110100011001001101011010010010010101000";
                WHEN "1111001" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000011011100111110110011101110100001100000101010100111111";
                WHEN "1111010" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000010111101110011000110101110001011010010111010100100011";
                WHEN "1111011" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000010011110011110111000011000000011010110100101111001110";
                WHEN "1111100" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000001111111000010010011101110011001100000101101010111000";
                WHEN "1111101" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000001011111011101100011110101110000000111000101100010000";
                WHEN "1111110" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000000111111110000110011110100110111010000111001010011010";
                WHEN "1111111" =>  memoryC0_uid441_tableGensinPiZ_q <= "01000000011111111100001110110100101000000110011010000100010";
                WHEN OTHERS =>
                    memoryC0_uid441_tableGensinPiZ_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sumAHighB_uid481_polyEvalsinPiZ(ADD,480)@63
    sumAHighB_uid481_polyEvalsinPiZ_a <= STD_LOGIC_VECTOR((59 downto 59 => memoryC0_uid441_tableGensinPiZ_q(58)) & memoryC0_uid441_tableGensinPiZ_q);
    sumAHighB_uid481_polyEvalsinPiZ_b <= STD_LOGIC_VECTOR((59 downto 52 => highBBits_uid480_polyEvalsinPiZ_b(51)) & highBBits_uid480_polyEvalsinPiZ_b);
            sumAHighB_uid481_polyEvalsinPiZ_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid481_polyEvalsinPiZ_a) + SIGNED(sumAHighB_uid481_polyEvalsinPiZ_b));
    sumAHighB_uid481_polyEvalsinPiZ_q <= sumAHighB_uid481_polyEvalsinPiZ_o(59 downto 0);


	--lowRangeB_uid479_polyEvalsinPiZ(BITSELECT,478)@63
    lowRangeB_uid479_polyEvalsinPiZ_in <= prodXYTruncFR_uid727_pT5_uid478_polyEvalsinPiZ_b(1 downto 0);
    lowRangeB_uid479_polyEvalsinPiZ_b <= lowRangeB_uid479_polyEvalsinPiZ_in(1 downto 0);

	--s5_uid479_uid482_polyEvalsinPiZ(BITJOIN,481)@63
    s5_uid479_uid482_polyEvalsinPiZ_q <= sumAHighB_uid481_polyEvalsinPiZ_q & lowRangeB_uid479_polyEvalsinPiZ_b;

	--polyEvalSigsinPiZ_uid86_fpSinCosXTest(BITSELECT,85)@63
    polyEvalSigsinPiZ_uid86_fpSinCosXTest_in <= s5_uid479_uid482_polyEvalsinPiZ_q(59 downto 0);
    polyEvalSigsinPiZ_uid86_fpSinCosXTest_b <= polyEvalSigsinPiZ_uid86_fpSinCosXTest_in(59 downto 5);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor(LOGICAL,3304)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_b <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_q <= not (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_a or ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_b);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena(REG,3305)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_nor_q = "1") THEN
                ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd(LOGICAL,3306)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_a <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_sticky_ena_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_b <= en;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_a and ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_b;

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem(DUALMEM,3297)
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ia <= sinXIsXRR_uid41_fpSinCosXTest_n;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_aa <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_wrreg_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ab <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_rdcnt_q;
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 42,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 42,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_ia
    );
        ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_iq(0 downto 0);

	--multSinOp2_uid91_fpSinCosXTest(MUX,90)@63
    multSinOp2_uid91_fpSinCosXTest_s <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q;
    multSinOp2_uid91_fpSinCosXTest: PROCESS (multSinOp2_uid91_fpSinCosXTest_s, polyEvalSigsinPiZ_uid86_fpSinCosXTest_b, ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q)
    BEGIN
            CASE multSinOp2_uid91_fpSinCosXTest_s IS
                  WHEN "0" => multSinOp2_uid91_fpSinCosXTest_q <= polyEvalSigsinPiZ_uid86_fpSinCosXTest_b;
                  WHEN "1" => multSinOp2_uid91_fpSinCosXTest_q <= ld_oFracXRRSmallXRR_uid90_fpSinCosXTest_b_to_multSinOp2_uid91_fpSinCosXTest_d_replace_mem_q;
                  WHEN OTHERS => multSinOp2_uid91_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_b_1(BITSELECT,746)@63
    mulSin_uid92_fpSinCosXTest_b_1_in <= STD_LOGIC_VECTOR("00000000000000000" & multSinOp2_uid91_fpSinCosXTest_q);
    mulSin_uid92_fpSinCosXTest_b_1_b <= mulSin_uid92_fpSinCosXTest_b_1_in(71 downto 36);

	--reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1(REG,1419)@63
    reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1_q <= mulSin_uid92_fpSinCosXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--cPi_uid71_fpSinCosXTest(CONSTANT,70)
    cPi_uid71_fpSinCosXTest_q <= "1100100100001111110110101010001000100001011010001100001";

	--LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest(BITSELECT,354)@28
    LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q(89 downto 0);
    LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_in(89 downto 0);

	--leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest(BITJOIN,355)@28
    leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage289dto0_uid355_alignedZSin_uid67_fpSinCosXTest_b & GND_q;

	--LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest(BITSELECT,349)@28
    LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q(84 downto 0);
    LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_in(84 downto 0);

	--leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest(BITJOIN,350)@28
    leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage184dto0_uid350_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage1Idx3Pad6_uid268_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest(BITSELECT,346)@28
    LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q(86 downto 0);
    LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_in(86 downto 0);

	--leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest(BITJOIN,347)@28
    leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage186dto0_uid347_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest(BITSELECT,343)@28
    LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q(88 downto 0);
    LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_in(88 downto 0);

	--leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest(BITJOIN,344)@28
    leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage188dto0_uid344_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest(BITSELECT,338)@28
    LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q(66 downto 0);
    LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_in(66 downto 0);

	--leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest(BITJOIN,339)@28
    leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage066dto0_uid339_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage0Idx3Pad24_uid257_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest(BITSELECT,335)@28
    LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q(74 downto 0);
    LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_in(74 downto 0);

	--leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest(BITJOIN,336)@28
    leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage074dto0_uid336_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;

	--LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest(BITSELECT,332)@28
    LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_in <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q(82 downto 0);
    LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_b <= LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_in(82 downto 0);

	--leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest(BITJOIN,333)@28
    leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q <= LeftShiftStage082dto0_uid333_alignedZSin_uid67_fpSinCosXTest_b & leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor(LOGICAL,3531)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_b <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_q <= not (ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_a or ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_b);

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena(REG,3532)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_nor_q = "1") THEN
                ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd(LOGICAL,3533)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b <= en;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a and ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b;

	--vStage_uid283_lzcZSin_uid66_fpSinCosXTest(BITSELECT,282)@24
    vStage_uid283_lzcZSin_uid66_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q(26 downto 0);
    vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid283_lzcZSin_uid66_fpSinCosXTest_in(26 downto 0);

	--ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem(DUALMEM,3524)
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia <= vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 27,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia
    );
        ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq(26 downto 0);

	--leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest(BITJOIN,327)@28
    leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q <= ld_vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b_to_leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q & zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor(LOGICAL,3521)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_b <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_q <= not (ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_a or ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_b);

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena(REG,3522)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_nor_q = "1") THEN
                ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd(LOGICAL,3523)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_sticky_ena_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b <= en;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_a and ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_b;

	--X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest(BITSELECT,323)@24
    X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q(58 downto 0);
    X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b <= X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_in(58 downto 0);

	--ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem(DUALMEM,3514)
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia <= X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 59,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 59,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_ia
    );
        ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_iq(58 downto 0);

	--leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest(BITJOIN,324)@28
    leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_mem_q & zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;

	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor(LOGICAL,3541)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_b <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_q <= not (ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_a or ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_b);

	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena(REG,3542)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_nor_q = "1") THEN
                ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd(LOGICAL,3543)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_a <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_sticky_ena_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_b <= en;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_q <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_a and ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_b;

	--ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem(DUALMEM,3534)
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ia <= zSin_uid60_fpSinCosXTest_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_aa <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_wrreg_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ab <= ld_X58dto0_uid324_alignedZSin_uid67_fpSinCosXTest_b_to_leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_b_replace_rdcnt_q;
    ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 91,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 91,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_ia
    );
        ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_iq(90 downto 0);

	--rVStage_uid280_lzcZSin_uid66_fpSinCosXTest(BITSELECT,279)@24
    rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_in <= zSin_uid60_fpSinCosXTest_q;
    rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_in(90 downto 27);

	--vCount_uid281_lzcZSin_uid66_fpSinCosXTest(LOGICAL,280)@24
    vCount_uid281_lzcZSin_uid66_fpSinCosXTest_a <= rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b;
    vCount_uid281_lzcZSin_uid66_fpSinCosXTest_b <= zs_uid279_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid281_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid281_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g(DELAY,1810)@24
    ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 4 )
    PORT MAP ( xin => vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g_q, ena => en(0), clk => clk, aclr => areset );

	--cStage_uid284_lzcZSin_uid66_fpSinCosXTest(BITJOIN,283)@24
    cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q <= vStage_uid283_lzcZSin_uid66_fpSinCosXTest_b & mO_uid282_lzcZSin_uid66_fpSinCosXTest_q;

	--vStagei_uid286_lzcZSin_uid66_fpSinCosXTest(MUX,285)@24
    vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid286_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s, rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b, cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q)
    BEGIN
            CASE vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q <= rVStage_uid280_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q <= cStage_uid284_lzcZSin_uid66_fpSinCosXTest_q;
                  WHEN OTHERS => vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid288_lzcZSin_uid66_fpSinCosXTest(BITSELECT,287)@24
    rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_in(63 downto 32);

	--reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1(REG,1361)@24
    reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid289_lzcZSin_uid66_fpSinCosXTest(LOGICAL,288)@25
    vCount_uid289_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid289_lzcZSin_uid66_fpSinCosXTest_b <= zs_uid287_lzcZSin_uid66_fpSinCosXTest_q;
    vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid289_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid289_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f(DELAY,1809)@25
    ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid290_lzcZSin_uid66_fpSinCosXTest(BITSELECT,289)@24
    vStage_uid290_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid286_lzcZSin_uid66_fpSinCosXTest_q(31 downto 0);
    vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid290_lzcZSin_uid66_fpSinCosXTest_in(31 downto 0);

	--ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1777)@24
    ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1776)@24
    ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid292_lzcZSin_uid66_fpSinCosXTest(MUX,291)@25
    vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid292_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q, ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid288_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid290_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid294_lzcZSin_uid66_fpSinCosXTest(BITSELECT,293)@25
    rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_in(31 downto 16);

	--reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1(REG,1362)@25
    reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid295_lzcZSin_uid66_fpSinCosXTest(LOGICAL,294)@26
    vCount_uid295_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid295_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage0Idx2Pad16_uid254_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid295_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid295_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e(DELAY,1808)@26
    ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid296_lzcZSin_uid66_fpSinCosXTest(BITSELECT,295)@25
    vStage_uid296_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid292_lzcZSin_uid66_fpSinCosXTest_q(15 downto 0);
    vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid296_lzcZSin_uid66_fpSinCosXTest_in(15 downto 0);

	--ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1783)@25
    ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1782)@25
    ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid298_lzcZSin_uid66_fpSinCosXTest(MUX,297)@26
    vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid298_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q, ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid294_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid296_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid300_lzcZSin_uid66_fpSinCosXTest(BITSELECT,299)@26
    rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_in(15 downto 8);

	--reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1(REG,1363)@26
    reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid301_lzcZSin_uid66_fpSinCosXTest(LOGICAL,300)@27
    vCount_uid301_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid301_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage0Idx1Pad8_uid251_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid301_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid301_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1807)@27
    ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid302_lzcZSin_uid66_fpSinCosXTest(BITSELECT,301)@26
    vStage_uid302_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid298_lzcZSin_uid66_fpSinCosXTest_q(7 downto 0);
    vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid302_lzcZSin_uid66_fpSinCosXTest_in(7 downto 0);

	--ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d(DELAY,1789)@26
    ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1788)@26
    ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b, xout => ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid304_lzcZSin_uid66_fpSinCosXTest(MUX,303)@27
    vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid304_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s, ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q, ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q)
    BEGIN
            CASE vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q <= ld_rVStage_uid300_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_c_q;
                  WHEN "1" => vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q <= ld_vStage_uid302_lzcZSin_uid66_fpSinCosXTest_b_to_vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_d_q;
                  WHEN OTHERS => vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid306_lzcZSin_uid66_fpSinCosXTest(BITSELECT,305)@27
    rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_in(7 downto 4);

	--vCount_uid307_lzcZSin_uid66_fpSinCosXTest(LOGICAL,306)@27
    vCount_uid307_lzcZSin_uid66_fpSinCosXTest_a <= rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b;
    vCount_uid307_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage1Idx2Pad4_uid265_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid307_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid307_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c(DELAY,1806)@27
    ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid308_lzcZSin_uid66_fpSinCosXTest(BITSELECT,307)@27
    vStage_uid308_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid304_lzcZSin_uid66_fpSinCosXTest_q(3 downto 0);
    vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid308_lzcZSin_uid66_fpSinCosXTest_in(3 downto 0);

	--vStagei_uid310_lzcZSin_uid66_fpSinCosXTest(MUX,309)@27
    vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid310_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s, rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b, vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q <= rVStage_uid306_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q <= vStage_uid308_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid312_lzcZSin_uid66_fpSinCosXTest(BITSELECT,311)@27
    rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_in(3 downto 2);

	--vCount_uid313_lzcZSin_uid66_fpSinCosXTest(LOGICAL,312)@27
    vCount_uid313_lzcZSin_uid66_fpSinCosXTest_a <= rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b;
    vCount_uid313_lzcZSin_uid66_fpSinCosXTest_b <= leftShiftStage1Idx1Pad2_uid262_fxpX_uid48_fpSinCosXTest_q;
    vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid313_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid313_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b(DELAY,1805)@27
    ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q, xout => ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid314_lzcZSin_uid66_fpSinCosXTest(BITSELECT,313)@27
    vStage_uid314_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid310_lzcZSin_uid66_fpSinCosXTest_q(1 downto 0);
    vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b <= vStage_uid314_lzcZSin_uid66_fpSinCosXTest_in(1 downto 0);

	--vStagei_uid316_lzcZSin_uid66_fpSinCosXTest(MUX,315)@27
    vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s <= vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q;
    vStagei_uid316_lzcZSin_uid66_fpSinCosXTest: PROCESS (vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s, rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b, vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b)
    BEGIN
            CASE vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_s IS
                  WHEN "0" => vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q <= rVStage_uid312_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN "1" => vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q <= vStage_uid314_lzcZSin_uid66_fpSinCosXTest_b;
                  WHEN OTHERS => vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid318_lzcZSin_uid66_fpSinCosXTest(BITSELECT,317)@27
    rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_in <= vStagei_uid316_lzcZSin_uid66_fpSinCosXTest_q;
    rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_b <= rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_in(1 downto 1);

	--reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1(REG,1364)@27
    reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q <= rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid319_lzcZSin_uid66_fpSinCosXTest(LOGICAL,318)@28
    vCount_uid319_lzcZSin_uid66_fpSinCosXTest_a <= reg_rVStage_uid318_lzcZSin_uid66_fpSinCosXTest_0_to_vCount_uid319_lzcZSin_uid66_fpSinCosXTest_1_q;
    vCount_uid319_lzcZSin_uid66_fpSinCosXTest_b <= GND_q;
    vCount_uid319_lzcZSin_uid66_fpSinCosXTest_q <= "1" when vCount_uid319_lzcZSin_uid66_fpSinCosXTest_a = vCount_uid319_lzcZSin_uid66_fpSinCosXTest_b else "0";

	--r_uid320_lzcZSin_uid66_fpSinCosXTest(BITJOIN,319)@28
    r_uid320_lzcZSin_uid66_fpSinCosXTest_q <= ld_vCount_uid281_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_g_q & ld_vCount_uid289_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_f_q & ld_vCount_uid295_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_e_q & ld_vCount_uid301_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_d_q & ld_vCount_uid307_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_c_q & ld_vCount_uid313_lzcZSin_uid66_fpSinCosXTest_q_to_r_uid320_lzcZSin_uid66_fpSinCosXTest_b_q & vCount_uid319_lzcZSin_uid66_fpSinCosXTest_q;

	--leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest(BITSELECT,329)@28
    leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q;
    leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_in(6 downto 5);

	--leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest(MUX,330)@28
    leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel6Dto5_uid330_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s, ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q, leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= ld_zSin_uid60_fpSinCosXTest_q_to_leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_c_replace_mem_q;
                  WHEN "01" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0Idx1_uid325_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0Idx2_uid328_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0Idx3_uid329_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest(BITSELECT,340)@28
    leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_in(4 downto 3);

	--leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest(MUX,341)@28
    leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel4Dto3_uid341_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s, leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage0_uid331_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1Idx1_uid334_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1Idx2_uid337_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1Idx3_uid340_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest(BITSELECT,351)@28
    leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_in(2 downto 1);

	--leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest(MUX,352)@28
    leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel2Dto1_uid352_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s, leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "00" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage1_uid342_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "01" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2Idx1_uid345_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "10" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2Idx2_uid348_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "11" => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2Idx3_uid351_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest(BITSELECT,356)@28
    leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_in <= r_uid320_lzcZSin_uid66_fpSinCosXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_b <= leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_in(0 downto 0);

	--leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest(MUX,357)@28
    leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s <= leftShiftStageSel0Dto0_uid357_alignedZSin_uid67_fpSinCosXTest_b;
    leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest: PROCESS (leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s, leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q, leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q)
    BEGIN
            CASE leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_s IS
                  WHEN "0" => leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage2_uid353_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN "1" => leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q <= leftShiftStage3Idx1_uid356_alignedZSin_uid67_fpSinCosXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--pHigh_uid72_fpSinCosXTest(BITSELECT,71)@28
    pHigh_uid72_fpSinCosXTest_in <= leftShiftStage3_uid358_alignedZSin_uid67_fpSinCosXTest_q;
    pHigh_uid72_fpSinCosXTest_b <= pHigh_uid72_fpSinCosXTest_in(90 downto 36);

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_inputreg(DELAY,3307)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => pHigh_uid72_fpSinCosXTest_b, xout => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem(DUALMEM,3308)
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_reset0 <= areset;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ia <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_inputreg_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_aa <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_wrreg_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ab <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_rdcnt_q;
    ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 55,
        widthad_a => 6,
        numwords_a => 33,
        width_b => 55,
        widthad_b => 6,
        numwords_b => 33,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_iq,
        address_a => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_aa,
        data_a => ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_ia
    );
        ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_iq(54 downto 0);

	--p_uid73_fpSinCosXTest(MUX,72)@63
    p_uid73_fpSinCosXTest_s <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_p_uid73_fpSinCosXTest_b_replace_mem_q;
    p_uid73_fpSinCosXTest: PROCESS (p_uid73_fpSinCosXTest_s, ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q)
    BEGIN
            CASE p_uid73_fpSinCosXTest_s IS
                  WHEN "0" => p_uid73_fpSinCosXTest_q <= ld_pHigh_uid72_fpSinCosXTest_b_to_p_uid73_fpSinCosXTest_c_replace_mem_q;
                  WHEN "1" => p_uid73_fpSinCosXTest_q <= cPi_uid71_fpSinCosXTest_q;
                  WHEN OTHERS => p_uid73_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a_1(BITSELECT,744)@63
    mulSin_uid92_fpSinCosXTest_a_1_in <= STD_LOGIC_VECTOR("00000000000000000" & p_uid73_fpSinCosXTest_q);
    mulSin_uid92_fpSinCosXTest_a_1_b <= mulSin_uid92_fpSinCosXTest_a_1_in(71 downto 36);

	--reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0(REG,1418)@63
    reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0_q <= mulSin_uid92_fpSinCosXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a1_b1(MULT,750)@64
    mulSin_uid92_fpSinCosXTest_a1_b1_a <= reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0_q;
    mulSin_uid92_fpSinCosXTest_a1_b1_b <= reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1_q;
    mulSin_uid92_fpSinCosXTest_a1_b1_reset <= areset;

    mulSin_uid92_fpSinCosXTest_a1_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulSin_uid92_fpSinCosXTest_a1_b1_a,
    datab => mulSin_uid92_fpSinCosXTest_a1_b1_b,
    clken => en(0),
    aclr => mulSin_uid92_fpSinCosXTest_a1_b1_reset,
    clock => clk,
    result => mulSin_uid92_fpSinCosXTest_a1_b1_s1
    );
    mulSin_uid92_fpSinCosXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b1_q <= mulSin_uid92_fpSinCosXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a1_b1(BITSELECT,757)@68
    mulSin_uid92_fpSinCosXTest_LSB_a1_b1_in <= mulSin_uid92_fpSinCosXTest_a1_b1_q(35 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a1_b1_b <= mulSin_uid92_fpSinCosXTest_LSB_a1_b1_in(35 downto 0);

	--mulSin_uid92_fpSinCosXTest_a_0(BITSELECT,743)@63
    mulSin_uid92_fpSinCosXTest_a_0_in <= p_uid73_fpSinCosXTest_q(35 downto 0);
    mulSin_uid92_fpSinCosXTest_a_0_b <= mulSin_uid92_fpSinCosXTest_a_0_in(35 downto 0);

	--reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0(REG,1416)@63
    reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0_q <= mulSin_uid92_fpSinCosXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a0_b1(MULT,749)@64
    mulSin_uid92_fpSinCosXTest_a0_b1_a <= reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0_q;
    mulSin_uid92_fpSinCosXTest_a0_b1_b <= reg_mulSin_uid92_fpSinCosXTest_b_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b1_1_q;
    mulSin_uid92_fpSinCosXTest_a0_b1_reset <= areset;

    mulSin_uid92_fpSinCosXTest_a0_b1_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulSin_uid92_fpSinCosXTest_a0_b1_a,
    datab => mulSin_uid92_fpSinCosXTest_a0_b1_b,
    clken => en(0),
    aclr => mulSin_uid92_fpSinCosXTest_a0_b1_reset,
    clock => clk,
    result => mulSin_uid92_fpSinCosXTest_a0_b1_s1
    );
    mulSin_uid92_fpSinCosXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b1_q <= mulSin_uid92_fpSinCosXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a0_b1(BITSELECT,755)@68
    mulSin_uid92_fpSinCosXTest_LSB_a0_b1_in <= mulSin_uid92_fpSinCosXTest_a0_b1_q(35 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a0_b1_b <= mulSin_uid92_fpSinCosXTest_LSB_a0_b1_in(35 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_2(BITJOIN,764)@68
    mulSin_uid92_fpSinCosXTest_joined_BJ_2_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & mulSin_uid92_fpSinCosXTest_LSB_a1_b1_b & mulSin_uid92_fpSinCosXTest_LSB_a0_b1_b & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--mulSin_uid92_fpSinCosXTest_MSB_a0_b1(BITSELECT,756)@68
    mulSin_uid92_fpSinCosXTest_MSB_a0_b1_in <= mulSin_uid92_fpSinCosXTest_a0_b1_q;
    mulSin_uid92_fpSinCosXTest_MSB_a0_b1_b <= mulSin_uid92_fpSinCosXTest_MSB_a0_b1_in(71 downto 36);

	--mulSin_uid92_fpSinCosXTest_b_0(BITSELECT,745)@63
    mulSin_uid92_fpSinCosXTest_b_0_in <= multSinOp2_uid91_fpSinCosXTest_q(35 downto 0);
    mulSin_uid92_fpSinCosXTest_b_0_b <= mulSin_uid92_fpSinCosXTest_b_0_in(35 downto 0);

	--reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1(REG,1415)@63
    reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q <= mulSin_uid92_fpSinCosXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mulSin_uid92_fpSinCosXTest_a1_b0(MULT,748)@64
    mulSin_uid92_fpSinCosXTest_a1_b0_a <= reg_mulSin_uid92_fpSinCosXTest_a_1_0_to_mulSin_uid92_fpSinCosXTest_a1_b0_0_q;
    mulSin_uid92_fpSinCosXTest_a1_b0_b <= reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q;
    mulSin_uid92_fpSinCosXTest_a1_b0_reset <= areset;

    mulSin_uid92_fpSinCosXTest_a1_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulSin_uid92_fpSinCosXTest_a1_b0_a,
    datab => mulSin_uid92_fpSinCosXTest_a1_b0_b,
    clken => en(0),
    aclr => mulSin_uid92_fpSinCosXTest_a1_b0_reset,
    clock => clk,
    result => mulSin_uid92_fpSinCosXTest_a1_b0_s1
    );
    mulSin_uid92_fpSinCosXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a1_b0_q <= mulSin_uid92_fpSinCosXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_LSB_a1_b0(BITSELECT,753)@68
    mulSin_uid92_fpSinCosXTest_LSB_a1_b0_in <= mulSin_uid92_fpSinCosXTest_a1_b0_q(35 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a1_b0_b <= mulSin_uid92_fpSinCosXTest_LSB_a1_b0_in(35 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_1(BITJOIN,763)@68
    mulSin_uid92_fpSinCosXTest_joined_BJ_1_q <= mulSin_uid92_fpSinCosXTest_zero_36_q & mulSin_uid92_fpSinCosXTest_MSB_a0_b1_b & mulSin_uid92_fpSinCosXTest_LSB_a1_b0_b & mulSin_uid92_fpSinCosXTest_zero_36_q;

	--mulSin_uid92_fpSinCosXTest_32COMP0_andBC(LOGICAL,768)@68
    mulSin_uid92_fpSinCosXTest_32COMP0_andBC_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_andBC_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_andBC_q <= mulSin_uid92_fpSinCosXTest_32COMP0_andBC_a and mulSin_uid92_fpSinCosXTest_32COMP0_andBC_b;

	--mulSin_uid92_fpSinCosXTest_MSB_a1_b1(BITSELECT,758)@68
    mulSin_uid92_fpSinCosXTest_MSB_a1_b1_in <= mulSin_uid92_fpSinCosXTest_a1_b1_q;
    mulSin_uid92_fpSinCosXTest_MSB_a1_b1_b <= mulSin_uid92_fpSinCosXTest_MSB_a1_b1_in(71 downto 36);

	--mulSin_uid92_fpSinCosXTest_MSB_a1_b0(BITSELECT,754)@68
    mulSin_uid92_fpSinCosXTest_MSB_a1_b0_in <= mulSin_uid92_fpSinCosXTest_a1_b0_q;
    mulSin_uid92_fpSinCosXTest_MSB_a1_b0_b <= mulSin_uid92_fpSinCosXTest_MSB_a1_b0_in(71 downto 36);

	--mulSin_uid92_fpSinCosXTest_a0_b0(MULT,747)@64
    mulSin_uid92_fpSinCosXTest_a0_b0_a <= reg_mulSin_uid92_fpSinCosXTest_a_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_0_q;
    mulSin_uid92_fpSinCosXTest_a0_b0_b <= reg_mulSin_uid92_fpSinCosXTest_b_0_0_to_mulSin_uid92_fpSinCosXTest_a0_b0_1_q;
    mulSin_uid92_fpSinCosXTest_a0_b0_reset <= areset;

    mulSin_uid92_fpSinCosXTest_a0_b0_component : lpm_mult
    GENERIC MAP (
    lpm_widtha => 36,
    lpm_widthb => 36,
    lpm_widthp => 72,
    lpm_widths => 1,
    lpm_type => "LPM_MULT",
    lpm_representation => "UNSIGNED",
    lpm_hint => "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5",
    lpm_pipeline => 3
    )
    PORT MAP (
    dataa => mulSin_uid92_fpSinCosXTest_a0_b0_a,
    datab => mulSin_uid92_fpSinCosXTest_a0_b0_b,
    clken => en(0),
    aclr => mulSin_uid92_fpSinCosXTest_a0_b0_reset,
    clock => clk,
    result => mulSin_uid92_fpSinCosXTest_a0_b0_s1
    );
    mulSin_uid92_fpSinCosXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_a0_b0_q <= mulSin_uid92_fpSinCosXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mulSin_uid92_fpSinCosXTest_MSB_a0_b0(BITSELECT,752)@68
    mulSin_uid92_fpSinCosXTest_MSB_a0_b0_in <= mulSin_uid92_fpSinCosXTest_a0_b0_q;
    mulSin_uid92_fpSinCosXTest_MSB_a0_b0_b <= mulSin_uid92_fpSinCosXTest_MSB_a0_b0_in(71 downto 36);

	--mulSin_uid92_fpSinCosXTest_LSB_a0_b0(BITSELECT,751)@68
    mulSin_uid92_fpSinCosXTest_LSB_a0_b0_in <= mulSin_uid92_fpSinCosXTest_a0_b0_q(35 downto 0);
    mulSin_uid92_fpSinCosXTest_LSB_a0_b0_b <= mulSin_uid92_fpSinCosXTest_LSB_a0_b0_in(35 downto 0);

	--mulSin_uid92_fpSinCosXTest_joined_BJ_0(BITJOIN,762)@68
    mulSin_uid92_fpSinCosXTest_joined_BJ_0_q <= mulSin_uid92_fpSinCosXTest_MSB_a1_b1_b & mulSin_uid92_fpSinCosXTest_MSB_a1_b0_b & mulSin_uid92_fpSinCosXTest_MSB_a0_b0_b & mulSin_uid92_fpSinCosXTest_LSB_a0_b0_b;

	--mulSin_uid92_fpSinCosXTest_32COMP0_andAC(LOGICAL,767)@68
    mulSin_uid92_fpSinCosXTest_32COMP0_andAC_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_andAC_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_andAC_q <= mulSin_uid92_fpSinCosXTest_32COMP0_andAC_a and mulSin_uid92_fpSinCosXTest_32COMP0_andAC_b;

	--mulSin_uid92_fpSinCosXTest_32COMP0_andAB(LOGICAL,766)@68
    mulSin_uid92_fpSinCosXTest_32COMP0_andAB_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_andAB_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_andAB_q <= mulSin_uid92_fpSinCosXTest_32COMP0_andAB_a and mulSin_uid92_fpSinCosXTest_32COMP0_andAB_b;

	--mulSin_uid92_fpSinCosXTest_32COMP0_orOne(LOGICAL,769)@68
    mulSin_uid92_fpSinCosXTest_32COMP0_orOne_a <= mulSin_uid92_fpSinCosXTest_32COMP0_andAB_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_orOne_b <= mulSin_uid92_fpSinCosXTest_32COMP0_andAC_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_orOne_c <= mulSin_uid92_fpSinCosXTest_32COMP0_andBC_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_orOne_q <= mulSin_uid92_fpSinCosXTest_32COMP0_orOne_a or mulSin_uid92_fpSinCosXTest_32COMP0_orOne_b or mulSin_uid92_fpSinCosXTest_32COMP0_orOne_c;

	--mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS(BITSELECT,770)@68
    mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_in <= mulSin_uid92_fpSinCosXTest_32COMP0_orOne_q(142 downto 0);
    mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_b <= mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_in(142 downto 0);

	--mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ(BITJOIN,771)@68
    mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q <= mulSin_uid92_fpSinCosXTest_comp_0_out1_lsb_BS_b & GND_q;

	--mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_b(BITJOIN,1023)@68
    mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_b_q <= GND_q & mulSin_uid92_fpSinCosXTest_comp_0_out1_BJ_q;

	--mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b(BITSELECT,1026)@68
    mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_in <= mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_b_q;
    mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_b <= mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_in(89 downto 0);
    mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c <= mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_in(144 downto 90);

	--mulSin_uid92_fpSinCosXTest_32COMP0_xorOne(LOGICAL,765)@68
    mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_a <= mulSin_uid92_fpSinCosXTest_joined_BJ_0_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_b <= mulSin_uid92_fpSinCosXTest_joined_BJ_1_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_c <= mulSin_uid92_fpSinCosXTest_joined_BJ_2_q;
    mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_q <= mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_a xor mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_b xor mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_c;

	--mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_a(BITJOIN,1021)@68
    mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_a_q <= GND_q & mulSin_uid92_fpSinCosXTest_32COMP0_xorOne_q;

	--mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a(BITSELECT,1025)@68
    mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_in <= mulSin_uid92_fpSinCosXTest_ADD_BitExpansion_for_a_q;
    mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_b <= mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_in(89 downto 0);
    mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c <= mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_in(144 downto 90);

	--mulSin_uid92_fpSinCosXTest_ADD_p1_of_2(ADD,1027)@68
    mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_cin <= GND_q;
    mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_a <= STD_LOGIC_VECTOR("0" & mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_b) & '1';
    mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_b <= STD_LOGIC_VECTOR("0" & mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_b) & mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_cin(0);
    mulSin_uid92_fpSinCosXTest_ADD_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_a) + UNSIGNED(mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_c(0) <= mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_o(91);
    mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q <= mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_o(90 downto 1);


	--ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b(DELAY,2653)@68
    ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c, xout => ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a(DELAY,2652)@68
    ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c, xout => ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--mulSin_uid92_fpSinCosXTest_ADD_p2_of_2(ADD,1028)@69
    mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_cin <= mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_c;
    mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a <= STD_LOGIC_VECTOR("0" & ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_a_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a_q) & '1';
    mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b <= STD_LOGIC_VECTOR("0" & ld_mulSin_uid92_fpSinCosXTest_ADD_BitSelect_for_b_c_to_mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b_q) & mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_cin(0);
    mulSin_uid92_fpSinCosXTest_ADD_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_a) + UNSIGNED(mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_b));
            END IF;
        END IF;
    END PROCESS;
    mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_q <= mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_o(55 downto 1);


	--ld_mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q_to_mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_a(DELAY,2655)@69
    ld_mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q_to_mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 90, depth => 1 )
    PORT MAP ( xin => mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q, xout => ld_mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q_to_mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q(BITJOIN,1029)@70
    mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_q <= mulSin_uid92_fpSinCosXTest_ADD_p2_of_2_q & ld_mulSin_uid92_fpSinCosXTest_ADD_p1_of_2_q_to_mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_a_q;

	--normBitSin_uid93_fpSinCosXTest(BITSELECT,92)@70
    normBitSin_uid93_fpSinCosXTest_in <= mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_q(109 downto 0);
    normBitSin_uid93_fpSinCosXTest_b <= normBitSin_uid93_fpSinCosXTest_in(109 downto 109);

	--join_uid99_fpSinCosXTest(BITJOIN,98)@70
    join_uid99_fpSinCosXTest_q <= reg_sinXIsXRR_uid41_fpSinCosXTest_2_to_join_uid99_fpSinCosXTest_1_q & normBitSin_uid93_fpSinCosXTest_b;

	--sinRndOp_uid100_uid101_fpSinCosXTest(BITJOIN,100)@70
    sinRndOp_uid100_uid101_fpSinCosXTest_q <= join_uid99_fpSinCosXTest_q & cstAllZWF_uid7_fpSinCosXTest_q & VCC_q;

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor(LOGICAL,3368)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_b <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_q <= not (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_a or ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_b);

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top(CONSTANT,3364)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top_q <= "0100111";

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp(LOGICAL,3365)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_a <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_mem_top_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q);
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_q <= "1" when ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_a = ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_b else "0";

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg(REG,3366)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena(REG,3369)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_nor_q = "1") THEN
                ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd(LOGICAL,3370)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_a <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_sticky_ena_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_b <= en;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_a and ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_b;

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor(LOGICAL,3326)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_b <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_q <= not (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_a or ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_b);

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top(CONSTANT,3322)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top_q <= "0110";

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp(LOGICAL,3323)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_a <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_mem_top_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q);
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_q <= "1" when ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_a = ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_b else "0";

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg(REG,3324)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena(REG,3327)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_nor_q = "1") THEN
                ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd(LOGICAL,3328)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_a <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_sticky_ena_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_b <= en;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_a and ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_b;

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_wrreg(REG,3321)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_wrreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_wrreg_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt(COUNTER,3320)
    -- every=1, low=0, high=6, step=1, init=1
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i = 5 THEN
                      ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_eq = '1') THEN
                        ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i - 6;
                    ELSE
                        ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_i,3));


	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem(DUALMEM,3319)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_reset0 <= areset;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ia <= expXRR_uid38_fpSinCosXTest_b;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_aa <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_wrreg_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ab <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_rdcnt_q;
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_iq,
        address_a => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_aa,
        data_a => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_ia
    );
        ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_iq(10 downto 0);

	--ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg(DELAY,3318)
    ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_replace_mem_q, xout => ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--expSinHC_uid74_fpSinCosXTest(SUB,73)@28
    expSinHC_uid74_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_fpSinCosXTest_q);
    expSinHC_uid74_fpSinCosXTest_b <= STD_LOGIC_VECTOR("00000" & r_uid320_lzcZSin_uid66_fpSinCosXTest_q);
            expSinHC_uid74_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expSinHC_uid74_fpSinCosXTest_a) - UNSIGNED(expSinHC_uid74_fpSinCosXTest_b));
    expSinHC_uid74_fpSinCosXTest_q <= expSinHC_uid74_fpSinCosXTest_o(11 downto 0);


	--expSinHCR_uid75_fpSinCosXTest(BITSELECT,74)@28
    expSinHCR_uid75_fpSinCosXTest_in <= expSinHC_uid74_fpSinCosXTest_q(10 downto 0);
    expSinHCR_uid75_fpSinCosXTest_b <= expSinHCR_uid75_fpSinCosXTest_in(10 downto 0);

	--ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b(DELAY,1545)@20
    ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => sinXIsXRR_uid41_fpSinCosXTest_n, xout => ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expPSin_uid76_fpSinCosXTest(MUX,75)@28
    expPSin_uid76_fpSinCosXTest_s <= ld_sinXIsXRR_uid41_fpSinCosXTest_n_to_expPSin_uid76_fpSinCosXTest_b_q;
    expPSin_uid76_fpSinCosXTest: PROCESS (expPSin_uid76_fpSinCosXTest_s, expSinHCR_uid75_fpSinCosXTest_b, ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q)
    BEGIN
            CASE expPSin_uid76_fpSinCosXTest_s IS
                  WHEN "0" => expPSin_uid76_fpSinCosXTest_q <= expSinHCR_uid75_fpSinCosXTest_b;
                  WHEN "1" => expPSin_uid76_fpSinCosXTest_q <= ld_expXRR_uid38_fpSinCosXTest_b_to_expPSin_uid76_fpSinCosXTest_d_outputreg_q;
                  WHEN OTHERS => expPSin_uid76_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_wrreg(REG,3363)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_wrreg_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt(COUNTER,3362)
    -- every=1, low=0, high=39, step=1, init=1
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i = 38 THEN
                      ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i - 39;
                    ELSE
                        ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_i,6));


	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem(DUALMEM,3361)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ia <= expPSin_uid76_fpSinCosXTest_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_aa <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_wrreg_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ab <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_rdcnt_q;
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_ia
    );
        ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_iq(10 downto 0);

	--ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg(DELAY,3360)
    ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_replace_mem_q, xout => ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg_q, ena => en(0), clk => clk, aclr => areset );

	--fracRSinPreRndHigh_uid95_fpSinCosXTest(BITSELECT,94)@70
    fracRSinPreRndHigh_uid95_fpSinCosXTest_in <= mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_q(108 downto 0);
    fracRSinPreRndHigh_uid95_fpSinCosXTest_b <= fracRSinPreRndHigh_uid95_fpSinCosXTest_in(108 downto 56);

	--fracRSinPreRndLow_uid96_fpSinCosXTest(BITSELECT,95)@70
    fracRSinPreRndLow_uid96_fpSinCosXTest_in <= mulSin_uid92_fpSinCosXTest_ADD_BitJoin_for_q_q(107 downto 0);
    fracRSinPreRndLow_uid96_fpSinCosXTest_b <= fracRSinPreRndLow_uid96_fpSinCosXTest_in(107 downto 55);

	--fracRSinPreRnd_uid97_fpSinCosXTest(MUX,96)@70
    fracRSinPreRnd_uid97_fpSinCosXTest_s <= normBitSin_uid93_fpSinCosXTest_b;
    fracRSinPreRnd_uid97_fpSinCosXTest: PROCESS (fracRSinPreRnd_uid97_fpSinCosXTest_s, fracRSinPreRndLow_uid96_fpSinCosXTest_b, fracRSinPreRndHigh_uid95_fpSinCosXTest_b)
    BEGIN
            CASE fracRSinPreRnd_uid97_fpSinCosXTest_s IS
                  WHEN "0" => fracRSinPreRnd_uid97_fpSinCosXTest_q <= fracRSinPreRndLow_uid96_fpSinCosXTest_b;
                  WHEN "1" => fracRSinPreRnd_uid97_fpSinCosXTest_q <= fracRSinPreRndHigh_uid95_fpSinCosXTest_b;
                  WHEN OTHERS => fracRSinPreRnd_uid97_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracRSinPreRnd_uid98_uid98_fpSinCosXTest(BITJOIN,97)@70
    expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_q <= ld_expPSin_uid76_fpSinCosXTest_q_to_expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_b_outputreg_q & fracRSinPreRnd_uid97_fpSinCosXTest_q;

	--expFracRSin_uid102_fpSinCosXTest(ADD,101)@70
    expFracRSin_uid102_fpSinCosXTest_a <= STD_LOGIC_VECTOR("0" & expFracRSinPreRnd_uid98_uid98_fpSinCosXTest_q);
    expFracRSin_uid102_fpSinCosXTest_b <= STD_LOGIC_VECTOR("0000000000" & sinRndOp_uid100_uid101_fpSinCosXTest_q);
            expFracRSin_uid102_fpSinCosXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRSin_uid102_fpSinCosXTest_a) + UNSIGNED(expFracRSin_uid102_fpSinCosXTest_b));
    expFracRSin_uid102_fpSinCosXTest_q <= expFracRSin_uid102_fpSinCosXTest_o(64 downto 0);


	--expRCompSin_uid104_fpSinCosXTest(BITSELECT,103)@70
    expRCompSin_uid104_fpSinCosXTest_in <= expFracRSin_uid102_fpSinCosXTest_q(63 downto 0);
    expRCompSin_uid104_fpSinCosXTest_b <= expRCompSin_uid104_fpSinCosXTest_in(63 downto 53);

	--reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2(REG,1426)@70
    reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2_q <= expRCompSin_uid104_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor(LOGICAL,3809)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_b <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_q <= not (ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_a or ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_b);

	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena(REG,3810)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_nor_q = "1") THEN
                ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd(LOGICAL,3811)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_a <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_sticky_ena_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_b <= en;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_q <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_a and ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_b;

	--ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor(LOGICAL,3399)
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_b <= ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena_q;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_q <= not (ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_a or ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_b);

	--ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena(REG,3400)
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_nor_q = "1") THEN
                ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena_q <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd(LOGICAL,3401)
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_a <= ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_sticky_ena_q;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_b <= en;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_q <= ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_a and ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_b;

	--expXIsZero_uid10_fpSinCosXTest(LOGICAL,9)@0
    expXIsZero_uid10_fpSinCosXTest_a <= exp_uid9_fpSinCosXTest_b;
    expXIsZero_uid10_fpSinCosXTest_b <= cstAllZWE_uid8_fpSinCosXTest_q;
    expXIsZero_uid10_fpSinCosXTest_q <= "1" when expXIsZero_uid10_fpSinCosXTest_a = expXIsZero_uid10_fpSinCosXTest_b else "0";

	--ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem(DUALMEM,3392)
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_reset0 <= areset;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ia <= expXIsZero_uid10_fpSinCosXTest_q;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_aa <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_wrreg_q;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ab <= ld_exc_N_uid17_fpSinCosXTest_q_to_excRNaN_uid117_fpSinCosXTest_a_replace_rdcnt_q;
    ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_iq,
        address_a => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_aa,
        data_a => ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_ia
    );
        ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_q <= ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_iq(0 downto 0);

	--excSelBitsSin_uid118_fpSinCosXTest(BITJOIN,117)@21
    excSelBitsSin_uid118_fpSinCosXTest_q <= excRNaN_uid117_fpSinCosXTest_q & ld_expXIsZero_uid10_fpSinCosXTest_q_to_excSelBitsSin_uid118_fpSinCosXTest_b_replace_mem_q & ld_sinXIsX_uid40_fpSinCosXTest_n_to_excSelBitsSin_uid118_fpSinCosXTest_a_outputreg_q;

	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_inputreg(DELAY,3801)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => excSelBitsSin_uid118_fpSinCosXTest_q, xout => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem(DUALMEM,3802)
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_reset0 <= areset;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ia <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_inputreg_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_aa <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_wrreg_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ab <= ld_expSelectorCos_uid142_fpSinCosXTest_q_to_expRPostExcCos_uid144_fpSinCosXTest_b_replace_rdcnt_q;
    ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 46,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 46,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_iq,
        address_a => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_aa,
        data_a => ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_ia
    );
        ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_q <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_iq(2 downto 0);

	--reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0(REG,1315)@69
    reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q <= ld_excSelBitsSin_uid118_fpSinCosXTest_q_to_reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--excSelSin_uid119_fpSinCosXTest(LOOKUP,118)@70
    excSelSin_uid119_fpSinCosXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            excSelSin_uid119_fpSinCosXTest_q <= "00";
        ELSIF (clk'EVENT AND clk = '1' AND en = "1") THEN
            CASE (reg_excSelBitsSin_uid118_fpSinCosXTest_0_to_excSelSin_uid119_fpSinCosXTest_0_q) IS
                WHEN "000" =>  excSelSin_uid119_fpSinCosXTest_q <= "00";
                WHEN "001" =>  excSelSin_uid119_fpSinCosXTest_q <= "01";
                WHEN "010" =>  excSelSin_uid119_fpSinCosXTest_q <= "10";
                WHEN "011" =>  excSelSin_uid119_fpSinCosXTest_q <= "10";
                WHEN "100" =>  excSelSin_uid119_fpSinCosXTest_q <= "11";
                WHEN "101" =>  excSelSin_uid119_fpSinCosXTest_q <= "11";
                WHEN "110" =>  excSelSin_uid119_fpSinCosXTest_q <= "00";
                WHEN "111" =>  excSelSin_uid119_fpSinCosXTest_q <= "00";
                WHEN OTHERS =>
                    excSelSin_uid119_fpSinCosXTest_q <= (others => '-');
            END CASE;
        END IF;
    END PROCESS;


	--expRPostExcSin_uid126_fpSinCosXTest(MUX,125)@71
    expRPostExcSin_uid126_fpSinCosXTest_s <= excSelSin_uid119_fpSinCosXTest_q;
    expRPostExcSin_uid126_fpSinCosXTest: PROCESS (expRPostExcSin_uid126_fpSinCosXTest_s, reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2_q, reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_q)
    BEGIN
            CASE expRPostExcSin_uid126_fpSinCosXTest_s IS
                  WHEN "00" => expRPostExcSin_uid126_fpSinCosXTest_q <= reg_expRCompSin_uid104_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_2_q;
                  WHEN "01" => expRPostExcSin_uid126_fpSinCosXTest_q <= reg_exp_uid9_fpSinCosXTest_0_to_expRPostExcSin_uid126_fpSinCosXTest_3_q;
                  WHEN "10" => expRPostExcSin_uid126_fpSinCosXTest_q <= cstAllZWE_uid8_fpSinCosXTest_q;
                  WHEN "11" => expRPostExcSin_uid126_fpSinCosXTest_q <= cstAllOWE_uid6_fpSinCosXTest_q;
                  WHEN OTHERS => expRPostExcSin_uid126_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor(LOGICAL,3849)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_b <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena_q;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_q <= not (ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_a or ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_b);

	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_mem_top(CONSTANT,3845)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_mem_top_q <= "01000100";

	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp(LOGICAL,3846)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_a <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_mem_top_q;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_q);
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_q <= "1" when ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_a = ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_b else "0";

	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmpReg(REG,3847)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmpReg_q <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena(REG,3850)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_nor_q = "1") THEN
                ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena_q <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd(LOGICAL,3851)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_a <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_sticky_ena_q;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_b <= en;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_q <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_a and ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_b;

	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_wrreg(REG,3844)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_wrreg_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_wrreg_q <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt(COUNTER,3843)
    -- every=1, low=0, high=68, step=1, init=1
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i <= TO_UNSIGNED(1,7);
            ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i = 67 THEN
                      ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_eq = '1') THEN
                        ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i - 68;
                    ELSE
                        ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_i,7));


	--ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem(DUALMEM,3842)
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_reset0 <= areset;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ia <= frac_uid13_fpSinCosXTest_b;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_aa <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_wrreg_q;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ab <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_rdcnt_q;
    ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 7,
        numwords_a => 69,
        width_b => 52,
        widthad_b => 7,
        numwords_b => 69,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_iq,
        address_a => ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_aa,
        data_a => ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_ia
    );
        ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_q <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_iq(51 downto 0);

	--reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3(REG,1425)@70
    reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_q <= ld_frac_uid13_fpSinCosXTest_b_to_reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRCompSin_uid103_fpSinCosXTest(BITSELECT,102)@70
    fracRCompSin_uid103_fpSinCosXTest_in <= expFracRSin_uid102_fpSinCosXTest_q(52 downto 0);
    fracRCompSin_uid103_fpSinCosXTest_b <= fracRCompSin_uid103_fpSinCosXTest_in(52 downto 1);

	--reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2(REG,1424)@70
    reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2_q <= fracRCompSin_uid103_fpSinCosXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostExcSin_uid122_fpSinCosXTest(MUX,121)@71
    fracRPostExcSin_uid122_fpSinCosXTest_s <= excSelSin_uid119_fpSinCosXTest_q;
    fracRPostExcSin_uid122_fpSinCosXTest: PROCESS (fracRPostExcSin_uid122_fpSinCosXTest_s, reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2_q, reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_q)
    BEGIN
            CASE fracRPostExcSin_uid122_fpSinCosXTest_s IS
                  WHEN "00" => fracRPostExcSin_uid122_fpSinCosXTest_q <= reg_fracRCompSin_uid103_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_2_q;
                  WHEN "01" => fracRPostExcSin_uid122_fpSinCosXTest_q <= reg_frac_uid13_fpSinCosXTest_0_to_fracRPostExcSin_uid122_fpSinCosXTest_3_q;
                  WHEN "10" => fracRPostExcSin_uid122_fpSinCosXTest_q <= cstAllZWF_uid7_fpSinCosXTest_q;
                  WHEN "11" => fracRPostExcSin_uid122_fpSinCosXTest_q <= cstNaNwF_uid32_fpSinCosXTest_q;
                  WHEN OTHERS => fracRPostExcSin_uid122_fpSinCosXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpSin_uid131_fpSinCosXTest(BITJOIN,130)@71
    fpSin_uid131_fpSinCosXTest_q <= ld_signR_uid130_fpSinCosXTest_q_to_fpSin_uid131_fpSinCosXTest_c_replace_mem_q & expRPostExcSin_uid126_fpSinCosXTest_q & fracRPostExcSin_uid122_fpSinCosXTest_q;

	--ld_xIn_c_to_xOut_c_nor(LOGICAL,3293)
    ld_xIn_c_to_xOut_c_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xIn_c_to_xOut_c_nor_b <= ld_xIn_c_to_xOut_c_sticky_ena_q;
    ld_xIn_c_to_xOut_c_nor_q <= not (ld_xIn_c_to_xOut_c_nor_a or ld_xIn_c_to_xOut_c_nor_b);

	--ld_xIn_c_to_xOut_c_sticky_ena(REG,3294)
    ld_xIn_c_to_xOut_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xIn_c_to_xOut_c_nor_q = "1") THEN
                ld_xIn_c_to_xOut_c_sticky_ena_q <= ld_xIn_c_to_xOut_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_enaAnd(LOGICAL,3295)
    ld_xIn_c_to_xOut_c_enaAnd_a <= ld_xIn_c_to_xOut_c_sticky_ena_q;
    ld_xIn_c_to_xOut_c_enaAnd_b <= en;
    ld_xIn_c_to_xOut_c_enaAnd_q <= ld_xIn_c_to_xOut_c_enaAnd_a and ld_xIn_c_to_xOut_c_enaAnd_b;

	--ld_xIn_c_to_xOut_c_split_0_nor(LOGICAL,3901)
    ld_xIn_c_to_xOut_c_split_0_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xIn_c_to_xOut_c_split_0_nor_b <= ld_xIn_c_to_xOut_c_split_0_sticky_ena_q;
    ld_xIn_c_to_xOut_c_split_0_nor_q <= not (ld_xIn_c_to_xOut_c_split_0_nor_a or ld_xIn_c_to_xOut_c_split_0_nor_b);

	--ld_xIn_c_to_xOut_c_split_0_sticky_ena(REG,3902)
    ld_xIn_c_to_xOut_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_c_to_xOut_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xIn_c_to_xOut_c_split_0_nor_q = "1") THEN
                ld_xIn_c_to_xOut_c_split_0_sticky_ena_q <= ld_xIn_v_to_xOut_v_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_c_to_xOut_c_split_0_enaAnd(LOGICAL,3903)
    ld_xIn_c_to_xOut_c_split_0_enaAnd_a <= ld_xIn_c_to_xOut_c_split_0_sticky_ena_q;
    ld_xIn_c_to_xOut_c_split_0_enaAnd_b <= en;
    ld_xIn_c_to_xOut_c_split_0_enaAnd_q <= ld_xIn_c_to_xOut_c_split_0_enaAnd_a and ld_xIn_c_to_xOut_c_split_0_enaAnd_b;

	--ld_xIn_c_to_xOut_c_split_0_replace_mem(DUALMEM,3894)
    ld_xIn_c_to_xOut_c_split_0_replace_mem_reset0 <= areset;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_ia <= xIn_c;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_wrreg_q;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q;
    ld_xIn_c_to_xOut_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 8,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_split_0_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xIn_c_to_xOut_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_c_to_xOut_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_c_to_xOut_c_split_0_replace_mem_iq,
        address_a => ld_xIn_c_to_xOut_c_split_0_replace_mem_aa,
        data_a => ld_xIn_c_to_xOut_c_split_0_replace_mem_ia
    );
        ld_xIn_c_to_xOut_c_split_0_replace_mem_q <= ld_xIn_c_to_xOut_c_split_0_replace_mem_iq(7 downto 0);

	--ld_xIn_c_to_xOut_c_replace_mem(DUALMEM,3286)
    ld_xIn_c_to_xOut_c_replace_mem_reset0 <= areset;
    ld_xIn_c_to_xOut_c_replace_mem_ia <= ld_xIn_c_to_xOut_c_split_0_replace_mem_q;
    ld_xIn_c_to_xOut_c_replace_mem_aa <= ld_xIn_c_to_xOut_c_replace_wrreg_q;
    ld_xIn_c_to_xOut_c_replace_mem_ab <= ld_xIn_c_to_xOut_c_replace_rdcnt_q;
    ld_xIn_c_to_xOut_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_xIn_c_to_xOut_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xIn_c_to_xOut_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_c_to_xOut_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_c_to_xOut_c_replace_mem_iq,
        address_a => ld_xIn_c_to_xOut_c_replace_mem_aa,
        data_a => ld_xIn_c_to_xOut_c_replace_mem_ia
    );
        ld_xIn_c_to_xOut_c_replace_mem_q <= ld_xIn_c_to_xOut_c_replace_mem_iq(7 downto 0);

	--ld_xIn_v_to_xOut_v_split_0_nor(LOGICAL,3891)
    ld_xIn_v_to_xOut_v_split_0_nor_a <= ld_xIn_c_to_xOut_c_notEnable_q;
    ld_xIn_v_to_xOut_v_split_0_nor_b <= ld_xIn_v_to_xOut_v_split_0_sticky_ena_q;
    ld_xIn_v_to_xOut_v_split_0_nor_q <= not (ld_xIn_v_to_xOut_v_split_0_nor_a or ld_xIn_v_to_xOut_v_split_0_nor_b);

	--ld_xIn_v_to_xOut_v_split_0_sticky_ena(REG,3892)
    ld_xIn_v_to_xOut_v_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_v_to_xOut_v_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xIn_v_to_xOut_v_split_0_nor_q = "1") THEN
                ld_xIn_v_to_xOut_v_split_0_sticky_ena_q <= ld_xIn_v_to_xOut_v_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_v_to_xOut_v_split_0_enaAnd(LOGICAL,3893)
    ld_xIn_v_to_xOut_v_split_0_enaAnd_a <= ld_xIn_v_to_xOut_v_split_0_sticky_ena_q;
    ld_xIn_v_to_xOut_v_split_0_enaAnd_b <= en;
    ld_xIn_v_to_xOut_v_split_0_enaAnd_q <= ld_xIn_v_to_xOut_v_split_0_enaAnd_a and ld_xIn_v_to_xOut_v_split_0_enaAnd_b;

	--ld_xIn_v_to_xOut_v_split_0_replace_mem(DUALMEM,3884)
    ld_xIn_v_to_xOut_v_split_0_replace_mem_reset0 <= areset;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_ia <= xIn_v;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_aa <= ld_xIn_v_to_xOut_v_split_0_replace_wrreg_q;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_ab <= ld_xIn_v_to_xOut_v_split_0_replace_rdcnt_q;
    ld_xIn_v_to_xOut_v_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_xIn_v_to_xOut_v_split_0_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xIn_v_to_xOut_v_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_v_to_xOut_v_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_v_to_xOut_v_split_0_replace_mem_iq,
        address_a => ld_xIn_v_to_xOut_v_split_0_replace_mem_aa,
        data_a => ld_xIn_v_to_xOut_v_split_0_replace_mem_ia
    );
        ld_xIn_v_to_xOut_v_split_0_replace_mem_q <= ld_xIn_v_to_xOut_v_split_0_replace_mem_iq(0 downto 0);

	--ld_xIn_v_to_xOut_v(DELAY,1501)@0
    ld_xIn_v_to_xOut_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => ld_xIn_v_to_xOut_v_split_0_replace_mem_q, xout => ld_xIn_v_to_xOut_v_q, ena => en(0), clk => clk, aclr => areset );

	--xOut(PORTOUT,4)@71
    xOut_v <= ld_xIn_v_to_xOut_v_q;
    xOut_c <= ld_xIn_c_to_xOut_c_replace_mem_q;
    xOut_0 <= fpSin_uid131_fpSinCosXTest_q;
    xOut_1 <= fpCos_uid156_fpSinCosXTest_q;


end normal;
