Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320 --family="Arria 10" --part=10AX115N4F45E3SG
: fifo320.fifo_0: Targeting device family: Arria 10.
: fifo320.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo320.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo320: "Transforming system: fifo320"
Info: fifo320: "Naming system components in system: fifo320"
Info: fifo320: "Processing generation queue"
Info: fifo320: "Generating: fifo320"
Info: fifo320: "Generating: fifo320_fifo_181_hlc74wy"
Info: fifo320: Done "fifo320" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320.ip --output-directory=F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/DDR_check/z8_BK_pcb2.0_1g_1.00_20230915/src/ddr/fifo320/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320.ip --block-symbol-file --output-directory=F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320 --family="Arria 10" --part=10AX115N4F45E3SG
: fifo320.fifo_0: Targeting device family: Arria 10.
: fifo320.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo320.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320.ip --synthesis=VHDL --output-directory=F:\DDR_check\z8_BK_pcb2.0_1g_1.00_20230915\src\ddr\fifo320 --family="Arria 10" --part=10AX115N4F45E3SG
: fifo320.fifo_0: Targeting device family: Arria 10.
: fifo320.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo320.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo320: "Transforming system: fifo320"
Info: fifo320: "Naming system components in system: fifo320"
Info: fifo320: "Processing generation queue"
Info: fifo320: "Generating: fifo320"
Info: fifo320: "Generating: fifo320_fifo_181_hlc74wy"
Info: fifo320: Done "fifo320" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo320. No files generated.
Info: Finished: Generate IP Core Documentation
