+incdir+$AXI4LITE_MASTERWRITE/src/masterWriteEnv/
+incdir+$AXI4LITE_MASTERREAD/src/masterReadEnv/

+incdir+$AXI4LITE_MASTER/src/axi4LiteMasterEnv/
+incdir+$AXI4LITE_MASTER/src/axi4LiteMasterEnv/masterVirtualSequencer/
      
${AXI4LITE_MASTERWRITE}/src/masterWriteEnv/Axi4LiteWriteMasterEnvPkg.sv
${AXI4LITE_MASTERREAD}/src/masterReadEnv/Axi4LiteReadMasterEnvPkg.sv
${AXI4LITE_MASTER}/src/axi4LiteMasterEnv/masterVirtualSequencer/Axi4LiteMasterVirtualSeqrPkg.sv
${AXI4LITE_MASTER}/src/axi4LiteMasterEnv/Axi4LiteMasterEnvPkg.sv
${AXI4LITE_MASTER}/src/tb/Axi4LiteMasterInterface.sv

+incdir+$AXI4LITE_PROJECT/examples/VIPMasterRTLSlave/src/MasterVIPSlaveIPEnv/
+incdir+$AXI4LITE_PROJECT/examples/VIPMasterRTLSlave/src/tb/test/
+incdir+$AXI4LITE_PROJECT/examples/VIPMasterRTLSlave/src/tb/

${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/src/MasterVIPSlaveIPEnv/MasterVIPSlaveIPEnvPkg.sv
${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/src/tb/test/MasterVIPSlaveIPTestPkg.sv
${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/src/tb/MasterVIPSlaveIPInterface.sv

+incdir+$AXI4LITE_PROJECT/examples/VIPMasterRTLSlave/rtl/
${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/rtl/slaveRTL.v
${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/rtl/Axi4LiteSlaveRTL.v

${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/src/tb/MasterVIPSlaveIPHdlTop.sv
${AXI4LITE_PROJECT}/examples/VIPMasterRTLSlave/src/tb/MasterVIPSlaveIPHvlTop.sv
