// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        reset_state,
        data_0_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input   reset_state;
input  [15:0] data_0_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [15:0] s_newstate_V_0;
reg   [15:0] h_state_V_0;
reg   [15:0] s_newstate_V_1;
reg   [15:0] h_state_V_1;
reg   [15:0] s_newstate_V_2;
reg   [15:0] h_state_V_2;
reg   [15:0] s_newstate_V_3;
reg   [15:0] h_state_V_3;
reg   [0:0] reset_state_read_reg_800;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] inputacc_ifo_0_V_fu_296_p2;
reg   [15:0] inputacc_ifo_0_V_reg_808;
wire   [15:0] inputacc_ifo_1_V_fu_302_p2;
reg   [15:0] inputacc_ifo_1_V_reg_813;
wire   [15:0] inputacc_ifo_2_V_fu_308_p2;
reg   [15:0] inputacc_ifo_2_V_reg_818;
wire   [15:0] inputacc_ifo_3_V_fu_314_p2;
reg   [15:0] inputacc_ifo_3_V_reg_823;
wire   [15:0] inputacc_ifo_4_V_fu_320_p2;
reg   [15:0] inputacc_ifo_4_V_reg_828;
wire   [15:0] inputacc_ifo_5_V_fu_326_p2;
reg   [15:0] inputacc_ifo_5_V_reg_833;
wire   [15:0] inputacc_ifo_6_V_fu_332_p2;
reg   [15:0] inputacc_ifo_6_V_reg_838;
wire   [15:0] inputacc_ifo_7_V_fu_338_p2;
reg   [15:0] inputacc_ifo_7_V_reg_843;
wire   [15:0] inputacc_ifo_8_V_fu_344_p2;
reg   [15:0] inputacc_ifo_8_V_reg_848;
wire   [15:0] inputacc_ifo_9_V_fu_350_p2;
reg   [15:0] inputacc_ifo_9_V_reg_853;
wire   [15:0] inputacc_ifo_10_V_fu_356_p2;
reg   [15:0] inputacc_ifo_10_V_reg_858;
wire   [15:0] inputacc_ifo_11_V_fu_362_p2;
reg   [15:0] inputacc_ifo_11_V_reg_863;
wire   [15:0] inputacc_c_0_V_fu_368_p2;
reg   [15:0] inputacc_c_0_V_reg_868;
wire   [15:0] inputacc_c_1_V_fu_374_p2;
reg   [15:0] inputacc_c_1_V_reg_873;
wire   [15:0] inputacc_c_2_V_fu_380_p2;
reg   [15:0] inputacc_c_2_V_reg_878;
wire   [15:0] inputacc_c_3_V_fu_386_p2;
reg   [15:0] inputacc_c_3_V_reg_883;
reg  signed [15:0] tmpres_ifo_4_reg_888;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg  signed [15:0] tmpres_ifo_5_reg_893;
reg  signed [15:0] tmpres_ifo_6_reg_898;
reg  signed [15:0] tmpres_ifo_7_reg_903;
reg  signed [15:0] tmpres_ifo_8_reg_908;
reg  signed [15:0] tmpres_ifo_9_reg_913;
reg  signed [15:0] tmpres_ifo_s_reg_918;
reg  signed [15:0] tmpres_ifo_10_reg_923;
wire  signed [25:0] mul_ln703_fu_716_p2;
reg  signed [25:0] mul_ln703_reg_928;
wire  signed [25:0] mul_ln703_1_fu_722_p2;
reg  signed [25:0] mul_ln703_1_reg_933;
wire  signed [25:0] mul_ln703_2_fu_728_p2;
reg  signed [25:0] mul_ln703_2_reg_938;
wire  signed [25:0] mul_ln703_3_fu_734_p2;
reg  signed [25:0] mul_ln703_3_reg_943;
reg   [15:0] data_0_V_read_assign_2_reg_948;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
reg   [15:0] data_1_V_read_assign_2_reg_953;
reg   [15:0] data_2_V_read_assign_2_reg_958;
reg   [15:0] data_3_V_read_assign_2_reg_963;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_done;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ready;
reg    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ce;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_0;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_1;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_2;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_3;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_4;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_5;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_6;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_7;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_8;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_9;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_10;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_11;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call68;
wire    ap_block_pp0_stage1_11001_ignoreCallOp67;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call68;
wire    ap_block_pp0_stage2_11001_ignoreCallOp69;
wire    ap_CS_fsm_pp0_stage1;
wire    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_ready;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_0_V_read;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_1_V_read;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_2_V_read;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_3_V_read;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_0;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_1;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_2;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_3;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_4;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_5;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_6;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_7;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_8;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_9;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_10;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_11;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_12;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_13;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_14;
wire   [15:0] call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_15;
wire    grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start;
wire    grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_done;
wire    grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_idle;
wire    grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ready;
reg    grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ce;
reg   [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read;
reg   [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read;
reg   [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read;
reg   [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read;
wire  signed [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_0;
wire  signed [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_1;
wire  signed [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_2;
wire  signed [15:0] grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_3;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call81;
wire    ap_block_pp0_stage1_11001_ignoreCallOp68;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call81;
wire    ap_block_pp0_stage2_11001_ignoreCallOp82;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call118;
wire    ap_block_pp0_stage4_11001_ignoreCallOp131;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call118;
reg    ap_block_pp0_stage0_11001_ignoreCallOp132;
wire    call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_ready;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_0;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_1;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_2;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_3;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_4;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_5;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_6;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_7;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_8;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_9;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_10;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_11;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_12;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_13;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_14;
wire   [15:0] call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_15;
reg    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg    grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage3;
reg   [15:0] ap_sig_allocacmp_h_state_V_0_load;
reg   [15:0] ap_sig_allocacmp_h_state_V_1_load;
reg   [15:0] ap_sig_allocacmp_h_state_V_2_load;
reg   [15:0] ap_sig_allocacmp_h_state_V_3_load;
wire   [0:0] select_ln161_1_fu_132_p0;
wire   [0:0] select_ln161_3_fu_141_p0;
wire   [0:0] select_ln161_5_fu_150_p0;
wire   [0:0] select_ln161_7_fu_159_p0;
wire  signed [15:0] select_ln161_fu_488_p3;
wire  signed [25:0] grp_fu_740_p3;
wire  signed [15:0] select_ln161_2_fu_495_p3;
wire  signed [25:0] grp_fu_748_p3;
wire  signed [15:0] select_ln161_4_fu_502_p3;
wire  signed [25:0] grp_fu_756_p3;
wire  signed [15:0] select_ln161_6_fu_509_p3;
wire  signed [25:0] grp_fu_764_p3;
wire  signed [25:0] mul_ln1118_fu_772_p2;
wire  signed [25:0] mul_ln1118_5_fu_779_p2;
wire  signed [25:0] mul_ln1118_6_fu_786_p2;
wire  signed [25:0] mul_ln1118_7_fu_793_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
reg    ap_idle_pp0_1to1;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 s_newstate_V_0 = 16'd0;
#0 h_state_V_0 = 16'd0;
#0 s_newstate_V_1 = 16'd0;
#0 h_state_V_1 = 16'd0;
#0 s_newstate_V_2 = 16'd0;
#0 h_state_V_2 = 16'd0;
#0 s_newstate_V_3 = 16'd0;
#0 h_state_V_3 = 16'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg = 1'b0;
#0 grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg = 1'b0;
end

sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start),
    .ap_done(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_done),
    .ap_idle(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_idle),
    .ap_ready(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ready),
    .ap_ce(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ce),
    .data_0_V_read(inputacc_ifo_0_V_reg_808),
    .data_1_V_read(inputacc_ifo_1_V_reg_813),
    .data_2_V_read(inputacc_ifo_2_V_reg_818),
    .data_3_V_read(inputacc_ifo_3_V_reg_823),
    .data_4_V_read(inputacc_ifo_4_V_reg_828),
    .data_5_V_read(inputacc_ifo_5_V_reg_833),
    .data_6_V_read(inputacc_ifo_6_V_reg_838),
    .data_7_V_read(inputacc_ifo_7_V_reg_843),
    .data_8_V_read(inputacc_ifo_8_V_reg_848),
    .data_9_V_read(inputacc_ifo_9_V_reg_853),
    .data_10_V_read(inputacc_ifo_10_V_reg_858),
    .data_11_V_read(inputacc_ifo_11_V_reg_863),
    .ap_return_0(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_0),
    .ap_return_1(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_1),
    .ap_return_2(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_2),
    .ap_return_3(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_3),
    .ap_return_4(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_4),
    .ap_return_5(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_5),
    .ap_return_6(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_6),
    .ap_return_7(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_7),
    .ap_return_8(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_8),
    .ap_return_9(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_9),
    .ap_return_10(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_10),
    .ap_return_11(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_11)
);

dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76(
    .ap_ready(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_ready),
    .data_0_V_read(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_0_V_read),
    .data_1_V_read(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_1_V_read),
    .data_2_V_read(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_2_V_read),
    .data_3_V_read(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_3_V_read),
    .ap_return_0(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_0),
    .ap_return_1(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_1),
    .ap_return_2(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_2),
    .ap_return_3(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_3),
    .ap_return_4(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_4),
    .ap_return_5(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_5),
    .ap_return_6(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_6),
    .ap_return_7(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_7),
    .ap_return_8(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_8),
    .ap_return_9(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_9),
    .ap_return_10(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_10),
    .ap_return_11(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_11),
    .ap_return_12(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_12),
    .ap_return_13(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_13),
    .ap_return_14(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_14),
    .ap_return_15(call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_15)
);

tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start),
    .ap_done(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_done),
    .ap_idle(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_idle),
    .ap_ready(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ready),
    .ap_ce(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ce),
    .data_0_V_read(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read),
    .data_1_V_read(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read),
    .data_2_V_read(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read),
    .data_3_V_read(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read),
    .ap_return_0(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_0),
    .ap_return_1(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_1),
    .ap_return_2(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_2),
    .ap_return_3(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_3)
);

dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94(
    .ap_ready(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_ready),
    .data_0_V_read(data_0_V_read),
    .ap_return_0(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_0),
    .ap_return_1(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_1),
    .ap_return_2(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_2),
    .ap_return_3(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_3),
    .ap_return_4(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_4),
    .ap_return_5(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_5),
    .ap_return_6(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_6),
    .ap_return_7(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_7),
    .ap_return_8(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_8),
    .ap_return_9(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_9),
    .ap_return_10(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_10),
    .ap_return_11(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_11),
    .ap_return_12(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_12),
    .ap_return_13(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_13),
    .ap_return_14(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_14),
    .ap_return_15(call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_15)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U24(
    .din0(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_0),
    .din1(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_0),
    .dout(mul_ln703_fu_716_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U25(
    .din0(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_1),
    .din1(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_1),
    .dout(mul_ln703_1_fu_722_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U26(
    .din0(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_2),
    .din1(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_2),
    .dout(mul_ln703_2_fu_728_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U27(
    .din0(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_3),
    .din1(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_3),
    .dout(mul_ln703_3_fu_734_p2)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U28(
    .din0(select_ln161_fu_488_p3),
    .din1(tmpres_ifo_4_reg_888),
    .din2(mul_ln703_reg_928),
    .dout(grp_fu_740_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U29(
    .din0(select_ln161_2_fu_495_p3),
    .din1(tmpres_ifo_5_reg_893),
    .din2(mul_ln703_1_reg_933),
    .dout(grp_fu_748_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U30(
    .din0(select_ln161_4_fu_502_p3),
    .din1(tmpres_ifo_6_reg_898),
    .din2(mul_ln703_2_reg_938),
    .dout(grp_fu_756_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U31(
    .din0(select_ln161_6_fu_509_p3),
    .din1(tmpres_ifo_7_reg_903),
    .din2(mul_ln703_3_reg_943),
    .dout(grp_fu_764_p3)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U32(
    .din0(tmpres_ifo_8_reg_908),
    .din1(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_0),
    .dout(mul_ln1118_fu_772_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U33(
    .din0(tmpres_ifo_9_reg_913),
    .din1(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_1),
    .dout(mul_ln1118_5_fu_779_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U34(
    .din0(tmpres_ifo_s_reg_918),
    .din1(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_2),
    .dout(mul_ln1118_6_fu_786_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U35(
    .din0(tmpres_ifo_10_reg_923),
    .din1(grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_return_3),
    .dout(mul_ln1118_7_fu_793_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ready == 1'b1)) begin
            grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ready == 1'b1)) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        data_0_V_read_assign_2_reg_948 <= {{grp_fu_740_p3[25:10]}};
        data_1_V_read_assign_2_reg_953 <= {{grp_fu_748_p3[25:10]}};
        data_2_V_read_assign_2_reg_958 <= {{grp_fu_756_p3[25:10]}};
        data_3_V_read_assign_2_reg_963 <= {{grp_fu_764_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        h_state_V_0 <= {{mul_ln1118_fu_772_p2[25:10]}};
        h_state_V_1 <= {{mul_ln1118_5_fu_779_p2[25:10]}};
        h_state_V_2 <= {{mul_ln1118_6_fu_786_p2[25:10]}};
        h_state_V_3 <= {{mul_ln1118_7_fu_793_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputacc_c_0_V_reg_868 <= inputacc_c_0_V_fu_368_p2;
        inputacc_c_1_V_reg_873 <= inputacc_c_1_V_fu_374_p2;
        inputacc_c_2_V_reg_878 <= inputacc_c_2_V_fu_380_p2;
        inputacc_c_3_V_reg_883 <= inputacc_c_3_V_fu_386_p2;
        inputacc_ifo_0_V_reg_808 <= inputacc_ifo_0_V_fu_296_p2;
        inputacc_ifo_10_V_reg_858 <= inputacc_ifo_10_V_fu_356_p2;
        inputacc_ifo_11_V_reg_863 <= inputacc_ifo_11_V_fu_362_p2;
        inputacc_ifo_1_V_reg_813 <= inputacc_ifo_1_V_fu_302_p2;
        inputacc_ifo_2_V_reg_818 <= inputacc_ifo_2_V_fu_308_p2;
        inputacc_ifo_3_V_reg_823 <= inputacc_ifo_3_V_fu_314_p2;
        inputacc_ifo_4_V_reg_828 <= inputacc_ifo_4_V_fu_320_p2;
        inputacc_ifo_5_V_reg_833 <= inputacc_ifo_5_V_fu_326_p2;
        inputacc_ifo_6_V_reg_838 <= inputacc_ifo_6_V_fu_332_p2;
        inputacc_ifo_7_V_reg_843 <= inputacc_ifo_7_V_fu_338_p2;
        inputacc_ifo_8_V_reg_848 <= inputacc_ifo_8_V_fu_344_p2;
        inputacc_ifo_9_V_reg_853 <= inputacc_ifo_9_V_fu_350_p2;
        reset_state_read_reg_800 <= reset_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul_ln703_1_reg_933 <= mul_ln703_1_fu_722_p2;
        mul_ln703_2_reg_938 <= mul_ln703_2_fu_728_p2;
        mul_ln703_3_reg_943 <= mul_ln703_3_fu_734_p2;
        mul_ln703_reg_928 <= mul_ln703_fu_716_p2;
        tmpres_ifo_10_reg_923 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_11;
        tmpres_ifo_4_reg_888 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_4;
        tmpres_ifo_5_reg_893 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_5;
        tmpres_ifo_6_reg_898 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_6;
        tmpres_ifo_7_reg_903 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_7;
        tmpres_ifo_8_reg_908 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_8;
        tmpres_ifo_9_reg_913 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_9;
        tmpres_ifo_s_reg_918 <= grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_return_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        s_newstate_V_0 <= {{grp_fu_740_p3[25:10]}};
        s_newstate_V_1 <= {{grp_fu_748_p3[25:10]}};
        s_newstate_V_2 <= {{grp_fu_756_p3[25:10]}};
        s_newstate_V_3 <= {{grp_fu_764_p3[25:10]}};
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_h_state_V_0_load = {{mul_ln1118_fu_772_p2[25:10]}};
    end else begin
        ap_sig_allocacmp_h_state_V_0_load = h_state_V_0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_h_state_V_1_load = {{mul_ln1118_5_fu_779_p2[25:10]}};
    end else begin
        ap_sig_allocacmp_h_state_V_1_load = h_state_V_1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_h_state_V_2_load = {{mul_ln1118_6_fu_786_p2[25:10]}};
    end else begin
        ap_sig_allocacmp_h_state_V_2_load = h_state_V_2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_h_state_V_3_load = {{mul_ln1118_7_fu_793_p2[25:10]}};
    end else begin
        ap_sig_allocacmp_h_state_V_3_load = h_state_V_3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
        grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp131) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp132) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ce = 1'b1;
    end else begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read = data_0_V_read_assign_2_reg_948;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read = inputacc_c_0_V_reg_868;
        end else begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read = 'bx;
        end
    end else begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read = data_1_V_read_assign_2_reg_953;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read = inputacc_c_1_V_reg_873;
        end else begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read = 'bx;
        end
    end else begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read = data_2_V_read_assign_2_reg_958;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read = inputacc_c_2_V_reg_878;
        end else begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read = 'bx;
        end
    end else begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read = data_3_V_read_assign_2_reg_963;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read = inputacc_c_3_V_reg_883;
        end else begin
            grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read = 'bx;
        end
    end else begin
        grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_data_3_V_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & ~((ap_reset_start_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_reset_start_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp132 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp67 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp68 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp69 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp82 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp131 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call118 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = {{mul_ln1118_fu_772_p2[25:10]}};

assign ap_return_1 = {{mul_ln1118_5_fu_779_p2[25:10]}};

assign ap_return_2 = {{mul_ln1118_6_fu_786_p2[25:10]}};

assign ap_return_3 = {{mul_ln1118_7_fu_793_p2[25:10]}};

assign call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_0_V_read = ((select_ln161_1_fu_132_p0[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_h_state_V_0_load);

assign call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_1_V_read = ((select_ln161_3_fu_141_p0[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_h_state_V_1_load);

assign call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_2_V_read = ((select_ln161_5_fu_150_p0[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_h_state_V_2_load);

assign call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_data_3_V_read = ((select_ln161_7_fu_159_p0[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_h_state_V_3_load);

assign grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start = grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_58_ap_start_reg;

assign grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start = grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_84_ap_start_reg;

assign inputacc_c_0_V_fu_368_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_8 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_8);

assign inputacc_c_1_V_fu_374_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_9 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_9);

assign inputacc_c_2_V_fu_380_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_10 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_10);

assign inputacc_c_3_V_fu_386_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_11 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_11);

assign inputacc_ifo_0_V_fu_296_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_0 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_0);

assign inputacc_ifo_10_V_fu_356_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_14 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_14);

assign inputacc_ifo_11_V_fu_362_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_15 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_15);

assign inputacc_ifo_1_V_fu_302_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_1 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_1);

assign inputacc_ifo_2_V_fu_308_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_2 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_2);

assign inputacc_ifo_3_V_fu_314_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_3 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_3);

assign inputacc_ifo_4_V_fu_320_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_4 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_4);

assign inputacc_ifo_5_V_fu_326_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_5 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_5);

assign inputacc_ifo_6_V_fu_332_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_6 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_6);

assign inputacc_ifo_7_V_fu_338_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_7 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_7);

assign inputacc_ifo_8_V_fu_344_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_12 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_12);

assign inputacc_ifo_9_V_fu_350_p2 = (call_ret1_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_94_ap_return_13 + call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_76_ap_return_13);

assign select_ln161_1_fu_132_p0 = reset_state;

assign select_ln161_2_fu_495_p3 = ((reset_state_read_reg_800[0:0] === 1'b1) ? 16'd0 : s_newstate_V_1);

assign select_ln161_3_fu_141_p0 = reset_state;

assign select_ln161_4_fu_502_p3 = ((reset_state_read_reg_800[0:0] === 1'b1) ? 16'd0 : s_newstate_V_2);

assign select_ln161_5_fu_150_p0 = reset_state;

assign select_ln161_6_fu_509_p3 = ((reset_state_read_reg_800[0:0] === 1'b1) ? 16'd0 : s_newstate_V_3);

assign select_ln161_7_fu_159_p0 = reset_state;

assign select_ln161_fu_488_p3 = ((reset_state_read_reg_800[0:0] === 1'b1) ? 16'd0 : s_newstate_V_0);

endmodule //lstm_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
