#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n16316.Q[0] (.latch clocked by pclk)
Endpoint  : out:n594.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16316.clk[0] (.latch)                                           1.014     1.014
n16316.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16317.in[0] (.names)                                            1.014     2.070
n16317.out[0] (.names)                                           0.261     2.331
n16318.in[0] (.names)                                            1.014     3.344
n16318.out[0] (.names)                                           0.261     3.605
n16319.in[1] (.names)                                            1.014     4.619
n16319.out[0] (.names)                                           0.261     4.880
n16320.in[1] (.names)                                            1.014     5.894
n16320.out[0] (.names)                                           0.261     6.155
n16322.in[0] (.names)                                            1.014     7.169
n16322.out[0] (.names)                                           0.261     7.430
n16323.in[1] (.names)                                            1.014     8.444
n16323.out[0] (.names)                                           0.261     8.705
n16324.in[0] (.names)                                            1.014     9.719
n16324.out[0] (.names)                                           0.261     9.980
n16301.in[0] (.names)                                            1.014    10.993
n16301.out[0] (.names)                                           0.261    11.254
n16346.in[1] (.names)                                            1.014    12.268
n16346.out[0] (.names)                                           0.261    12.529
n16325.in[3] (.names)                                            1.014    13.543
n16325.out[0] (.names)                                           0.261    13.804
n16326.in[1] (.names)                                            1.014    14.818
n16326.out[0] (.names)                                           0.261    15.079
n16327.in[3] (.names)                                            1.014    16.093
n16327.out[0] (.names)                                           0.261    16.354
n16328.in[1] (.names)                                            1.014    17.367
n16328.out[0] (.names)                                           0.261    17.628
n16315.in[0] (.names)                                            1.014    18.642
n16315.out[0] (.names)                                           0.261    18.903
n16330.in[1] (.names)                                            1.014    19.917
n16330.out[0] (.names)                                           0.261    20.178
n16302.in[0] (.names)                                            1.014    21.192
n16302.out[0] (.names)                                           0.261    21.453
n16303.in[2] (.names)                                            1.014    22.467
n16303.out[0] (.names)                                           0.261    22.728
n16306.in[1] (.names)                                            1.014    23.742
n16306.out[0] (.names)                                           0.261    24.003
n16307.in[0] (.names)                                            1.014    25.016
n16307.out[0] (.names)                                           0.261    25.277
n16304.in[0] (.names)                                            1.014    26.291
n16304.out[0] (.names)                                           0.261    26.552
n15980.in[0] (.names)                                            1.014    27.566
n15980.out[0] (.names)                                           0.261    27.827
n15965.in[1] (.names)                                            1.014    28.841
n15965.out[0] (.names)                                           0.261    29.102
n15984.in[1] (.names)                                            1.014    30.116
n15984.out[0] (.names)                                           0.261    30.377
n15959.in[0] (.names)                                            1.014    31.390
n15959.out[0] (.names)                                           0.261    31.651
n15985.in[2] (.names)                                            1.014    32.665
n15985.out[0] (.names)                                           0.261    32.926
n15986.in[0] (.names)                                            1.014    33.940
n15986.out[0] (.names)                                           0.261    34.201
n15988.in[1] (.names)                                            1.014    35.215
n15988.out[0] (.names)                                           0.261    35.476
n15989.in[0] (.names)                                            1.014    36.490
n15989.out[0] (.names)                                           0.261    36.751
n15956.in[1] (.names)                                            1.014    37.765
n15956.out[0] (.names)                                           0.261    38.026
n15995.in[2] (.names)                                            1.014    39.039
n15995.out[0] (.names)                                           0.261    39.300
n15996.in[0] (.names)                                            1.014    40.314
n15996.out[0] (.names)                                           0.261    40.575
n15993.in[0] (.names)                                            1.014    41.589
n15993.out[0] (.names)                                           0.261    41.850
n15994.in[0] (.names)                                            1.014    42.864
n15994.out[0] (.names)                                           0.261    43.125
n15997.in[2] (.names)                                            1.014    44.139
n15997.out[0] (.names)                                           0.261    44.400
n15998.in[0] (.names)                                            1.014    45.413
n15998.out[0] (.names)                                           0.261    45.674
n16000.in[0] (.names)                                            1.014    46.688
n16000.out[0] (.names)                                           0.261    46.949
n14991.in[0] (.names)                                            1.014    47.963
n14991.out[0] (.names)                                           0.261    48.224
n15880.in[0] (.names)                                            1.014    49.238
n15880.out[0] (.names)                                           0.261    49.499
n687.in[0] (.names)                                              1.014    50.513
n687.out[0] (.names)                                             0.261    50.774
n594.in[0] (.names)                                              1.014    51.787
n594.out[0] (.names)                                             0.261    52.048
out:n594.outpad[0] (.output)                                     1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n16316.Q[0] (.latch clocked by pclk)
Endpoint  : n15992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16316.clk[0] (.latch)                                           1.014     1.014
n16316.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16317.in[0] (.names)                                            1.014     2.070
n16317.out[0] (.names)                                           0.261     2.331
n16318.in[0] (.names)                                            1.014     3.344
n16318.out[0] (.names)                                           0.261     3.605
n16319.in[1] (.names)                                            1.014     4.619
n16319.out[0] (.names)                                           0.261     4.880
n16320.in[1] (.names)                                            1.014     5.894
n16320.out[0] (.names)                                           0.261     6.155
n16322.in[0] (.names)                                            1.014     7.169
n16322.out[0] (.names)                                           0.261     7.430
n16323.in[1] (.names)                                            1.014     8.444
n16323.out[0] (.names)                                           0.261     8.705
n16324.in[0] (.names)                                            1.014     9.719
n16324.out[0] (.names)                                           0.261     9.980
n16301.in[0] (.names)                                            1.014    10.993
n16301.out[0] (.names)                                           0.261    11.254
n16346.in[1] (.names)                                            1.014    12.268
n16346.out[0] (.names)                                           0.261    12.529
n16325.in[3] (.names)                                            1.014    13.543
n16325.out[0] (.names)                                           0.261    13.804
n16326.in[1] (.names)                                            1.014    14.818
n16326.out[0] (.names)                                           0.261    15.079
n16327.in[3] (.names)                                            1.014    16.093
n16327.out[0] (.names)                                           0.261    16.354
n16328.in[1] (.names)                                            1.014    17.367
n16328.out[0] (.names)                                           0.261    17.628
n16315.in[0] (.names)                                            1.014    18.642
n16315.out[0] (.names)                                           0.261    18.903
n16330.in[1] (.names)                                            1.014    19.917
n16330.out[0] (.names)                                           0.261    20.178
n16302.in[0] (.names)                                            1.014    21.192
n16302.out[0] (.names)                                           0.261    21.453
n16303.in[2] (.names)                                            1.014    22.467
n16303.out[0] (.names)                                           0.261    22.728
n16306.in[1] (.names)                                            1.014    23.742
n16306.out[0] (.names)                                           0.261    24.003
n16307.in[0] (.names)                                            1.014    25.016
n16307.out[0] (.names)                                           0.261    25.277
n16304.in[0] (.names)                                            1.014    26.291
n16304.out[0] (.names)                                           0.261    26.552
n15980.in[0] (.names)                                            1.014    27.566
n15980.out[0] (.names)                                           0.261    27.827
n15965.in[1] (.names)                                            1.014    28.841
n15965.out[0] (.names)                                           0.261    29.102
n15984.in[1] (.names)                                            1.014    30.116
n15984.out[0] (.names)                                           0.261    30.377
n15959.in[0] (.names)                                            1.014    31.390
n15959.out[0] (.names)                                           0.261    31.651
n15985.in[2] (.names)                                            1.014    32.665
n15985.out[0] (.names)                                           0.261    32.926
n15986.in[0] (.names)                                            1.014    33.940
n15986.out[0] (.names)                                           0.261    34.201
n15988.in[1] (.names)                                            1.014    35.215
n15988.out[0] (.names)                                           0.261    35.476
n15989.in[0] (.names)                                            1.014    36.490
n15989.out[0] (.names)                                           0.261    36.751
n15956.in[1] (.names)                                            1.014    37.765
n15956.out[0] (.names)                                           0.261    38.026
n15995.in[2] (.names)                                            1.014    39.039
n15995.out[0] (.names)                                           0.261    39.300
n15996.in[0] (.names)                                            1.014    40.314
n15996.out[0] (.names)                                           0.261    40.575
n15993.in[0] (.names)                                            1.014    41.589
n15993.out[0] (.names)                                           0.261    41.850
n15994.in[0] (.names)                                            1.014    42.864
n15994.out[0] (.names)                                           0.261    43.125
n15997.in[2] (.names)                                            1.014    44.139
n15997.out[0] (.names)                                           0.261    44.400
n15998.in[0] (.names)                                            1.014    45.413
n15998.out[0] (.names)                                           0.261    45.674
n16000.in[0] (.names)                                            1.014    46.688
n16000.out[0] (.names)                                           0.261    46.949
n14991.in[0] (.names)                                            1.014    47.963
n14991.out[0] (.names)                                           0.261    48.224
n15880.in[0] (.names)                                            1.014    49.238
n15880.out[0] (.names)                                           0.261    49.499
n687.in[0] (.names)                                              1.014    50.513
n687.out[0] (.names)                                             0.261    50.774
n594.in[0] (.names)                                              1.014    51.787
n594.out[0] (.names)                                             0.261    52.048
n15992.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15992.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n786.Q[0] (.latch clocked by pclk)
Endpoint  : n8670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n786.clk[0] (.latch)                                             1.014     1.014
n786.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10077.in[0] (.names)                                            1.014     2.070
n10077.out[0] (.names)                                           0.261     2.331
n10076.in[2] (.names)                                            1.014     3.344
n10076.out[0] (.names)                                           0.261     3.605
n10072.in[0] (.names)                                            1.014     4.619
n10072.out[0] (.names)                                           0.261     4.880
n10122.in[0] (.names)                                            1.014     5.894
n10122.out[0] (.names)                                           0.261     6.155
n10123.in[0] (.names)                                            1.014     7.169
n10123.out[0] (.names)                                           0.261     7.430
n10099.in[0] (.names)                                            1.014     8.444
n10099.out[0] (.names)                                           0.261     8.705
n8854.in[1] (.names)                                             1.014     9.719
n8854.out[0] (.names)                                            0.261     9.980
n8855.in[1] (.names)                                             1.014    10.993
n8855.out[0] (.names)                                            0.261    11.254
n8856.in[0] (.names)                                             1.014    12.268
n8856.out[0] (.names)                                            0.261    12.529
n8959.in[2] (.names)                                             1.014    13.543
n8959.out[0] (.names)                                            0.261    13.804
n8963.in[0] (.names)                                             1.014    14.818
n8963.out[0] (.names)                                            0.261    15.079
n8964.in[1] (.names)                                             1.014    16.093
n8964.out[0] (.names)                                            0.261    16.354
n8965.in[1] (.names)                                             1.014    17.367
n8965.out[0] (.names)                                            0.261    17.628
n8967.in[0] (.names)                                             1.014    18.642
n8967.out[0] (.names)                                            0.261    18.903
n8969.in[1] (.names)                                             1.014    19.917
n8969.out[0] (.names)                                            0.261    20.178
n8977.in[1] (.names)                                             1.014    21.192
n8977.out[0] (.names)                                            0.261    21.453
n8978.in[0] (.names)                                             1.014    22.467
n8978.out[0] (.names)                                            0.261    22.728
n8979.in[0] (.names)                                             1.014    23.742
n8979.out[0] (.names)                                            0.261    24.003
n8987.in[0] (.names)                                             1.014    25.016
n8987.out[0] (.names)                                            0.261    25.277
n8988.in[0] (.names)                                             1.014    26.291
n8988.out[0] (.names)                                            0.261    26.552
n8989.in[0] (.names)                                             1.014    27.566
n8989.out[0] (.names)                                            0.261    27.827
n8990.in[0] (.names)                                             1.014    28.841
n8990.out[0] (.names)                                            0.261    29.102
n8992.in[3] (.names)                                             1.014    30.116
n8992.out[0] (.names)                                            0.261    30.377
n8993.in[1] (.names)                                             1.014    31.390
n8993.out[0] (.names)                                            0.261    31.651
n8995.in[1] (.names)                                             1.014    32.665
n8995.out[0] (.names)                                            0.261    32.926
n9001.in[3] (.names)                                             1.014    33.940
n9001.out[0] (.names)                                            0.261    34.201
n8895.in[0] (.names)                                             1.014    35.215
n8895.out[0] (.names)                                            0.261    35.476
n9002.in[1] (.names)                                             1.014    36.490
n9002.out[0] (.names)                                            0.261    36.751
n9003.in[0] (.names)                                             1.014    37.765
n9003.out[0] (.names)                                            0.261    38.026
n8816.in[0] (.names)                                             1.014    39.039
n8816.out[0] (.names)                                            0.261    39.300
n9004.in[0] (.names)                                             1.014    40.314
n9004.out[0] (.names)                                            0.261    40.575
n9005.in[1] (.names)                                             1.014    41.589
n9005.out[0] (.names)                                            0.261    41.850
n8720.in[1] (.names)                                             1.014    42.864
n8720.out[0] (.names)                                            0.261    43.125
n9009.in[0] (.names)                                             1.014    44.139
n9009.out[0] (.names)                                            0.261    44.400
n8904.in[0] (.names)                                             1.014    45.413
n8904.out[0] (.names)                                            0.261    45.674
n9006.in[1] (.names)                                             1.014    46.688
n9006.out[0] (.names)                                            0.261    46.949
n9008.in[3] (.names)                                             1.014    47.963
n9008.out[0] (.names)                                            0.261    48.224
n9010.in[0] (.names)                                             1.014    49.238
n9010.out[0] (.names)                                            0.261    49.499
n8215.in[0] (.names)                                             1.014    50.513
n8215.out[0] (.names)                                            0.261    50.774
n8698.in[0] (.names)                                             1.014    51.787
n8698.out[0] (.names)                                            0.261    52.048
n8670.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8670.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n786.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4299.in[3] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4315.in[1] (.names)                                             1.014    17.367
n4315.out[0] (.names)                                            0.261    17.628
n4323.in[1] (.names)                                             1.014    18.642
n4323.out[0] (.names)                                            0.261    18.903
n4310.in[0] (.names)                                             1.014    19.917
n4310.out[0] (.names)                                            0.261    20.178
n4312.in[1] (.names)                                             1.014    21.192
n4312.out[0] (.names)                                            0.261    21.453
n4317.in[2] (.names)                                             1.014    22.467
n4317.out[0] (.names)                                            0.261    22.728
n4318.in[1] (.names)                                             1.014    23.742
n4318.out[0] (.names)                                            0.261    24.003
n4319.in[3] (.names)                                             1.014    25.016
n4319.out[0] (.names)                                            0.261    25.277
n4320.in[0] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4325.in[0] (.names)                                             1.014    27.566
n4325.out[0] (.names)                                            0.261    27.827
n4326.in[0] (.names)                                             1.014    28.841
n4326.out[0] (.names)                                            0.261    29.102
n4327.in[1] (.names)                                             1.014    30.116
n4327.out[0] (.names)                                            0.261    30.377
n4313.in[0] (.names)                                             1.014    31.390
n4313.out[0] (.names)                                            0.261    31.651
n4155.in[1] (.names)                                             1.014    32.665
n4155.out[0] (.names)                                            0.261    32.926
n4113.in[1] (.names)                                             1.014    33.940
n4113.out[0] (.names)                                            0.261    34.201
n4428.in[0] (.names)                                             1.014    35.215
n4428.out[0] (.names)                                            0.261    35.476
n4431.in[1] (.names)                                             1.014    36.490
n4431.out[0] (.names)                                            0.261    36.751
n4434.in[2] (.names)                                             1.014    37.765
n4434.out[0] (.names)                                            0.261    38.026
n2167.in[0] (.names)                                             1.014    39.039
n2167.out[0] (.names)                                            0.261    39.300
n4435.in[0] (.names)                                             1.014    40.314
n4435.out[0] (.names)                                            0.261    40.575
n3995.in[1] (.names)                                             1.014    41.589
n3995.out[0] (.names)                                            0.261    41.850
n3996.in[2] (.names)                                             1.014    42.864
n3996.out[0] (.names)                                            0.261    43.125
n3998.in[1] (.names)                                             1.014    44.139
n3998.out[0] (.names)                                            0.261    44.400
n4000.in[1] (.names)                                             1.014    45.413
n4000.out[0] (.names)                                            0.261    45.674
n4001.in[0] (.names)                                             1.014    46.688
n4001.out[0] (.names)                                            0.261    46.949
n4006.in[1] (.names)                                             1.014    47.963
n4006.out[0] (.names)                                            0.261    48.224
n3990.in[1] (.names)                                             1.014    49.238
n3990.out[0] (.names)                                            0.261    49.499
n3991.in[1] (.names)                                             1.014    50.513
n3991.out[0] (.names)                                            0.261    50.774
n785.in[0] (.names)                                              1.014    51.787
n785.out[0] (.names)                                             0.261    52.048
n786.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n786.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n3925.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4299.in[3] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4315.in[1] (.names)                                             1.014    17.367
n4315.out[0] (.names)                                            0.261    17.628
n4323.in[1] (.names)                                             1.014    18.642
n4323.out[0] (.names)                                            0.261    18.903
n4310.in[0] (.names)                                             1.014    19.917
n4310.out[0] (.names)                                            0.261    20.178
n4312.in[1] (.names)                                             1.014    21.192
n4312.out[0] (.names)                                            0.261    21.453
n4317.in[2] (.names)                                             1.014    22.467
n4317.out[0] (.names)                                            0.261    22.728
n4318.in[1] (.names)                                             1.014    23.742
n4318.out[0] (.names)                                            0.261    24.003
n4319.in[3] (.names)                                             1.014    25.016
n4319.out[0] (.names)                                            0.261    25.277
n4320.in[0] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4325.in[0] (.names)                                             1.014    27.566
n4325.out[0] (.names)                                            0.261    27.827
n4326.in[0] (.names)                                             1.014    28.841
n4326.out[0] (.names)                                            0.261    29.102
n4327.in[1] (.names)                                             1.014    30.116
n4327.out[0] (.names)                                            0.261    30.377
n4313.in[0] (.names)                                             1.014    31.390
n4313.out[0] (.names)                                            0.261    31.651
n4155.in[1] (.names)                                             1.014    32.665
n4155.out[0] (.names)                                            0.261    32.926
n4113.in[1] (.names)                                             1.014    33.940
n4113.out[0] (.names)                                            0.261    34.201
n4428.in[0] (.names)                                             1.014    35.215
n4428.out[0] (.names)                                            0.261    35.476
n4431.in[1] (.names)                                             1.014    36.490
n4431.out[0] (.names)                                            0.261    36.751
n4434.in[2] (.names)                                             1.014    37.765
n4434.out[0] (.names)                                            0.261    38.026
n2167.in[0] (.names)                                             1.014    39.039
n2167.out[0] (.names)                                            0.261    39.300
n4435.in[0] (.names)                                             1.014    40.314
n4435.out[0] (.names)                                            0.261    40.575
n3995.in[1] (.names)                                             1.014    41.589
n3995.out[0] (.names)                                            0.261    41.850
n3996.in[2] (.names)                                             1.014    42.864
n3996.out[0] (.names)                                            0.261    43.125
n3998.in[1] (.names)                                             1.014    44.139
n3998.out[0] (.names)                                            0.261    44.400
n4000.in[1] (.names)                                             1.014    45.413
n4000.out[0] (.names)                                            0.261    45.674
n4001.in[0] (.names)                                             1.014    46.688
n4001.out[0] (.names)                                            0.261    46.949
n4006.in[1] (.names)                                             1.014    47.963
n4006.out[0] (.names)                                            0.261    48.224
n3990.in[1] (.names)                                             1.014    49.238
n3990.out[0] (.names)                                            0.261    49.499
n3991.in[1] (.names)                                             1.014    50.513
n3991.out[0] (.names)                                            0.261    50.774
n785.in[0] (.names)                                              1.014    51.787
n785.out[0] (.names)                                             0.261    52.048
n3925.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3925.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n873.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4635.in[2] (.names)                                             1.014    12.268
n4635.out[0] (.names)                                            0.261    12.529
n4636.in[0] (.names)                                             1.014    13.543
n4636.out[0] (.names)                                            0.261    13.804
n1715.in[1] (.names)                                             1.014    14.818
n1715.out[0] (.names)                                            0.261    15.079
n1667.in[1] (.names)                                             1.014    16.093
n1667.out[0] (.names)                                            0.261    16.354
n1668.in[0] (.names)                                             1.014    17.367
n1668.out[0] (.names)                                            0.261    17.628
n1675.in[1] (.names)                                             1.014    18.642
n1675.out[0] (.names)                                            0.261    18.903
n1678.in[0] (.names)                                             1.014    19.917
n1678.out[0] (.names)                                            0.261    20.178
n1682.in[2] (.names)                                             1.014    21.192
n1682.out[0] (.names)                                            0.261    21.453
n1683.in[0] (.names)                                             1.014    22.467
n1683.out[0] (.names)                                            0.261    22.728
n1752.in[2] (.names)                                             1.014    23.742
n1752.out[0] (.names)                                            0.261    24.003
n1771.in[3] (.names)                                             1.014    25.016
n1771.out[0] (.names)                                            0.261    25.277
n1772.in[1] (.names)                                             1.014    26.291
n1772.out[0] (.names)                                            0.261    26.552
n1773.in[0] (.names)                                             1.014    27.566
n1773.out[0] (.names)                                            0.261    27.827
n1764.in[0] (.names)                                             1.014    28.841
n1764.out[0] (.names)                                            0.261    29.102
n1765.in[2] (.names)                                             1.014    30.116
n1765.out[0] (.names)                                            0.261    30.377
n1775.in[3] (.names)                                             1.014    31.390
n1775.out[0] (.names)                                            0.261    31.651
n1779.in[1] (.names)                                             1.014    32.665
n1779.out[0] (.names)                                            0.261    32.926
n1780.in[2] (.names)                                             1.014    33.940
n1780.out[0] (.names)                                            0.261    34.201
n1781.in[0] (.names)                                             1.014    35.215
n1781.out[0] (.names)                                            0.261    35.476
n1782.in[0] (.names)                                             1.014    36.490
n1782.out[0] (.names)                                            0.261    36.751
n1789.in[0] (.names)                                             1.014    37.765
n1789.out[0] (.names)                                            0.261    38.026
n1768.in[0] (.names)                                             1.014    39.039
n1768.out[0] (.names)                                            0.261    39.300
n1790.in[1] (.names)                                             1.014    40.314
n1790.out[0] (.names)                                            0.261    40.575
n1791.in[0] (.names)                                             1.014    41.589
n1791.out[0] (.names)                                            0.261    41.850
n1796.in[0] (.names)                                             1.014    42.864
n1796.out[0] (.names)                                            0.261    43.125
n1797.in[0] (.names)                                             1.014    44.139
n1797.out[0] (.names)                                            0.261    44.400
n1798.in[2] (.names)                                             1.014    45.413
n1798.out[0] (.names)                                            0.261    45.674
n1800.in[0] (.names)                                             1.014    46.688
n1800.out[0] (.names)                                            0.261    46.949
n1801.in[0] (.names)                                             1.014    47.963
n1801.out[0] (.names)                                            0.261    48.224
n815.in[1] (.names)                                              1.014    49.238
n815.out[0] (.names)                                             0.261    49.499
n1787.in[0] (.names)                                             1.014    50.513
n1787.out[0] (.names)                                            0.261    50.774
n872.in[0] (.names)                                              1.014    51.787
n872.out[0] (.names)                                             0.261    52.048
n873.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n873.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n1783.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4635.in[2] (.names)                                             1.014    12.268
n4635.out[0] (.names)                                            0.261    12.529
n4636.in[0] (.names)                                             1.014    13.543
n4636.out[0] (.names)                                            0.261    13.804
n1715.in[1] (.names)                                             1.014    14.818
n1715.out[0] (.names)                                            0.261    15.079
n1667.in[1] (.names)                                             1.014    16.093
n1667.out[0] (.names)                                            0.261    16.354
n1668.in[0] (.names)                                             1.014    17.367
n1668.out[0] (.names)                                            0.261    17.628
n1675.in[1] (.names)                                             1.014    18.642
n1675.out[0] (.names)                                            0.261    18.903
n1678.in[0] (.names)                                             1.014    19.917
n1678.out[0] (.names)                                            0.261    20.178
n1682.in[2] (.names)                                             1.014    21.192
n1682.out[0] (.names)                                            0.261    21.453
n1683.in[0] (.names)                                             1.014    22.467
n1683.out[0] (.names)                                            0.261    22.728
n1752.in[2] (.names)                                             1.014    23.742
n1752.out[0] (.names)                                            0.261    24.003
n1771.in[3] (.names)                                             1.014    25.016
n1771.out[0] (.names)                                            0.261    25.277
n1772.in[1] (.names)                                             1.014    26.291
n1772.out[0] (.names)                                            0.261    26.552
n1773.in[0] (.names)                                             1.014    27.566
n1773.out[0] (.names)                                            0.261    27.827
n1764.in[0] (.names)                                             1.014    28.841
n1764.out[0] (.names)                                            0.261    29.102
n1765.in[2] (.names)                                             1.014    30.116
n1765.out[0] (.names)                                            0.261    30.377
n1775.in[3] (.names)                                             1.014    31.390
n1775.out[0] (.names)                                            0.261    31.651
n1779.in[1] (.names)                                             1.014    32.665
n1779.out[0] (.names)                                            0.261    32.926
n1780.in[2] (.names)                                             1.014    33.940
n1780.out[0] (.names)                                            0.261    34.201
n1781.in[0] (.names)                                             1.014    35.215
n1781.out[0] (.names)                                            0.261    35.476
n1782.in[0] (.names)                                             1.014    36.490
n1782.out[0] (.names)                                            0.261    36.751
n1789.in[0] (.names)                                             1.014    37.765
n1789.out[0] (.names)                                            0.261    38.026
n1768.in[0] (.names)                                             1.014    39.039
n1768.out[0] (.names)                                            0.261    39.300
n1790.in[1] (.names)                                             1.014    40.314
n1790.out[0] (.names)                                            0.261    40.575
n1791.in[0] (.names)                                             1.014    41.589
n1791.out[0] (.names)                                            0.261    41.850
n1796.in[0] (.names)                                             1.014    42.864
n1796.out[0] (.names)                                            0.261    43.125
n1797.in[0] (.names)                                             1.014    44.139
n1797.out[0] (.names)                                            0.261    44.400
n1798.in[2] (.names)                                             1.014    45.413
n1798.out[0] (.names)                                            0.261    45.674
n1800.in[0] (.names)                                             1.014    46.688
n1800.out[0] (.names)                                            0.261    46.949
n1801.in[0] (.names)                                             1.014    47.963
n1801.out[0] (.names)                                            0.261    48.224
n815.in[1] (.names)                                              1.014    49.238
n815.out[0] (.names)                                             0.261    49.499
n1787.in[0] (.names)                                             1.014    50.513
n1787.out[0] (.names)                                            0.261    50.774
n872.in[0] (.names)                                              1.014    51.787
n872.out[0] (.names)                                             0.261    52.048
n1783.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1783.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n6112.Q[0] (.latch clocked by pclk)
Endpoint  : n6003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
n6112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6070.in[0] (.names)                                             1.014     2.070
n6070.out[0] (.names)                                            0.261     2.331
n6071.in[0] (.names)                                             1.014     3.344
n6071.out[0] (.names)                                            0.261     3.605
n6073.in[1] (.names)                                             1.014     4.619
n6073.out[0] (.names)                                            0.261     4.880
n6074.in[0] (.names)                                             1.014     5.894
n6074.out[0] (.names)                                            0.261     6.155
n6075.in[0] (.names)                                             1.014     7.169
n6075.out[0] (.names)                                            0.261     7.430
n6087.in[0] (.names)                                             1.014     8.444
n6087.out[0] (.names)                                            0.261     8.705
n6089.in[0] (.names)                                             1.014     9.719
n6089.out[0] (.names)                                            0.261     9.980
n6090.in[0] (.names)                                             1.014    10.993
n6090.out[0] (.names)                                            0.261    11.254
n6080.in[0] (.names)                                             1.014    12.268
n6080.out[0] (.names)                                            0.261    12.529
n6077.in[0] (.names)                                             1.014    13.543
n6077.out[0] (.names)                                            0.261    13.804
n6078.in[0] (.names)                                             1.014    14.818
n6078.out[0] (.names)                                            0.261    15.079
n6079.in[1] (.names)                                             1.014    16.093
n6079.out[0] (.names)                                            0.261    16.354
n6082.in[1] (.names)                                             1.014    17.367
n6082.out[0] (.names)                                            0.261    17.628
n6085.in[1] (.names)                                             1.014    18.642
n6085.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6144.in[0] (.names)                                             1.014    21.192
n6144.out[0] (.names)                                            0.261    21.453
n6147.in[1] (.names)                                             1.014    22.467
n6147.out[0] (.names)                                            0.261    22.728
n6148.in[0] (.names)                                             1.014    23.742
n6148.out[0] (.names)                                            0.261    24.003
n6149.in[1] (.names)                                             1.014    25.016
n6149.out[0] (.names)                                            0.261    25.277
n6154.in[0] (.names)                                             1.014    26.291
n6154.out[0] (.names)                                            0.261    26.552
n6156.in[2] (.names)                                             1.014    27.566
n6156.out[0] (.names)                                            0.261    27.827
n6157.in[2] (.names)                                             1.014    28.841
n6157.out[0] (.names)                                            0.261    29.102
n5970.in[2] (.names)                                             1.014    30.116
n5970.out[0] (.names)                                            0.261    30.377
n6825.in[1] (.names)                                             1.014    31.390
n6825.out[0] (.names)                                            0.261    31.651
n6826.in[0] (.names)                                             1.014    32.665
n6826.out[0] (.names)                                            0.261    32.926
n6827.in[0] (.names)                                             1.014    33.940
n6827.out[0] (.names)                                            0.261    34.201
n6824.in[0] (.names)                                             1.014    35.215
n6824.out[0] (.names)                                            0.261    35.476
n6804.in[0] (.names)                                             1.014    36.490
n6804.out[0] (.names)                                            0.261    36.751
n6829.in[0] (.names)                                             1.014    37.765
n6829.out[0] (.names)                                            0.261    38.026
n6022.in[0] (.names)                                             1.014    39.039
n6022.out[0] (.names)                                            0.261    39.300
n6837.in[0] (.names)                                             1.014    40.314
n6837.out[0] (.names)                                            0.261    40.575
n6839.in[1] (.names)                                             1.014    41.589
n6839.out[0] (.names)                                            0.261    41.850
n6840.in[0] (.names)                                             1.014    42.864
n6840.out[0] (.names)                                            0.261    43.125
n5967.in[0] (.names)                                             1.014    44.139
n5967.out[0] (.names)                                            0.261    44.400
n6842.in[0] (.names)                                             1.014    45.413
n6842.out[0] (.names)                                            0.261    45.674
n6013.in[1] (.names)                                             1.014    46.688
n6013.out[0] (.names)                                            0.261    46.949
n6833.in[0] (.names)                                             1.014    47.963
n6833.out[0] (.names)                                            0.261    48.224
n6844.in[1] (.names)                                             1.014    49.238
n6844.out[0] (.names)                                            0.261    49.499
n6017.in[1] (.names)                                             1.014    50.513
n6017.out[0] (.names)                                            0.261    50.774
n6002.in[0] (.names)                                             1.014    51.787
n6002.out[0] (.names)                                            0.261    52.048
n6003.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6003.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n8668.Q[0] (.latch clocked by pclk)
Endpoint  : n12373.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
n8668.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9039.in[0] (.names)                                             1.014     2.070
n9039.out[0] (.names)                                            0.261     2.331
n9041.in[1] (.names)                                             1.014     3.344
n9041.out[0] (.names)                                            0.261     3.605
n9044.in[0] (.names)                                             1.014     4.619
n9044.out[0] (.names)                                            0.261     4.880
n8960.in[0] (.names)                                             1.014     5.894
n8960.out[0] (.names)                                            0.261     6.155
n9030.in[0] (.names)                                             1.014     7.169
n9030.out[0] (.names)                                            0.261     7.430
n9034.in[1] (.names)                                             1.014     8.444
n9034.out[0] (.names)                                            0.261     8.705
n9035.in[0] (.names)                                             1.014     9.719
n9035.out[0] (.names)                                            0.261     9.980
n9036.in[0] (.names)                                             1.014    10.993
n9036.out[0] (.names)                                            0.261    11.254
n8918.in[0] (.names)                                             1.014    12.268
n8918.out[0] (.names)                                            0.261    12.529
n9038.in[0] (.names)                                             1.014    13.543
n9038.out[0] (.names)                                            0.261    13.804
n9046.in[1] (.names)                                             1.014    14.818
n9046.out[0] (.names)                                            0.261    15.079
n9000.in[2] (.names)                                             1.014    16.093
n9000.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n525.in[1] (.names)                                              1.014    19.917
n525.out[0] (.names)                                             0.261    20.178
n13403.in[2] (.names)                                            1.014    21.192
n13403.out[0] (.names)                                           0.261    21.453
n13422.in[0] (.names)                                            1.014    22.467
n13422.out[0] (.names)                                           0.261    22.728
n13425.in[1] (.names)                                            1.014    23.742
n13425.out[0] (.names)                                           0.261    24.003
n13427.in[0] (.names)                                            1.014    25.016
n13427.out[0] (.names)                                           0.261    25.277
n13429.in[0] (.names)                                            1.014    26.291
n13429.out[0] (.names)                                           0.261    26.552
n13430.in[1] (.names)                                            1.014    27.566
n13430.out[0] (.names)                                           0.261    27.827
n13431.in[2] (.names)                                            1.014    28.841
n13431.out[0] (.names)                                           0.261    29.102
n13432.in[1] (.names)                                            1.014    30.116
n13432.out[0] (.names)                                           0.261    30.377
n13433.in[0] (.names)                                            1.014    31.390
n13433.out[0] (.names)                                           0.261    31.651
n13434.in[1] (.names)                                            1.014    32.665
n13434.out[0] (.names)                                           0.261    32.926
n13435.in[0] (.names)                                            1.014    33.940
n13435.out[0] (.names)                                           0.261    34.201
n13440.in[0] (.names)                                            1.014    35.215
n13440.out[0] (.names)                                           0.261    35.476
n13441.in[2] (.names)                                            1.014    36.490
n13441.out[0] (.names)                                           0.261    36.751
n13444.in[0] (.names)                                            1.014    37.765
n13444.out[0] (.names)                                           0.261    38.026
n13445.in[0] (.names)                                            1.014    39.039
n13445.out[0] (.names)                                           0.261    39.300
n13449.in[1] (.names)                                            1.014    40.314
n13449.out[0] (.names)                                           0.261    40.575
n13451.in[0] (.names)                                            1.014    41.589
n13451.out[0] (.names)                                           0.261    41.850
n13452.in[0] (.names)                                            1.014    42.864
n13452.out[0] (.names)                                           0.261    43.125
n13453.in[0] (.names)                                            1.014    44.139
n13453.out[0] (.names)                                           0.261    44.400
n13333.in[1] (.names)                                            1.014    45.413
n13333.out[0] (.names)                                           0.261    45.674
n13454.in[0] (.names)                                            1.014    46.688
n13454.out[0] (.names)                                           0.261    46.949
n13455.in[0] (.names)                                            1.014    47.963
n13455.out[0] (.names)                                           0.261    48.224
n11649.in[1] (.names)                                            1.014    49.238
n11649.out[0] (.names)                                           0.261    49.499
n13456.in[0] (.names)                                            1.014    50.513
n13456.out[0] (.names)                                           0.261    50.774
n12372.in[0] (.names)                                            1.014    51.787
n12372.out[0] (.names)                                           0.261    52.048
n12373.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12373.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n8668.Q[0] (.latch clocked by pclk)
Endpoint  : n13442.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
n8668.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9039.in[0] (.names)                                             1.014     2.070
n9039.out[0] (.names)                                            0.261     2.331
n9041.in[1] (.names)                                             1.014     3.344
n9041.out[0] (.names)                                            0.261     3.605
n9044.in[0] (.names)                                             1.014     4.619
n9044.out[0] (.names)                                            0.261     4.880
n8960.in[0] (.names)                                             1.014     5.894
n8960.out[0] (.names)                                            0.261     6.155
n9030.in[0] (.names)                                             1.014     7.169
n9030.out[0] (.names)                                            0.261     7.430
n9034.in[1] (.names)                                             1.014     8.444
n9034.out[0] (.names)                                            0.261     8.705
n9035.in[0] (.names)                                             1.014     9.719
n9035.out[0] (.names)                                            0.261     9.980
n9036.in[0] (.names)                                             1.014    10.993
n9036.out[0] (.names)                                            0.261    11.254
n8918.in[0] (.names)                                             1.014    12.268
n8918.out[0] (.names)                                            0.261    12.529
n9038.in[0] (.names)                                             1.014    13.543
n9038.out[0] (.names)                                            0.261    13.804
n9046.in[1] (.names)                                             1.014    14.818
n9046.out[0] (.names)                                            0.261    15.079
n9000.in[2] (.names)                                             1.014    16.093
n9000.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n525.in[1] (.names)                                              1.014    19.917
n525.out[0] (.names)                                             0.261    20.178
n13403.in[2] (.names)                                            1.014    21.192
n13403.out[0] (.names)                                           0.261    21.453
n13422.in[0] (.names)                                            1.014    22.467
n13422.out[0] (.names)                                           0.261    22.728
n13425.in[1] (.names)                                            1.014    23.742
n13425.out[0] (.names)                                           0.261    24.003
n13427.in[0] (.names)                                            1.014    25.016
n13427.out[0] (.names)                                           0.261    25.277
n13429.in[0] (.names)                                            1.014    26.291
n13429.out[0] (.names)                                           0.261    26.552
n13430.in[1] (.names)                                            1.014    27.566
n13430.out[0] (.names)                                           0.261    27.827
n13431.in[2] (.names)                                            1.014    28.841
n13431.out[0] (.names)                                           0.261    29.102
n13432.in[1] (.names)                                            1.014    30.116
n13432.out[0] (.names)                                           0.261    30.377
n13433.in[0] (.names)                                            1.014    31.390
n13433.out[0] (.names)                                           0.261    31.651
n13434.in[1] (.names)                                            1.014    32.665
n13434.out[0] (.names)                                           0.261    32.926
n13435.in[0] (.names)                                            1.014    33.940
n13435.out[0] (.names)                                           0.261    34.201
n13440.in[0] (.names)                                            1.014    35.215
n13440.out[0] (.names)                                           0.261    35.476
n13441.in[2] (.names)                                            1.014    36.490
n13441.out[0] (.names)                                           0.261    36.751
n13444.in[0] (.names)                                            1.014    37.765
n13444.out[0] (.names)                                           0.261    38.026
n13445.in[0] (.names)                                            1.014    39.039
n13445.out[0] (.names)                                           0.261    39.300
n13449.in[1] (.names)                                            1.014    40.314
n13449.out[0] (.names)                                           0.261    40.575
n13451.in[0] (.names)                                            1.014    41.589
n13451.out[0] (.names)                                           0.261    41.850
n13452.in[0] (.names)                                            1.014    42.864
n13452.out[0] (.names)                                           0.261    43.125
n13453.in[0] (.names)                                            1.014    44.139
n13453.out[0] (.names)                                           0.261    44.400
n13333.in[1] (.names)                                            1.014    45.413
n13333.out[0] (.names)                                           0.261    45.674
n13454.in[0] (.names)                                            1.014    46.688
n13454.out[0] (.names)                                           0.261    46.949
n13455.in[0] (.names)                                            1.014    47.963
n13455.out[0] (.names)                                           0.261    48.224
n11649.in[1] (.names)                                            1.014    49.238
n11649.out[0] (.names)                                           0.261    49.499
n13456.in[0] (.names)                                            1.014    50.513
n13456.out[0] (.names)                                           0.261    50.774
n12372.in[0] (.names)                                            1.014    51.787
n12372.out[0] (.names)                                           0.261    52.048
n13442.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13442.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n9149.Q[0] (.latch clocked by pclk)
Endpoint  : n8289.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9149.clk[0] (.latch)                                            1.014     1.014
n9149.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9945.in[0] (.names)                                             1.014     2.070
n9945.out[0] (.names)                                            0.261     2.331
n9951.in[1] (.names)                                             1.014     3.344
n9951.out[0] (.names)                                            0.261     3.605
n9954.in[1] (.names)                                             1.014     4.619
n9954.out[0] (.names)                                            0.261     4.880
n9948.in[1] (.names)                                             1.014     5.894
n9948.out[0] (.names)                                            0.261     6.155
n8738.in[0] (.names)                                             1.014     7.169
n8738.out[0] (.names)                                            0.261     7.430
n8739.in[2] (.names)                                             1.014     8.444
n8739.out[0] (.names)                                            0.261     8.705
n8740.in[0] (.names)                                             1.014     9.719
n8740.out[0] (.names)                                            0.261     9.980
n8741.in[0] (.names)                                             1.014    10.993
n8741.out[0] (.names)                                            0.261    11.254
n8744.in[1] (.names)                                             1.014    12.268
n8744.out[0] (.names)                                            0.261    12.529
n8747.in[2] (.names)                                             1.014    13.543
n8747.out[0] (.names)                                            0.261    13.804
n8743.in[1] (.names)                                             1.014    14.818
n8743.out[0] (.names)                                            0.261    15.079
n8745.in[0] (.names)                                             1.014    16.093
n8745.out[0] (.names)                                            0.261    16.354
n8746.in[1] (.names)                                             1.014    17.367
n8746.out[0] (.names)                                            0.261    17.628
n8748.in[2] (.names)                                             1.014    18.642
n8748.out[0] (.names)                                            0.261    18.903
n8749.in[0] (.names)                                             1.014    19.917
n8749.out[0] (.names)                                            0.261    20.178
n8753.in[1] (.names)                                             1.014    21.192
n8753.out[0] (.names)                                            0.261    21.453
n8876.in[1] (.names)                                             1.014    22.467
n8876.out[0] (.names)                                            0.261    22.728
n8874.in[0] (.names)                                             1.014    23.742
n8874.out[0] (.names)                                            0.261    24.003
n8782.in[0] (.names)                                             1.014    25.016
n8782.out[0] (.names)                                            0.261    25.277
n8850.in[0] (.names)                                             1.014    26.291
n8850.out[0] (.names)                                            0.261    26.552
n8724.in[0] (.names)                                             1.014    27.566
n8724.out[0] (.names)                                            0.261    27.827
n8802.in[0] (.names)                                             1.014    28.841
n8802.out[0] (.names)                                            0.261    29.102
n8803.in[1] (.names)                                             1.014    30.116
n8803.out[0] (.names)                                            0.261    30.377
n8804.in[0] (.names)                                             1.014    31.390
n8804.out[0] (.names)                                            0.261    31.651
n8795.in[0] (.names)                                             1.014    32.665
n8795.out[0] (.names)                                            0.261    32.926
n8798.in[0] (.names)                                             1.014    33.940
n8798.out[0] (.names)                                            0.261    34.201
n8811.in[0] (.names)                                             1.014    35.215
n8811.out[0] (.names)                                            0.261    35.476
n8809.in[1] (.names)                                             1.014    36.490
n8809.out[0] (.names)                                            0.261    36.751
n8814.in[0] (.names)                                             1.014    37.765
n8814.out[0] (.names)                                            0.261    38.026
n8295.in[0] (.names)                                             1.014    39.039
n8295.out[0] (.names)                                            0.261    39.300
n8808.in[0] (.names)                                             1.014    40.314
n8808.out[0] (.names)                                            0.261    40.575
n8810.in[1] (.names)                                             1.014    41.589
n8810.out[0] (.names)                                            0.261    41.850
n8812.in[1] (.names)                                             1.014    42.864
n8812.out[0] (.names)                                            0.261    43.125
n8815.in[1] (.names)                                             1.014    44.139
n8815.out[0] (.names)                                            0.261    44.400
n8805.in[0] (.names)                                             1.014    45.413
n8805.out[0] (.names)                                            0.261    45.674
n8708.in[0] (.names)                                             1.014    46.688
n8708.out[0] (.names)                                            0.261    46.949
n8732.in[0] (.names)                                             1.014    47.963
n8732.out[0] (.names)                                            0.261    48.224
n8806.in[0] (.names)                                             1.014    49.238
n8806.out[0] (.names)                                            0.261    49.499
n8694.in[0] (.names)                                             1.014    50.513
n8694.out[0] (.names)                                            0.261    50.774
n8288.in[0] (.names)                                             1.014    51.787
n8288.out[0] (.names)                                            0.261    52.048
n8289.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8289.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n8668.Q[0] (.latch clocked by pclk)
Endpoint  : n9736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
n8668.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9039.in[0] (.names)                                             1.014     2.070
n9039.out[0] (.names)                                            0.261     2.331
n9041.in[1] (.names)                                             1.014     3.344
n9041.out[0] (.names)                                            0.261     3.605
n9044.in[0] (.names)                                             1.014     4.619
n9044.out[0] (.names)                                            0.261     4.880
n8960.in[0] (.names)                                             1.014     5.894
n8960.out[0] (.names)                                            0.261     6.155
n9030.in[0] (.names)                                             1.014     7.169
n9030.out[0] (.names)                                            0.261     7.430
n9034.in[1] (.names)                                             1.014     8.444
n9034.out[0] (.names)                                            0.261     8.705
n9035.in[0] (.names)                                             1.014     9.719
n9035.out[0] (.names)                                            0.261     9.980
n9036.in[0] (.names)                                             1.014    10.993
n9036.out[0] (.names)                                            0.261    11.254
n8918.in[0] (.names)                                             1.014    12.268
n8918.out[0] (.names)                                            0.261    12.529
n9038.in[0] (.names)                                             1.014    13.543
n9038.out[0] (.names)                                            0.261    13.804
n9046.in[1] (.names)                                             1.014    14.818
n9046.out[0] (.names)                                            0.261    15.079
n9000.in[2] (.names)                                             1.014    16.093
n9000.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n525.in[1] (.names)                                              1.014    19.917
n525.out[0] (.names)                                             0.261    20.178
n9546.in[0] (.names)                                             1.014    21.192
n9546.out[0] (.names)                                            0.261    21.453
n9375.in[0] (.names)                                             1.014    22.467
n9375.out[0] (.names)                                            0.261    22.728
n9413.in[2] (.names)                                             1.014    23.742
n9413.out[0] (.names)                                            0.261    24.003
n9420.in[1] (.names)                                             1.014    25.016
n9420.out[0] (.names)                                            0.261    25.277
n9608.in[3] (.names)                                             1.014    26.291
n9608.out[0] (.names)                                            0.261    26.552
n9610.in[1] (.names)                                             1.014    27.566
n9610.out[0] (.names)                                            0.261    27.827
n9498.in[1] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9145.in[0] (.names)                                             1.014    30.116
n9145.out[0] (.names)                                            0.261    30.377
n9611.in[1] (.names)                                             1.014    31.390
n9611.out[0] (.names)                                            0.261    31.651
n9731.in[2] (.names)                                             1.014    32.665
n9731.out[0] (.names)                                            0.261    32.926
n9741.in[0] (.names)                                             1.014    33.940
n9741.out[0] (.names)                                            0.261    34.201
n9742.in[1] (.names)                                             1.014    35.215
n9742.out[0] (.names)                                            0.261    35.476
n9744.in[1] (.names)                                             1.014    36.490
n9744.out[0] (.names)                                            0.261    36.751
n9646.in[0] (.names)                                             1.014    37.765
n9646.out[0] (.names)                                            0.261    38.026
n9740.in[0] (.names)                                             1.014    39.039
n9740.out[0] (.names)                                            0.261    39.300
n8722.in[0] (.names)                                             1.014    40.314
n8722.out[0] (.names)                                            0.261    40.575
n9656.in[0] (.names)                                             1.014    41.589
n9656.out[0] (.names)                                            0.261    41.850
n9725.in[0] (.names)                                             1.014    42.864
n9725.out[0] (.names)                                            0.261    43.125
n9712.in[1] (.names)                                             1.014    44.139
n9712.out[0] (.names)                                            0.261    44.400
n9726.in[2] (.names)                                             1.014    45.413
n9726.out[0] (.names)                                            0.261    45.674
n9707.in[1] (.names)                                             1.014    46.688
n9707.out[0] (.names)                                            0.261    46.949
n9749.in[1] (.names)                                             1.014    47.963
n9749.out[0] (.names)                                            0.261    48.224
n9750.in[0] (.names)                                             1.014    49.238
n9750.out[0] (.names)                                            0.261    49.499
n8728.in[0] (.names)                                             1.014    50.513
n8728.out[0] (.names)                                            0.261    50.774
n9735.in[0] (.names)                                             1.014    51.787
n9735.out[0] (.names)                                            0.261    52.048
n9736.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9736.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n8668.Q[0] (.latch clocked by pclk)
Endpoint  : n11614.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
n8668.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9039.in[0] (.names)                                             1.014     2.070
n9039.out[0] (.names)                                            0.261     2.331
n9041.in[1] (.names)                                             1.014     3.344
n9041.out[0] (.names)                                            0.261     3.605
n9044.in[0] (.names)                                             1.014     4.619
n9044.out[0] (.names)                                            0.261     4.880
n8960.in[0] (.names)                                             1.014     5.894
n8960.out[0] (.names)                                            0.261     6.155
n9030.in[0] (.names)                                             1.014     7.169
n9030.out[0] (.names)                                            0.261     7.430
n9034.in[1] (.names)                                             1.014     8.444
n9034.out[0] (.names)                                            0.261     8.705
n9035.in[0] (.names)                                             1.014     9.719
n9035.out[0] (.names)                                            0.261     9.980
n9036.in[0] (.names)                                             1.014    10.993
n9036.out[0] (.names)                                            0.261    11.254
n8918.in[0] (.names)                                             1.014    12.268
n8918.out[0] (.names)                                            0.261    12.529
n9038.in[0] (.names)                                             1.014    13.543
n9038.out[0] (.names)                                            0.261    13.804
n9046.in[1] (.names)                                             1.014    14.818
n9046.out[0] (.names)                                            0.261    15.079
n9000.in[2] (.names)                                             1.014    16.093
n9000.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n525.in[1] (.names)                                              1.014    19.917
n525.out[0] (.names)                                             0.261    20.178
n9546.in[0] (.names)                                             1.014    21.192
n9546.out[0] (.names)                                            0.261    21.453
n9375.in[0] (.names)                                             1.014    22.467
n9375.out[0] (.names)                                            0.261    22.728
n9413.in[2] (.names)                                             1.014    23.742
n9413.out[0] (.names)                                            0.261    24.003
n9420.in[1] (.names)                                             1.014    25.016
n9420.out[0] (.names)                                            0.261    25.277
n9608.in[3] (.names)                                             1.014    26.291
n9608.out[0] (.names)                                            0.261    26.552
n9610.in[1] (.names)                                             1.014    27.566
n9610.out[0] (.names)                                            0.261    27.827
n9498.in[1] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9145.in[0] (.names)                                             1.014    30.116
n9145.out[0] (.names)                                            0.261    30.377
n9611.in[1] (.names)                                             1.014    31.390
n9611.out[0] (.names)                                            0.261    31.651
n9731.in[2] (.names)                                             1.014    32.665
n9731.out[0] (.names)                                            0.261    32.926
n9741.in[0] (.names)                                             1.014    33.940
n9741.out[0] (.names)                                            0.261    34.201
n9742.in[1] (.names)                                             1.014    35.215
n9742.out[0] (.names)                                            0.261    35.476
n9744.in[1] (.names)                                             1.014    36.490
n9744.out[0] (.names)                                            0.261    36.751
n9646.in[0] (.names)                                             1.014    37.765
n9646.out[0] (.names)                                            0.261    38.026
n9740.in[0] (.names)                                             1.014    39.039
n9740.out[0] (.names)                                            0.261    39.300
n8722.in[0] (.names)                                             1.014    40.314
n8722.out[0] (.names)                                            0.261    40.575
n9656.in[0] (.names)                                             1.014    41.589
n9656.out[0] (.names)                                            0.261    41.850
n13529.in[0] (.names)                                            1.014    42.864
n13529.out[0] (.names)                                           0.261    43.125
n11616.in[0] (.names)                                            1.014    44.139
n11616.out[0] (.names)                                           0.261    44.400
n8179.in[0] (.names)                                             1.014    45.413
n8179.out[0] (.names)                                            0.261    45.674
n13560.in[1] (.names)                                            1.014    46.688
n13560.out[0] (.names)                                           0.261    46.949
n13561.in[1] (.names)                                            1.014    47.963
n13561.out[0] (.names)                                           0.261    48.224
n8206.in[1] (.names)                                             1.014    49.238
n8206.out[0] (.names)                                            0.261    49.499
n11622.in[0] (.names)                                            1.014    50.513
n11622.out[0] (.names)                                           0.261    50.774
n11613.in[0] (.names)                                            1.014    51.787
n11613.out[0] (.names)                                           0.261    52.048
n11614.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11614.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n549.Q[0] (.latch clocked by pclk)
Endpoint  : n9899.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n549.clk[0] (.latch)                                             1.014     1.014
n549.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10194.in[0] (.names)                                            1.014     2.070
n10194.out[0] (.names)                                           0.261     2.331
n10195.in[1] (.names)                                            1.014     3.344
n10195.out[0] (.names)                                           0.261     3.605
n10197.in[1] (.names)                                            1.014     4.619
n10197.out[0] (.names)                                           0.261     4.880
n10198.in[2] (.names)                                            1.014     5.894
n10198.out[0] (.names)                                           0.261     6.155
n10199.in[0] (.names)                                            1.014     7.169
n10199.out[0] (.names)                                           0.261     7.430
n10200.in[0] (.names)                                            1.014     8.444
n10200.out[0] (.names)                                           0.261     8.705
n10082.in[0] (.names)                                            1.014     9.719
n10082.out[0] (.names)                                           0.261     9.980
n10203.in[0] (.names)                                            1.014    10.993
n10203.out[0] (.names)                                           0.261    11.254
n10205.in[1] (.names)                                            1.014    12.268
n10205.out[0] (.names)                                           0.261    12.529
n10201.in[1] (.names)                                            1.014    13.543
n10201.out[0] (.names)                                           0.261    13.804
n10206.in[0] (.names)                                            1.014    14.818
n10206.out[0] (.names)                                           0.261    15.079
n10208.in[1] (.names)                                            1.014    16.093
n10208.out[0] (.names)                                           0.261    16.354
n10090.in[0] (.names)                                            1.014    17.367
n10090.out[0] (.names)                                           0.261    17.628
n10089.in[0] (.names)                                            1.014    18.642
n10089.out[0] (.names)                                           0.261    18.903
n8537.in[0] (.names)                                             1.014    19.917
n8537.out[0] (.names)                                            0.261    20.178
n10094.in[2] (.names)                                            1.014    21.192
n10094.out[0] (.names)                                           0.261    21.453
n8685.in[0] (.names)                                             1.014    22.467
n8685.out[0] (.names)                                            0.261    22.728
n10096.in[1] (.names)                                            1.014    23.742
n10096.out[0] (.names)                                           0.261    24.003
n10091.in[1] (.names)                                            1.014    25.016
n10091.out[0] (.names)                                           0.261    25.277
n9906.in[1] (.names)                                             1.014    26.291
n9906.out[0] (.names)                                            0.261    26.552
n9907.in[1] (.names)                                             1.014    27.566
n9907.out[0] (.names)                                            0.261    27.827
n9908.in[1] (.names)                                             1.014    28.841
n9908.out[0] (.names)                                            0.261    29.102
n9106.in[0] (.names)                                             1.014    30.116
n9106.out[0] (.names)                                            0.261    30.377
n9927.in[2] (.names)                                             1.014    31.390
n9927.out[0] (.names)                                            0.261    31.651
n9923.in[0] (.names)                                             1.014    32.665
n9923.out[0] (.names)                                            0.261    32.926
n9100.in[1] (.names)                                             1.014    33.940
n9100.out[0] (.names)                                            0.261    34.201
n9891.in[2] (.names)                                             1.014    35.215
n9891.out[0] (.names)                                            0.261    35.476
n9894.in[0] (.names)                                             1.014    36.490
n9894.out[0] (.names)                                            0.261    36.751
n9885.in[1] (.names)                                             1.014    37.765
n9885.out[0] (.names)                                            0.261    38.026
n9903.in[0] (.names)                                             1.014    39.039
n9903.out[0] (.names)                                            0.261    39.300
n9904.in[0] (.names)                                             1.014    40.314
n9904.out[0] (.names)                                            0.261    40.575
n9905.in[0] (.names)                                             1.014    41.589
n9905.out[0] (.names)                                            0.261    41.850
n9909.in[0] (.names)                                             1.014    42.864
n9909.out[0] (.names)                                            0.261    43.125
n9910.in[0] (.names)                                             1.014    44.139
n9910.out[0] (.names)                                            0.261    44.400
n9116.in[2] (.names)                                             1.014    45.413
n9116.out[0] (.names)                                            0.261    45.674
n9107.in[1] (.names)                                             1.014    46.688
n9107.out[0] (.names)                                            0.261    46.949
n9912.in[0] (.names)                                             1.014    47.963
n9912.out[0] (.names)                                            0.261    48.224
n9913.in[0] (.names)                                             1.014    49.238
n9913.out[0] (.names)                                            0.261    49.499
n9914.in[1] (.names)                                             1.014    50.513
n9914.out[0] (.names)                                            0.261    50.774
n9122.in[0] (.names)                                             1.014    51.787
n9122.out[0] (.names)                                            0.261    52.048
n9899.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9899.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n549.Q[0] (.latch clocked by pclk)
Endpoint  : n9013.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n549.clk[0] (.latch)                                             1.014     1.014
n549.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10194.in[0] (.names)                                            1.014     2.070
n10194.out[0] (.names)                                           0.261     2.331
n10195.in[1] (.names)                                            1.014     3.344
n10195.out[0] (.names)                                           0.261     3.605
n10197.in[1] (.names)                                            1.014     4.619
n10197.out[0] (.names)                                           0.261     4.880
n10198.in[2] (.names)                                            1.014     5.894
n10198.out[0] (.names)                                           0.261     6.155
n10199.in[0] (.names)                                            1.014     7.169
n10199.out[0] (.names)                                           0.261     7.430
n10200.in[0] (.names)                                            1.014     8.444
n10200.out[0] (.names)                                           0.261     8.705
n10082.in[0] (.names)                                            1.014     9.719
n10082.out[0] (.names)                                           0.261     9.980
n10203.in[0] (.names)                                            1.014    10.993
n10203.out[0] (.names)                                           0.261    11.254
n10205.in[1] (.names)                                            1.014    12.268
n10205.out[0] (.names)                                           0.261    12.529
n10201.in[1] (.names)                                            1.014    13.543
n10201.out[0] (.names)                                           0.261    13.804
n10206.in[0] (.names)                                            1.014    14.818
n10206.out[0] (.names)                                           0.261    15.079
n10208.in[1] (.names)                                            1.014    16.093
n10208.out[0] (.names)                                           0.261    16.354
n10090.in[0] (.names)                                            1.014    17.367
n10090.out[0] (.names)                                           0.261    17.628
n10089.in[0] (.names)                                            1.014    18.642
n10089.out[0] (.names)                                           0.261    18.903
n8537.in[0] (.names)                                             1.014    19.917
n8537.out[0] (.names)                                            0.261    20.178
n10094.in[2] (.names)                                            1.014    21.192
n10094.out[0] (.names)                                           0.261    21.453
n8685.in[0] (.names)                                             1.014    22.467
n8685.out[0] (.names)                                            0.261    22.728
n10096.in[1] (.names)                                            1.014    23.742
n10096.out[0] (.names)                                           0.261    24.003
n10091.in[1] (.names)                                            1.014    25.016
n10091.out[0] (.names)                                           0.261    25.277
n9906.in[1] (.names)                                             1.014    26.291
n9906.out[0] (.names)                                            0.261    26.552
n9907.in[1] (.names)                                             1.014    27.566
n9907.out[0] (.names)                                            0.261    27.827
n9908.in[1] (.names)                                             1.014    28.841
n9908.out[0] (.names)                                            0.261    29.102
n9106.in[0] (.names)                                             1.014    30.116
n9106.out[0] (.names)                                            0.261    30.377
n9927.in[2] (.names)                                             1.014    31.390
n9927.out[0] (.names)                                            0.261    31.651
n9923.in[0] (.names)                                             1.014    32.665
n9923.out[0] (.names)                                            0.261    32.926
n9100.in[1] (.names)                                             1.014    33.940
n9100.out[0] (.names)                                            0.261    34.201
n9891.in[2] (.names)                                             1.014    35.215
n9891.out[0] (.names)                                            0.261    35.476
n9894.in[0] (.names)                                             1.014    36.490
n9894.out[0] (.names)                                            0.261    36.751
n9885.in[1] (.names)                                             1.014    37.765
n9885.out[0] (.names)                                            0.261    38.026
n9903.in[0] (.names)                                             1.014    39.039
n9903.out[0] (.names)                                            0.261    39.300
n9904.in[0] (.names)                                             1.014    40.314
n9904.out[0] (.names)                                            0.261    40.575
n9905.in[0] (.names)                                             1.014    41.589
n9905.out[0] (.names)                                            0.261    41.850
n9909.in[0] (.names)                                             1.014    42.864
n9909.out[0] (.names)                                            0.261    43.125
n9910.in[0] (.names)                                             1.014    44.139
n9910.out[0] (.names)                                            0.261    44.400
n9116.in[2] (.names)                                             1.014    45.413
n9116.out[0] (.names)                                            0.261    45.674
n9107.in[1] (.names)                                             1.014    46.688
n9107.out[0] (.names)                                            0.261    46.949
n9912.in[0] (.names)                                             1.014    47.963
n9912.out[0] (.names)                                            0.261    48.224
n9913.in[0] (.names)                                             1.014    49.238
n9913.out[0] (.names)                                            0.261    49.499
n9914.in[1] (.names)                                             1.014    50.513
n9914.out[0] (.names)                                            0.261    50.774
n9122.in[0] (.names)                                             1.014    51.787
n9122.out[0] (.names)                                            0.261    52.048
n9013.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9013.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n16285.Q[0] (.latch clocked by pclk)
Endpoint  : n13643.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16285.clk[0] (.latch)                                           1.014     1.014
n16285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16293.in[0] (.names)                                            1.014     2.070
n16293.out[0] (.names)                                           0.261     2.331
n15728.in[0] (.names)                                            1.014     3.344
n15728.out[0] (.names)                                           0.261     3.605
n16292.in[0] (.names)                                            1.014     4.619
n16292.out[0] (.names)                                           0.261     4.880
n16294.in[1] (.names)                                            1.014     5.894
n16294.out[0] (.names)                                           0.261     6.155
n16295.in[0] (.names)                                            1.014     7.169
n16295.out[0] (.names)                                           0.261     7.430
n16296.in[1] (.names)                                            1.014     8.444
n16296.out[0] (.names)                                           0.261     8.705
n16297.in[0] (.names)                                            1.014     9.719
n16297.out[0] (.names)                                           0.261     9.980
n16298.in[2] (.names)                                            1.014    10.993
n16298.out[0] (.names)                                           0.261    11.254
n15570.in[1] (.names)                                            1.014    12.268
n15570.out[0] (.names)                                           0.261    12.529
n16299.in[0] (.names)                                            1.014    13.543
n16299.out[0] (.names)                                           0.261    13.804
n16236.in[0] (.names)                                            1.014    14.818
n16236.out[0] (.names)                                           0.261    15.079
n16286.in[0] (.names)                                            1.014    16.093
n16286.out[0] (.names)                                           0.261    16.354
n16287.in[0] (.names)                                            1.014    17.367
n16287.out[0] (.names)                                           0.261    17.628
n16288.in[0] (.names)                                            1.014    18.642
n16288.out[0] (.names)                                           0.261    18.903
n16196.in[0] (.names)                                            1.014    19.917
n16196.out[0] (.names)                                           0.261    20.178
n16103.in[0] (.names)                                            1.014    21.192
n16103.out[0] (.names)                                           0.261    21.453
n16104.in[2] (.names)                                            1.014    22.467
n16104.out[0] (.names)                                           0.261    22.728
n16097.in[1] (.names)                                            1.014    23.742
n16097.out[0] (.names)                                           0.261    24.003
n16099.in[0] (.names)                                            1.014    25.016
n16099.out[0] (.names)                                           0.261    25.277
n16111.in[0] (.names)                                            1.014    26.291
n16111.out[0] (.names)                                           0.261    26.552
n16096.in[0] (.names)                                            1.014    27.566
n16096.out[0] (.names)                                           0.261    27.827
n16101.in[1] (.names)                                            1.014    28.841
n16101.out[0] (.names)                                           0.261    29.102
n15492.in[0] (.names)                                            1.014    30.116
n15492.out[0] (.names)                                           0.261    30.377
n16108.in[0] (.names)                                            1.014    31.390
n16108.out[0] (.names)                                           0.261    31.651
n15943.in[1] (.names)                                            1.014    32.665
n15943.out[0] (.names)                                           0.261    32.926
n16114.in[0] (.names)                                            1.014    33.940
n16114.out[0] (.names)                                           0.261    34.201
n16130.in[1] (.names)                                            1.014    35.215
n16130.out[0] (.names)                                           0.261    35.476
n13681.in[0] (.names)                                            1.014    36.490
n13681.out[0] (.names)                                           0.261    36.751
n13683.in[0] (.names)                                            1.014    37.765
n13683.out[0] (.names)                                           0.261    38.026
n13684.in[1] (.names)                                            1.014    39.039
n13684.out[0] (.names)                                           0.261    39.300
n13685.in[0] (.names)                                            1.014    40.314
n13685.out[0] (.names)                                           0.261    40.575
n13686.in[0] (.names)                                            1.014    41.589
n13686.out[0] (.names)                                           0.261    41.850
n13687.in[0] (.names)                                            1.014    42.864
n13687.out[0] (.names)                                           0.261    43.125
n13688.in[0] (.names)                                            1.014    44.139
n13688.out[0] (.names)                                           0.261    44.400
n13689.in[2] (.names)                                            1.014    45.413
n13689.out[0] (.names)                                           0.261    45.674
n13690.in[0] (.names)                                            1.014    46.688
n13690.out[0] (.names)                                           0.261    46.949
n13691.in[1] (.names)                                            1.014    47.963
n13691.out[0] (.names)                                           0.261    48.224
n13646.in[1] (.names)                                            1.014    49.238
n13646.out[0] (.names)                                           0.261    49.499
n13583.in[0] (.names)                                            1.014    50.513
n13583.out[0] (.names)                                           0.261    50.774
n13642.in[0] (.names)                                            1.014    51.787
n13642.out[0] (.names)                                           0.261    52.048
n13643.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13643.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n5170.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4846.in[0] (.names)                                             1.014    19.917
n4846.out[0] (.names)                                            0.261    20.178
n4833.in[1] (.names)                                             1.014    21.192
n4833.out[0] (.names)                                            0.261    21.453
n4847.in[0] (.names)                                             1.014    22.467
n4847.out[0] (.names)                                            0.261    22.728
n4848.in[0] (.names)                                             1.014    23.742
n4848.out[0] (.names)                                            0.261    24.003
n4797.in[1] (.names)                                             1.014    25.016
n4797.out[0] (.names)                                            0.261    25.277
n5123.in[3] (.names)                                             1.014    26.291
n5123.out[0] (.names)                                            0.261    26.552
n5181.in[1] (.names)                                             1.014    27.566
n5181.out[0] (.names)                                            0.261    27.827
n5182.in[1] (.names)                                             1.014    28.841
n5182.out[0] (.names)                                            0.261    29.102
n5183.in[0] (.names)                                             1.014    30.116
n5183.out[0] (.names)                                            0.261    30.377
n4987.in[0] (.names)                                             1.014    31.390
n4987.out[0] (.names)                                            0.261    31.651
n5143.in[0] (.names)                                             1.014    32.665
n5143.out[0] (.names)                                            0.261    32.926
n5157.in[0] (.names)                                             1.014    33.940
n5157.out[0] (.names)                                            0.261    34.201
n5158.in[0] (.names)                                             1.014    35.215
n5158.out[0] (.names)                                            0.261    35.476
n5159.in[0] (.names)                                             1.014    36.490
n5159.out[0] (.names)                                            0.261    36.751
n5160.in[1] (.names)                                             1.014    37.765
n5160.out[0] (.names)                                            0.261    38.026
n5161.in[0] (.names)                                             1.014    39.039
n5161.out[0] (.names)                                            0.261    39.300
n5162.in[0] (.names)                                             1.014    40.314
n5162.out[0] (.names)                                            0.261    40.575
n5148.in[0] (.names)                                             1.014    41.589
n5148.out[0] (.names)                                            0.261    41.850
n5149.in[2] (.names)                                             1.014    42.864
n5149.out[0] (.names)                                            0.261    43.125
n5150.in[0] (.names)                                             1.014    44.139
n5150.out[0] (.names)                                            0.261    44.400
n4749.in[0] (.names)                                             1.014    45.413
n4749.out[0] (.names)                                            0.261    45.674
n5164.in[2] (.names)                                             1.014    46.688
n5164.out[0] (.names)                                            0.261    46.949
n5166.in[1] (.names)                                             1.014    47.963
n5166.out[0] (.names)                                            0.261    48.224
n5167.in[0] (.names)                                             1.014    49.238
n5167.out[0] (.names)                                            0.261    49.499
n5174.in[1] (.names)                                             1.014    50.513
n5174.out[0] (.names)                                            0.261    50.774
n4520.in[0] (.names)                                             1.014    51.787
n4520.out[0] (.names)                                            0.261    52.048
n5170.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5170.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n4521.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4846.in[0] (.names)                                             1.014    19.917
n4846.out[0] (.names)                                            0.261    20.178
n4833.in[1] (.names)                                             1.014    21.192
n4833.out[0] (.names)                                            0.261    21.453
n4847.in[0] (.names)                                             1.014    22.467
n4847.out[0] (.names)                                            0.261    22.728
n4848.in[0] (.names)                                             1.014    23.742
n4848.out[0] (.names)                                            0.261    24.003
n4797.in[1] (.names)                                             1.014    25.016
n4797.out[0] (.names)                                            0.261    25.277
n5123.in[3] (.names)                                             1.014    26.291
n5123.out[0] (.names)                                            0.261    26.552
n5181.in[1] (.names)                                             1.014    27.566
n5181.out[0] (.names)                                            0.261    27.827
n5182.in[1] (.names)                                             1.014    28.841
n5182.out[0] (.names)                                            0.261    29.102
n5183.in[0] (.names)                                             1.014    30.116
n5183.out[0] (.names)                                            0.261    30.377
n4987.in[0] (.names)                                             1.014    31.390
n4987.out[0] (.names)                                            0.261    31.651
n5143.in[0] (.names)                                             1.014    32.665
n5143.out[0] (.names)                                            0.261    32.926
n5157.in[0] (.names)                                             1.014    33.940
n5157.out[0] (.names)                                            0.261    34.201
n5158.in[0] (.names)                                             1.014    35.215
n5158.out[0] (.names)                                            0.261    35.476
n5159.in[0] (.names)                                             1.014    36.490
n5159.out[0] (.names)                                            0.261    36.751
n5160.in[1] (.names)                                             1.014    37.765
n5160.out[0] (.names)                                            0.261    38.026
n5161.in[0] (.names)                                             1.014    39.039
n5161.out[0] (.names)                                            0.261    39.300
n5162.in[0] (.names)                                             1.014    40.314
n5162.out[0] (.names)                                            0.261    40.575
n5148.in[0] (.names)                                             1.014    41.589
n5148.out[0] (.names)                                            0.261    41.850
n5149.in[2] (.names)                                             1.014    42.864
n5149.out[0] (.names)                                            0.261    43.125
n5150.in[0] (.names)                                             1.014    44.139
n5150.out[0] (.names)                                            0.261    44.400
n4749.in[0] (.names)                                             1.014    45.413
n4749.out[0] (.names)                                            0.261    45.674
n5164.in[2] (.names)                                             1.014    46.688
n5164.out[0] (.names)                                            0.261    46.949
n5166.in[1] (.names)                                             1.014    47.963
n5166.out[0] (.names)                                            0.261    48.224
n5167.in[0] (.names)                                             1.014    49.238
n5167.out[0] (.names)                                            0.261    49.499
n5174.in[1] (.names)                                             1.014    50.513
n5174.out[0] (.names)                                            0.261    50.774
n4520.in[0] (.names)                                             1.014    51.787
n4520.out[0] (.names)                                            0.261    52.048
n4521.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4521.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n5401.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4846.in[0] (.names)                                             1.014    19.917
n4846.out[0] (.names)                                            0.261    20.178
n4833.in[1] (.names)                                             1.014    21.192
n4833.out[0] (.names)                                            0.261    21.453
n4847.in[0] (.names)                                             1.014    22.467
n4847.out[0] (.names)                                            0.261    22.728
n4848.in[0] (.names)                                             1.014    23.742
n4848.out[0] (.names)                                            0.261    24.003
n4797.in[1] (.names)                                             1.014    25.016
n4797.out[0] (.names)                                            0.261    25.277
n4798.in[1] (.names)                                             1.014    26.291
n4798.out[0] (.names)                                            0.261    26.552
n4800.in[0] (.names)                                             1.014    27.566
n4800.out[0] (.names)                                            0.261    27.827
n4801.in[0] (.names)                                             1.014    28.841
n4801.out[0] (.names)                                            0.261    29.102
n4804.in[0] (.names)                                             1.014    30.116
n4804.out[0] (.names)                                            0.261    30.377
n4805.in[0] (.names)                                             1.014    31.390
n4805.out[0] (.names)                                            0.261    31.651
n4808.in[2] (.names)                                             1.014    32.665
n4808.out[0] (.names)                                            0.261    32.926
n4809.in[0] (.names)                                             1.014    33.940
n4809.out[0] (.names)                                            0.261    34.201
n4810.in[0] (.names)                                             1.014    35.215
n4810.out[0] (.names)                                            0.261    35.476
n5386.in[1] (.names)                                             1.014    36.490
n5386.out[0] (.names)                                            0.261    36.751
n5387.in[0] (.names)                                             1.014    37.765
n5387.out[0] (.names)                                            0.261    38.026
n5388.in[2] (.names)                                             1.014    39.039
n5388.out[0] (.names)                                            0.261    39.300
n5389.in[0] (.names)                                             1.014    40.314
n5389.out[0] (.names)                                            0.261    40.575
n5390.in[0] (.names)                                             1.014    41.589
n5390.out[0] (.names)                                            0.261    41.850
n5391.in[0] (.names)                                             1.014    42.864
n5391.out[0] (.names)                                            0.261    43.125
n5395.in[0] (.names)                                             1.014    44.139
n5395.out[0] (.names)                                            0.261    44.400
n5411.in[1] (.names)                                             1.014    45.413
n5411.out[0] (.names)                                            0.261    45.674
n5398.in[0] (.names)                                             1.014    46.688
n5398.out[0] (.names)                                            0.261    46.949
n4725.in[0] (.names)                                             1.014    47.963
n4725.out[0] (.names)                                            0.261    48.224
n5399.in[0] (.names)                                             1.014    49.238
n5399.out[0] (.names)                                            0.261    49.499
n5400.in[3] (.names)                                             1.014    50.513
n5400.out[0] (.names)                                            0.261    50.774
n4724.in[0] (.names)                                             1.014    51.787
n4724.out[0] (.names)                                            0.261    52.048
n5401.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5401.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n5375.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4846.in[0] (.names)                                             1.014    19.917
n4846.out[0] (.names)                                            0.261    20.178
n4833.in[1] (.names)                                             1.014    21.192
n4833.out[0] (.names)                                            0.261    21.453
n4847.in[0] (.names)                                             1.014    22.467
n4847.out[0] (.names)                                            0.261    22.728
n4848.in[0] (.names)                                             1.014    23.742
n4848.out[0] (.names)                                            0.261    24.003
n4797.in[1] (.names)                                             1.014    25.016
n4797.out[0] (.names)                                            0.261    25.277
n4798.in[1] (.names)                                             1.014    26.291
n4798.out[0] (.names)                                            0.261    26.552
n4800.in[0] (.names)                                             1.014    27.566
n4800.out[0] (.names)                                            0.261    27.827
n4801.in[0] (.names)                                             1.014    28.841
n4801.out[0] (.names)                                            0.261    29.102
n4804.in[0] (.names)                                             1.014    30.116
n4804.out[0] (.names)                                            0.261    30.377
n4805.in[0] (.names)                                             1.014    31.390
n4805.out[0] (.names)                                            0.261    31.651
n4808.in[2] (.names)                                             1.014    32.665
n4808.out[0] (.names)                                            0.261    32.926
n4809.in[0] (.names)                                             1.014    33.940
n4809.out[0] (.names)                                            0.261    34.201
n4810.in[0] (.names)                                             1.014    35.215
n4810.out[0] (.names)                                            0.261    35.476
n5386.in[1] (.names)                                             1.014    36.490
n5386.out[0] (.names)                                            0.261    36.751
n5387.in[0] (.names)                                             1.014    37.765
n5387.out[0] (.names)                                            0.261    38.026
n5388.in[2] (.names)                                             1.014    39.039
n5388.out[0] (.names)                                            0.261    39.300
n5389.in[0] (.names)                                             1.014    40.314
n5389.out[0] (.names)                                            0.261    40.575
n5390.in[0] (.names)                                             1.014    41.589
n5390.out[0] (.names)                                            0.261    41.850
n5391.in[0] (.names)                                             1.014    42.864
n5391.out[0] (.names)                                            0.261    43.125
n5395.in[0] (.names)                                             1.014    44.139
n5395.out[0] (.names)                                            0.261    44.400
n5411.in[1] (.names)                                             1.014    45.413
n5411.out[0] (.names)                                            0.261    45.674
n5398.in[0] (.names)                                             1.014    46.688
n5398.out[0] (.names)                                            0.261    46.949
n4725.in[0] (.names)                                             1.014    47.963
n4725.out[0] (.names)                                            0.261    48.224
n5399.in[0] (.names)                                             1.014    49.238
n5399.out[0] (.names)                                            0.261    49.499
n5400.in[3] (.names)                                             1.014    50.513
n5400.out[0] (.names)                                            0.261    50.774
n4724.in[0] (.names)                                             1.014    51.787
n4724.out[0] (.names)                                            0.261    52.048
n5375.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5375.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n3199.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4846.in[0] (.names)                                             1.014    19.917
n4846.out[0] (.names)                                            0.261    20.178
n4833.in[1] (.names)                                             1.014    21.192
n4833.out[0] (.names)                                            0.261    21.453
n4847.in[0] (.names)                                             1.014    22.467
n4847.out[0] (.names)                                            0.261    22.728
n4848.in[0] (.names)                                             1.014    23.742
n4848.out[0] (.names)                                            0.261    24.003
n4797.in[1] (.names)                                             1.014    25.016
n4797.out[0] (.names)                                            0.261    25.277
n4798.in[1] (.names)                                             1.014    26.291
n4798.out[0] (.names)                                            0.261    26.552
n4800.in[0] (.names)                                             1.014    27.566
n4800.out[0] (.names)                                            0.261    27.827
n4801.in[0] (.names)                                             1.014    28.841
n4801.out[0] (.names)                                            0.261    29.102
n4804.in[0] (.names)                                             1.014    30.116
n4804.out[0] (.names)                                            0.261    30.377
n4805.in[0] (.names)                                             1.014    31.390
n4805.out[0] (.names)                                            0.261    31.651
n4808.in[2] (.names)                                             1.014    32.665
n4808.out[0] (.names)                                            0.261    32.926
n4809.in[0] (.names)                                             1.014    33.940
n4809.out[0] (.names)                                            0.261    34.201
n4810.in[0] (.names)                                             1.014    35.215
n4810.out[0] (.names)                                            0.261    35.476
n5386.in[1] (.names)                                             1.014    36.490
n5386.out[0] (.names)                                            0.261    36.751
n5387.in[0] (.names)                                             1.014    37.765
n5387.out[0] (.names)                                            0.261    38.026
n5388.in[2] (.names)                                             1.014    39.039
n5388.out[0] (.names)                                            0.261    39.300
n5389.in[0] (.names)                                             1.014    40.314
n5389.out[0] (.names)                                            0.261    40.575
n5390.in[0] (.names)                                             1.014    41.589
n5390.out[0] (.names)                                            0.261    41.850
n5391.in[0] (.names)                                             1.014    42.864
n5391.out[0] (.names)                                            0.261    43.125
n5395.in[0] (.names)                                             1.014    44.139
n5395.out[0] (.names)                                            0.261    44.400
n5411.in[1] (.names)                                             1.014    45.413
n5411.out[0] (.names)                                            0.261    45.674
n5398.in[0] (.names)                                             1.014    46.688
n5398.out[0] (.names)                                            0.261    46.949
n4725.in[0] (.names)                                             1.014    47.963
n4725.out[0] (.names)                                            0.261    48.224
n5399.in[0] (.names)                                             1.014    49.238
n5399.out[0] (.names)                                            0.261    49.499
n5400.in[3] (.names)                                             1.014    50.513
n5400.out[0] (.names)                                            0.261    50.774
n4724.in[0] (.names)                                             1.014    51.787
n4724.out[0] (.names)                                            0.261    52.048
n3199.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3199.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n12361.Q[0] (.latch clocked by pclk)
Endpoint  : n10881.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12361.clk[0] (.latch)                                           1.014     1.014
n12361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13387.in[0] (.names)                                            1.014     2.070
n13387.out[0] (.names)                                           0.261     2.331
n13388.in[0] (.names)                                            1.014     3.344
n13388.out[0] (.names)                                           0.261     3.605
n13381.in[0] (.names)                                            1.014     4.619
n13381.out[0] (.names)                                           0.261     4.880
n13382.in[1] (.names)                                            1.014     5.894
n13382.out[0] (.names)                                           0.261     6.155
n13383.in[0] (.names)                                            1.014     7.169
n13383.out[0] (.names)                                           0.261     7.430
n13323.in[0] (.names)                                            1.014     8.444
n13323.out[0] (.names)                                           0.261     8.705
n13324.in[1] (.names)                                            1.014     9.719
n13324.out[0] (.names)                                           0.261     9.980
n13327.in[0] (.names)                                            1.014    10.993
n13327.out[0] (.names)                                           0.261    11.254
n12250.in[2] (.names)                                            1.014    12.268
n12250.out[0] (.names)                                           0.261    12.529
n12251.in[1] (.names)                                            1.014    13.543
n12251.out[0] (.names)                                           0.261    13.804
n12255.in[0] (.names)                                            1.014    14.818
n12255.out[0] (.names)                                           0.261    15.079
n12256.in[0] (.names)                                            1.014    16.093
n12256.out[0] (.names)                                           0.261    16.354
n12239.in[1] (.names)                                            1.014    17.367
n12239.out[0] (.names)                                           0.261    17.628
n12235.in[0] (.names)                                            1.014    18.642
n12235.out[0] (.names)                                           0.261    18.903
n12238.in[1] (.names)                                            1.014    19.917
n12238.out[0] (.names)                                           0.261    20.178
n12185.in[0] (.names)                                            1.014    21.192
n12185.out[0] (.names)                                           0.261    21.453
n12240.in[0] (.names)                                            1.014    22.467
n12240.out[0] (.names)                                           0.261    22.728
n12242.in[2] (.names)                                            1.014    23.742
n12242.out[0] (.names)                                           0.261    24.003
n12244.in[1] (.names)                                            1.014    25.016
n12244.out[0] (.names)                                           0.261    25.277
n12246.in[2] (.names)                                            1.014    26.291
n12246.out[0] (.names)                                           0.261    26.552
n12247.in[1] (.names)                                            1.014    27.566
n12247.out[0] (.names)                                           0.261    27.827
n12248.in[0] (.names)                                            1.014    28.841
n12248.out[0] (.names)                                           0.261    29.102
n12299.in[0] (.names)                                            1.014    30.116
n12299.out[0] (.names)                                           0.261    30.377
n11858.in[0] (.names)                                            1.014    31.390
n11858.out[0] (.names)                                           0.261    31.651
n11855.in[0] (.names)                                            1.014    32.665
n11855.out[0] (.names)                                           0.261    32.926
n11856.in[0] (.names)                                            1.014    33.940
n11856.out[0] (.names)                                           0.261    34.201
n11857.in[1] (.names)                                            1.014    35.215
n11857.out[0] (.names)                                           0.261    35.476
n11859.in[1] (.names)                                            1.014    36.490
n11859.out[0] (.names)                                           0.261    36.751
n11861.in[0] (.names)                                            1.014    37.765
n11861.out[0] (.names)                                           0.261    38.026
n11863.in[3] (.names)                                            1.014    39.039
n11863.out[0] (.names)                                           0.261    39.300
n8171.in[1] (.names)                                             1.014    40.314
n8171.out[0] (.names)                                            0.261    40.575
n11864.in[1] (.names)                                            1.014    41.589
n11864.out[0] (.names)                                           0.261    41.850
n11875.in[2] (.names)                                            1.014    42.864
n11875.out[0] (.names)                                           0.261    43.125
n11879.in[0] (.names)                                            1.014    44.139
n11879.out[0] (.names)                                           0.261    44.400
n11877.in[0] (.names)                                            1.014    45.413
n11877.out[0] (.names)                                           0.261    45.674
n11874.in[0] (.names)                                            1.014    46.688
n11874.out[0] (.names)                                           0.261    46.949
n11876.in[0] (.names)                                            1.014    47.963
n11876.out[0] (.names)                                           0.261    48.224
n11878.in[1] (.names)                                            1.014    49.238
n11878.out[0] (.names)                                           0.261    49.499
n11669.in[1] (.names)                                            1.014    50.513
n11669.out[0] (.names)                                           0.261    50.774
n11635.in[0] (.names)                                            1.014    51.787
n11635.out[0] (.names)                                           0.261    52.048
n10881.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10881.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n12361.Q[0] (.latch clocked by pclk)
Endpoint  : n12113.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12361.clk[0] (.latch)                                           1.014     1.014
n12361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13387.in[0] (.names)                                            1.014     2.070
n13387.out[0] (.names)                                           0.261     2.331
n13388.in[0] (.names)                                            1.014     3.344
n13388.out[0] (.names)                                           0.261     3.605
n13381.in[0] (.names)                                            1.014     4.619
n13381.out[0] (.names)                                           0.261     4.880
n13382.in[1] (.names)                                            1.014     5.894
n13382.out[0] (.names)                                           0.261     6.155
n13383.in[0] (.names)                                            1.014     7.169
n13383.out[0] (.names)                                           0.261     7.430
n13323.in[0] (.names)                                            1.014     8.444
n13323.out[0] (.names)                                           0.261     8.705
n13324.in[1] (.names)                                            1.014     9.719
n13324.out[0] (.names)                                           0.261     9.980
n13327.in[0] (.names)                                            1.014    10.993
n13327.out[0] (.names)                                           0.261    11.254
n12250.in[2] (.names)                                            1.014    12.268
n12250.out[0] (.names)                                           0.261    12.529
n12251.in[1] (.names)                                            1.014    13.543
n12251.out[0] (.names)                                           0.261    13.804
n12255.in[0] (.names)                                            1.014    14.818
n12255.out[0] (.names)                                           0.261    15.079
n12256.in[0] (.names)                                            1.014    16.093
n12256.out[0] (.names)                                           0.261    16.354
n12239.in[1] (.names)                                            1.014    17.367
n12239.out[0] (.names)                                           0.261    17.628
n12235.in[0] (.names)                                            1.014    18.642
n12235.out[0] (.names)                                           0.261    18.903
n12238.in[1] (.names)                                            1.014    19.917
n12238.out[0] (.names)                                           0.261    20.178
n12185.in[0] (.names)                                            1.014    21.192
n12185.out[0] (.names)                                           0.261    21.453
n12186.in[2] (.names)                                            1.014    22.467
n12186.out[0] (.names)                                           0.261    22.728
n12190.in[2] (.names)                                            1.014    23.742
n12190.out[0] (.names)                                           0.261    24.003
n12098.in[0] (.names)                                            1.014    25.016
n12098.out[0] (.names)                                           0.261    25.277
n12101.in[0] (.names)                                            1.014    26.291
n12101.out[0] (.names)                                           0.261    26.552
n12102.in[1] (.names)                                            1.014    27.566
n12102.out[0] (.names)                                           0.261    27.827
n12103.in[1] (.names)                                            1.014    28.841
n12103.out[0] (.names)                                           0.261    29.102
n12116.in[1] (.names)                                            1.014    30.116
n12116.out[0] (.names)                                           0.261    30.377
n12117.in[0] (.names)                                            1.014    31.390
n12117.out[0] (.names)                                           0.261    31.651
n12118.in[0] (.names)                                            1.014    32.665
n12118.out[0] (.names)                                           0.261    32.926
n12119.in[0] (.names)                                            1.014    33.940
n12119.out[0] (.names)                                           0.261    34.201
n12130.in[0] (.names)                                            1.014    35.215
n12130.out[0] (.names)                                           0.261    35.476
n12132.in[2] (.names)                                            1.014    36.490
n12132.out[0] (.names)                                           0.261    36.751
n12133.in[0] (.names)                                            1.014    37.765
n12133.out[0] (.names)                                           0.261    38.026
n12126.in[0] (.names)                                            1.014    39.039
n12126.out[0] (.names)                                           0.261    39.300
n12128.in[0] (.names)                                            1.014    40.314
n12128.out[0] (.names)                                           0.261    40.575
n12120.in[0] (.names)                                            1.014    41.589
n12120.out[0] (.names)                                           0.261    41.850
n12121.in[0] (.names)                                            1.014    42.864
n12121.out[0] (.names)                                           0.261    43.125
n12122.in[1] (.names)                                            1.014    44.139
n12122.out[0] (.names)                                           0.261    44.400
n12123.in[0] (.names)                                            1.014    45.413
n12123.out[0] (.names)                                           0.261    45.674
n12124.in[1] (.names)                                            1.014    46.688
n12124.out[0] (.names)                                           0.261    46.949
n12125.in[2] (.names)                                            1.014    47.963
n12125.out[0] (.names)                                           0.261    48.224
n8203.in[0] (.names)                                             1.014    49.238
n8203.out[0] (.names)                                            0.261    49.499
n11691.in[0] (.names)                                            1.014    50.513
n11691.out[0] (.names)                                           0.261    50.774
n12112.in[0] (.names)                                            1.014    51.787
n12112.out[0] (.names)                                           0.261    52.048
n12113.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12113.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n15748.Q[0] (.latch clocked by pclk)
Endpoint  : out:n591.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15748.clk[0] (.latch)                                           1.014     1.014
n15748.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15749.in[0] (.names)                                            1.014     2.070
n15749.out[0] (.names)                                           0.261     2.331
n15750.in[0] (.names)                                            1.014     3.344
n15750.out[0] (.names)                                           0.261     3.605
n15754.in[2] (.names)                                            1.014     4.619
n15754.out[0] (.names)                                           0.261     4.880
n15755.in[0] (.names)                                            1.014     5.894
n15755.out[0] (.names)                                           0.261     6.155
n15722.in[0] (.names)                                            1.014     7.169
n15722.out[0] (.names)                                           0.261     7.430
n15724.in[0] (.names)                                            1.014     8.444
n15724.out[0] (.names)                                           0.261     8.705
n15729.in[1] (.names)                                            1.014     9.719
n15729.out[0] (.names)                                           0.261     9.980
n15598.in[0] (.names)                                            1.014    10.993
n15598.out[0] (.names)                                           0.261    11.254
n15601.in[1] (.names)                                            1.014    12.268
n15601.out[0] (.names)                                           0.261    12.529
n15602.in[1] (.names)                                            1.014    13.543
n15602.out[0] (.names)                                           0.261    13.804
n15597.in[3] (.names)                                            1.014    14.818
n15597.out[0] (.names)                                           0.261    15.079
n15610.in[0] (.names)                                            1.014    16.093
n15610.out[0] (.names)                                           0.261    16.354
n15612.in[0] (.names)                                            1.014    17.367
n15612.out[0] (.names)                                           0.261    17.628
n15608.in[1] (.names)                                            1.014    18.642
n15608.out[0] (.names)                                           0.261    18.903
n15613.in[1] (.names)                                            1.014    19.917
n15613.out[0] (.names)                                           0.261    20.178
n15607.in[0] (.names)                                            1.014    21.192
n15607.out[0] (.names)                                           0.261    21.453
n15605.in[0] (.names)                                            1.014    22.467
n15605.out[0] (.names)                                           0.261    22.728
n15603.in[0] (.names)                                            1.014    23.742
n15603.out[0] (.names)                                           0.261    24.003
n15604.in[0] (.names)                                            1.014    25.016
n15604.out[0] (.names)                                           0.261    25.277
n15669.in[1] (.names)                                            1.014    26.291
n15669.out[0] (.names)                                           0.261    26.552
n15670.in[1] (.names)                                            1.014    27.566
n15670.out[0] (.names)                                           0.261    27.827
n16272.in[1] (.names)                                            1.014    28.841
n16272.out[0] (.names)                                           0.261    29.102
n16268.in[0] (.names)                                            1.014    30.116
n16268.out[0] (.names)                                           0.261    30.377
n16275.in[2] (.names)                                            1.014    31.390
n16275.out[0] (.names)                                           0.261    31.651
n16276.in[0] (.names)                                            1.014    32.665
n16276.out[0] (.names)                                           0.261    32.926
n16269.in[0] (.names)                                            1.014    33.940
n16269.out[0] (.names)                                           0.261    34.201
n16270.in[2] (.names)                                            1.014    35.215
n16270.out[0] (.names)                                           0.261    35.476
n15843.in[1] (.names)                                            1.014    36.490
n15843.out[0] (.names)                                           0.261    36.751
n16277.in[1] (.names)                                            1.014    37.765
n16277.out[0] (.names)                                           0.261    38.026
n16278.in[1] (.names)                                            1.014    39.039
n16278.out[0] (.names)                                           0.261    39.300
n593.in[0] (.names)                                              1.014    40.314
n593.out[0] (.names)                                             0.261    40.575
n16229.in[0] (.names)                                            1.014    41.589
n16229.out[0] (.names)                                           0.261    41.850
n16262.in[1] (.names)                                            1.014    42.864
n16262.out[0] (.names)                                           0.261    43.125
n16257.in[0] (.names)                                            1.014    44.139
n16257.out[0] (.names)                                           0.261    44.400
n16258.in[0] (.names)                                            1.014    45.413
n16258.out[0] (.names)                                           0.261    45.674
n16260.in[0] (.names)                                            1.014    46.688
n16260.out[0] (.names)                                           0.261    46.949
n16263.in[1] (.names)                                            1.014    47.963
n16263.out[0] (.names)                                           0.261    48.224
n16265.in[1] (.names)                                            1.014    49.238
n16265.out[0] (.names)                                           0.261    49.499
n591.in[0] (.names)                                              1.014    50.513
n591.out[0] (.names)                                             0.261    50.774
out:n591.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 25
Startpoint: n15748.Q[0] (.latch clocked by pclk)
Endpoint  : out:n514.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15748.clk[0] (.latch)                                           1.014     1.014
n15748.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15749.in[0] (.names)                                            1.014     2.070
n15749.out[0] (.names)                                           0.261     2.331
n15750.in[0] (.names)                                            1.014     3.344
n15750.out[0] (.names)                                           0.261     3.605
n15754.in[2] (.names)                                            1.014     4.619
n15754.out[0] (.names)                                           0.261     4.880
n15755.in[0] (.names)                                            1.014     5.894
n15755.out[0] (.names)                                           0.261     6.155
n15722.in[0] (.names)                                            1.014     7.169
n15722.out[0] (.names)                                           0.261     7.430
n15724.in[0] (.names)                                            1.014     8.444
n15724.out[0] (.names)                                           0.261     8.705
n15729.in[1] (.names)                                            1.014     9.719
n15729.out[0] (.names)                                           0.261     9.980
n15598.in[0] (.names)                                            1.014    10.993
n15598.out[0] (.names)                                           0.261    11.254
n15601.in[1] (.names)                                            1.014    12.268
n15601.out[0] (.names)                                           0.261    12.529
n15602.in[1] (.names)                                            1.014    13.543
n15602.out[0] (.names)                                           0.261    13.804
n15597.in[3] (.names)                                            1.014    14.818
n15597.out[0] (.names)                                           0.261    15.079
n15610.in[0] (.names)                                            1.014    16.093
n15610.out[0] (.names)                                           0.261    16.354
n15612.in[0] (.names)                                            1.014    17.367
n15612.out[0] (.names)                                           0.261    17.628
n15608.in[1] (.names)                                            1.014    18.642
n15608.out[0] (.names)                                           0.261    18.903
n15613.in[1] (.names)                                            1.014    19.917
n15613.out[0] (.names)                                           0.261    20.178
n15607.in[0] (.names)                                            1.014    21.192
n15607.out[0] (.names)                                           0.261    21.453
n15605.in[0] (.names)                                            1.014    22.467
n15605.out[0] (.names)                                           0.261    22.728
n15603.in[0] (.names)                                            1.014    23.742
n15603.out[0] (.names)                                           0.261    24.003
n15604.in[0] (.names)                                            1.014    25.016
n15604.out[0] (.names)                                           0.261    25.277
n15669.in[1] (.names)                                            1.014    26.291
n15669.out[0] (.names)                                           0.261    26.552
n15670.in[1] (.names)                                            1.014    27.566
n15670.out[0] (.names)                                           0.261    27.827
n16272.in[1] (.names)                                            1.014    28.841
n16272.out[0] (.names)                                           0.261    29.102
n16268.in[0] (.names)                                            1.014    30.116
n16268.out[0] (.names)                                           0.261    30.377
n16275.in[2] (.names)                                            1.014    31.390
n16275.out[0] (.names)                                           0.261    31.651
n16276.in[0] (.names)                                            1.014    32.665
n16276.out[0] (.names)                                           0.261    32.926
n16269.in[0] (.names)                                            1.014    33.940
n16269.out[0] (.names)                                           0.261    34.201
n16270.in[2] (.names)                                            1.014    35.215
n16270.out[0] (.names)                                           0.261    35.476
n15843.in[1] (.names)                                            1.014    36.490
n15843.out[0] (.names)                                           0.261    36.751
n16277.in[1] (.names)                                            1.014    37.765
n16277.out[0] (.names)                                           0.261    38.026
n16278.in[1] (.names)                                            1.014    39.039
n16278.out[0] (.names)                                           0.261    39.300
n593.in[0] (.names)                                              1.014    40.314
n593.out[0] (.names)                                             0.261    40.575
n16229.in[0] (.names)                                            1.014    41.589
n16229.out[0] (.names)                                           0.261    41.850
n16231.in[2] (.names)                                            1.014    42.864
n16231.out[0] (.names)                                           0.261    43.125
n16232.in[1] (.names)                                            1.014    44.139
n16232.out[0] (.names)                                           0.261    44.400
n16181.in[1] (.names)                                            1.014    45.413
n16181.out[0] (.names)                                           0.261    45.674
n16182.in[0] (.names)                                            1.014    46.688
n16182.out[0] (.names)                                           0.261    46.949
n16249.in[1] (.names)                                            1.014    47.963
n16249.out[0] (.names)                                           0.261    48.224
n16250.in[0] (.names)                                            1.014    49.238
n16250.out[0] (.names)                                           0.261    49.499
n514.in[0] (.names)                                              1.014    50.513
n514.out[0] (.names)                                             0.261    50.774
out:n514.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 26
Startpoint: n203.inpad[0] (.input clocked by pclk)
Endpoint  : n6061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n203.inpad[0] (.input)                                           0.000     0.000
n13242.in[0] (.names)                                            1.014     1.014
n13242.out[0] (.names)                                           0.261     1.275
n13232.in[0] (.names)                                            1.014     2.289
n13232.out[0] (.names)                                           0.261     2.550
n13158.in[0] (.names)                                            1.014     3.563
n13158.out[0] (.names)                                           0.261     3.824
n13234.in[1] (.names)                                            1.014     4.838
n13234.out[0] (.names)                                           0.261     5.099
n13235.in[0] (.names)                                            1.014     6.113
n13235.out[0] (.names)                                           0.261     6.374
n13236.in[0] (.names)                                            1.014     7.388
n13236.out[0] (.names)                                           0.261     7.649
n13237.in[0] (.names)                                            1.014     8.663
n13237.out[0] (.names)                                           0.261     8.924
n13238.in[0] (.names)                                            1.014     9.938
n13238.out[0] (.names)                                           0.261    10.199
n13239.in[0] (.names)                                            1.014    11.212
n13239.out[0] (.names)                                           0.261    11.473
n13241.in[1] (.names)                                            1.014    12.487
n13241.out[0] (.names)                                           0.261    12.748
n6166.in[1] (.names)                                             1.014    13.762
n6166.out[0] (.names)                                            0.261    14.023
n6150.in[2] (.names)                                             1.014    15.037
n6150.out[0] (.names)                                            0.261    15.298
n6241.in[1] (.names)                                             1.014    16.312
n6241.out[0] (.names)                                            0.261    16.573
n6245.in[3] (.names)                                             1.014    17.586
n6245.out[0] (.names)                                            0.261    17.847
n6251.in[0] (.names)                                             1.014    18.861
n6251.out[0] (.names)                                            0.261    19.122
n6252.in[0] (.names)                                             1.014    20.136
n6252.out[0] (.names)                                            0.261    20.397
n6338.in[1] (.names)                                             1.014    21.411
n6338.out[0] (.names)                                            0.261    21.672
n6340.in[1] (.names)                                             1.014    22.686
n6340.out[0] (.names)                                            0.261    22.947
n6342.in[1] (.names)                                             1.014    23.961
n6342.out[0] (.names)                                            0.261    24.222
n6343.in[0] (.names)                                             1.014    25.235
n6343.out[0] (.names)                                            0.261    25.496
n6344.in[0] (.names)                                             1.014    26.510
n6344.out[0] (.names)                                            0.261    26.771
n6345.in[0] (.names)                                             1.014    27.785
n6345.out[0] (.names)                                            0.261    28.046
n6348.in[2] (.names)                                             1.014    29.060
n6348.out[0] (.names)                                            0.261    29.321
n6349.in[0] (.names)                                             1.014    30.335
n6349.out[0] (.names)                                            0.261    30.596
n6350.in[0] (.names)                                             1.014    31.609
n6350.out[0] (.names)                                            0.261    31.870
n6352.in[0] (.names)                                             1.014    32.884
n6352.out[0] (.names)                                            0.261    33.145
n6354.in[1] (.names)                                             1.014    34.159
n6354.out[0] (.names)                                            0.261    34.420
n6355.in[1] (.names)                                             1.014    35.434
n6355.out[0] (.names)                                            0.261    35.695
n6356.in[2] (.names)                                             1.014    36.709
n6356.out[0] (.names)                                            0.261    36.970
n6357.in[1] (.names)                                             1.014    37.984
n6357.out[0] (.names)                                            0.261    38.245
n5980.in[1] (.names)                                             1.014    39.258
n5980.out[0] (.names)                                            0.261    39.519
n6358.in[0] (.names)                                             1.014    40.533
n6358.out[0] (.names)                                            0.261    40.794
n6360.in[0] (.names)                                             1.014    41.808
n6360.out[0] (.names)                                            0.261    42.069
n6361.in[1] (.names)                                             1.014    43.083
n6361.out[0] (.names)                                            0.261    43.344
n6362.in[0] (.names)                                             1.014    44.358
n6362.out[0] (.names)                                            0.261    44.619
n6363.in[1] (.names)                                             1.014    45.632
n6363.out[0] (.names)                                            0.261    45.893
n6019.in[0] (.names)                                             1.014    46.907
n6019.out[0] (.names)                                            0.261    47.168
n6364.in[0] (.names)                                             1.014    48.182
n6364.out[0] (.names)                                            0.261    48.443
n6027.in[0] (.names)                                             1.014    49.457
n6027.out[0] (.names)                                            0.261    49.718
n6060.in[0] (.names)                                             1.014    50.732
n6060.out[0] (.names)                                            0.261    50.993
n6061.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6061.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 27
Startpoint: n410.inpad[0] (.input clocked by pclk)
Endpoint  : n13816.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n410.inpad[0] (.input)                                           0.000     0.000
n13762.in[0] (.names)                                            1.014     1.014
n13762.out[0] (.names)                                           0.261     1.275
n13905.in[1] (.names)                                            1.014     2.289
n13905.out[0] (.names)                                           0.261     2.550
n13908.in[1] (.names)                                            1.014     3.563
n13908.out[0] (.names)                                           0.261     3.824
n13915.in[2] (.names)                                            1.014     4.838
n13915.out[0] (.names)                                           0.261     5.099
n13917.in[0] (.names)                                            1.014     6.113
n13917.out[0] (.names)                                           0.261     6.374
n13759.in[0] (.names)                                            1.014     7.388
n13759.out[0] (.names)                                           0.261     7.649
n14868.in[0] (.names)                                            1.014     8.663
n14868.out[0] (.names)                                           0.261     8.924
n14824.in[0] (.names)                                            1.014     9.938
n14824.out[0] (.names)                                           0.261    10.199
n14827.in[1] (.names)                                            1.014    11.212
n14827.out[0] (.names)                                           0.261    11.473
n14828.in[0] (.names)                                            1.014    12.487
n14828.out[0] (.names)                                           0.261    12.748
n14831.in[1] (.names)                                            1.014    13.762
n14831.out[0] (.names)                                           0.261    14.023
n14833.in[0] (.names)                                            1.014    15.037
n14833.out[0] (.names)                                           0.261    15.298
n14835.in[0] (.names)                                            1.014    16.312
n14835.out[0] (.names)                                           0.261    16.573
n14836.in[0] (.names)                                            1.014    17.586
n14836.out[0] (.names)                                           0.261    17.847
n14837.in[1] (.names)                                            1.014    18.861
n14837.out[0] (.names)                                           0.261    19.122
n14801.in[0] (.names)                                            1.014    20.136
n14801.out[0] (.names)                                           0.261    20.397
n14838.in[0] (.names)                                            1.014    21.411
n14838.out[0] (.names)                                           0.261    21.672
n14779.in[0] (.names)                                            1.014    22.686
n14779.out[0] (.names)                                           0.261    22.947
n14780.in[1] (.names)                                            1.014    23.961
n14780.out[0] (.names)                                           0.261    24.222
n14781.in[0] (.names)                                            1.014    25.235
n14781.out[0] (.names)                                           0.261    25.496
n14782.in[0] (.names)                                            1.014    26.510
n14782.out[0] (.names)                                           0.261    26.771
n14783.in[0] (.names)                                            1.014    27.785
n14783.out[0] (.names)                                           0.261    28.046
n13927.in[0] (.names)                                            1.014    29.060
n13927.out[0] (.names)                                           0.261    29.321
n13928.in[2] (.names)                                            1.014    30.335
n13928.out[0] (.names)                                           0.261    30.596
n13841.in[1] (.names)                                            1.014    31.609
n13841.out[0] (.names)                                           0.261    31.870
n13778.in[1] (.names)                                            1.014    32.884
n13778.out[0] (.names)                                           0.261    33.145
n13779.in[2] (.names)                                            1.014    34.159
n13779.out[0] (.names)                                           0.261    34.420
n13780.in[1] (.names)                                            1.014    35.434
n13780.out[0] (.names)                                           0.261    35.695
n13781.in[0] (.names)                                            1.014    36.709
n13781.out[0] (.names)                                           0.261    36.970
n13818.in[0] (.names)                                            1.014    37.984
n13818.out[0] (.names)                                           0.261    38.245
n13819.in[0] (.names)                                            1.014    39.258
n13819.out[0] (.names)                                           0.261    39.519
n13845.in[1] (.names)                                            1.014    40.533
n13845.out[0] (.names)                                           0.261    40.794
n13787.in[2] (.names)                                            1.014    41.808
n13787.out[0] (.names)                                           0.261    42.069
n597.in[0] (.names)                                              1.014    43.083
n597.out[0] (.names)                                             0.261    43.344
n13846.in[0] (.names)                                            1.014    44.358
n13846.out[0] (.names)                                           0.261    44.619
n13850.in[0] (.names)                                            1.014    45.632
n13850.out[0] (.names)                                           0.261    45.893
n13611.in[0] (.names)                                            1.014    46.907
n13611.out[0] (.names)                                           0.261    47.168
n13852.in[0] (.names)                                            1.014    48.182
n13852.out[0] (.names)                                           0.261    48.443
n13830.in[2] (.names)                                            1.014    49.457
n13830.out[0] (.names)                                           0.261    49.718
n13746.in[0] (.names)                                            1.014    50.732
n13746.out[0] (.names)                                           0.261    50.993
n13816.D[0] (.latch)                                             1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13816.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 28
Startpoint: n410.inpad[0] (.input clocked by pclk)
Endpoint  : n13747.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n410.inpad[0] (.input)                                           0.000     0.000
n13762.in[0] (.names)                                            1.014     1.014
n13762.out[0] (.names)                                           0.261     1.275
n13905.in[1] (.names)                                            1.014     2.289
n13905.out[0] (.names)                                           0.261     2.550
n13908.in[1] (.names)                                            1.014     3.563
n13908.out[0] (.names)                                           0.261     3.824
n13915.in[2] (.names)                                            1.014     4.838
n13915.out[0] (.names)                                           0.261     5.099
n13917.in[0] (.names)                                            1.014     6.113
n13917.out[0] (.names)                                           0.261     6.374
n13759.in[0] (.names)                                            1.014     7.388
n13759.out[0] (.names)                                           0.261     7.649
n14868.in[0] (.names)                                            1.014     8.663
n14868.out[0] (.names)                                           0.261     8.924
n14824.in[0] (.names)                                            1.014     9.938
n14824.out[0] (.names)                                           0.261    10.199
n14827.in[1] (.names)                                            1.014    11.212
n14827.out[0] (.names)                                           0.261    11.473
n14828.in[0] (.names)                                            1.014    12.487
n14828.out[0] (.names)                                           0.261    12.748
n14831.in[1] (.names)                                            1.014    13.762
n14831.out[0] (.names)                                           0.261    14.023
n14833.in[0] (.names)                                            1.014    15.037
n14833.out[0] (.names)                                           0.261    15.298
n14835.in[0] (.names)                                            1.014    16.312
n14835.out[0] (.names)                                           0.261    16.573
n14836.in[0] (.names)                                            1.014    17.586
n14836.out[0] (.names)                                           0.261    17.847
n14837.in[1] (.names)                                            1.014    18.861
n14837.out[0] (.names)                                           0.261    19.122
n14801.in[0] (.names)                                            1.014    20.136
n14801.out[0] (.names)                                           0.261    20.397
n14838.in[0] (.names)                                            1.014    21.411
n14838.out[0] (.names)                                           0.261    21.672
n14779.in[0] (.names)                                            1.014    22.686
n14779.out[0] (.names)                                           0.261    22.947
n14780.in[1] (.names)                                            1.014    23.961
n14780.out[0] (.names)                                           0.261    24.222
n14781.in[0] (.names)                                            1.014    25.235
n14781.out[0] (.names)                                           0.261    25.496
n14782.in[0] (.names)                                            1.014    26.510
n14782.out[0] (.names)                                           0.261    26.771
n14783.in[0] (.names)                                            1.014    27.785
n14783.out[0] (.names)                                           0.261    28.046
n13927.in[0] (.names)                                            1.014    29.060
n13927.out[0] (.names)                                           0.261    29.321
n13928.in[2] (.names)                                            1.014    30.335
n13928.out[0] (.names)                                           0.261    30.596
n13841.in[1] (.names)                                            1.014    31.609
n13841.out[0] (.names)                                           0.261    31.870
n13778.in[1] (.names)                                            1.014    32.884
n13778.out[0] (.names)                                           0.261    33.145
n13779.in[2] (.names)                                            1.014    34.159
n13779.out[0] (.names)                                           0.261    34.420
n13780.in[1] (.names)                                            1.014    35.434
n13780.out[0] (.names)                                           0.261    35.695
n13781.in[0] (.names)                                            1.014    36.709
n13781.out[0] (.names)                                           0.261    36.970
n13818.in[0] (.names)                                            1.014    37.984
n13818.out[0] (.names)                                           0.261    38.245
n13819.in[0] (.names)                                            1.014    39.258
n13819.out[0] (.names)                                           0.261    39.519
n13845.in[1] (.names)                                            1.014    40.533
n13845.out[0] (.names)                                           0.261    40.794
n13787.in[2] (.names)                                            1.014    41.808
n13787.out[0] (.names)                                           0.261    42.069
n597.in[0] (.names)                                              1.014    43.083
n597.out[0] (.names)                                             0.261    43.344
n13846.in[0] (.names)                                            1.014    44.358
n13846.out[0] (.names)                                           0.261    44.619
n13850.in[0] (.names)                                            1.014    45.632
n13850.out[0] (.names)                                           0.261    45.893
n13611.in[0] (.names)                                            1.014    46.907
n13611.out[0] (.names)                                           0.261    47.168
n13852.in[0] (.names)                                            1.014    48.182
n13852.out[0] (.names)                                           0.261    48.443
n13830.in[2] (.names)                                            1.014    49.457
n13830.out[0] (.names)                                           0.261    49.718
n13746.in[0] (.names)                                            1.014    50.732
n13746.out[0] (.names)                                           0.261    50.993
n13747.D[0] (.latch)                                             1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13747.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 29
Startpoint: n410.inpad[0] (.input clocked by pclk)
Endpoint  : n13828.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n410.inpad[0] (.input)                                           0.000     0.000
n13762.in[0] (.names)                                            1.014     1.014
n13762.out[0] (.names)                                           0.261     1.275
n13905.in[1] (.names)                                            1.014     2.289
n13905.out[0] (.names)                                           0.261     2.550
n13908.in[1] (.names)                                            1.014     3.563
n13908.out[0] (.names)                                           0.261     3.824
n13915.in[2] (.names)                                            1.014     4.838
n13915.out[0] (.names)                                           0.261     5.099
n13917.in[0] (.names)                                            1.014     6.113
n13917.out[0] (.names)                                           0.261     6.374
n13759.in[0] (.names)                                            1.014     7.388
n13759.out[0] (.names)                                           0.261     7.649
n14868.in[0] (.names)                                            1.014     8.663
n14868.out[0] (.names)                                           0.261     8.924
n14824.in[0] (.names)                                            1.014     9.938
n14824.out[0] (.names)                                           0.261    10.199
n14827.in[1] (.names)                                            1.014    11.212
n14827.out[0] (.names)                                           0.261    11.473
n14828.in[0] (.names)                                            1.014    12.487
n14828.out[0] (.names)                                           0.261    12.748
n14831.in[1] (.names)                                            1.014    13.762
n14831.out[0] (.names)                                           0.261    14.023
n14833.in[0] (.names)                                            1.014    15.037
n14833.out[0] (.names)                                           0.261    15.298
n14835.in[0] (.names)                                            1.014    16.312
n14835.out[0] (.names)                                           0.261    16.573
n14836.in[0] (.names)                                            1.014    17.586
n14836.out[0] (.names)                                           0.261    17.847
n14837.in[1] (.names)                                            1.014    18.861
n14837.out[0] (.names)                                           0.261    19.122
n14801.in[0] (.names)                                            1.014    20.136
n14801.out[0] (.names)                                           0.261    20.397
n14838.in[0] (.names)                                            1.014    21.411
n14838.out[0] (.names)                                           0.261    21.672
n14779.in[0] (.names)                                            1.014    22.686
n14779.out[0] (.names)                                           0.261    22.947
n14780.in[1] (.names)                                            1.014    23.961
n14780.out[0] (.names)                                           0.261    24.222
n14781.in[0] (.names)                                            1.014    25.235
n14781.out[0] (.names)                                           0.261    25.496
n14782.in[0] (.names)                                            1.014    26.510
n14782.out[0] (.names)                                           0.261    26.771
n14783.in[0] (.names)                                            1.014    27.785
n14783.out[0] (.names)                                           0.261    28.046
n13927.in[0] (.names)                                            1.014    29.060
n13927.out[0] (.names)                                           0.261    29.321
n13928.in[2] (.names)                                            1.014    30.335
n13928.out[0] (.names)                                           0.261    30.596
n13841.in[1] (.names)                                            1.014    31.609
n13841.out[0] (.names)                                           0.261    31.870
n13778.in[1] (.names)                                            1.014    32.884
n13778.out[0] (.names)                                           0.261    33.145
n13779.in[2] (.names)                                            1.014    34.159
n13779.out[0] (.names)                                           0.261    34.420
n13780.in[1] (.names)                                            1.014    35.434
n13780.out[0] (.names)                                           0.261    35.695
n13781.in[0] (.names)                                            1.014    36.709
n13781.out[0] (.names)                                           0.261    36.970
n13818.in[0] (.names)                                            1.014    37.984
n13818.out[0] (.names)                                           0.261    38.245
n13819.in[0] (.names)                                            1.014    39.258
n13819.out[0] (.names)                                           0.261    39.519
n13845.in[1] (.names)                                            1.014    40.533
n13845.out[0] (.names)                                           0.261    40.794
n13787.in[2] (.names)                                            1.014    41.808
n13787.out[0] (.names)                                           0.261    42.069
n597.in[0] (.names)                                              1.014    43.083
n597.out[0] (.names)                                             0.261    43.344
n13846.in[0] (.names)                                            1.014    44.358
n13846.out[0] (.names)                                           0.261    44.619
n13850.in[0] (.names)                                            1.014    45.632
n13850.out[0] (.names)                                           0.261    45.893
n13611.in[0] (.names)                                            1.014    46.907
n13611.out[0] (.names)                                           0.261    47.168
n13852.in[0] (.names)                                            1.014    48.182
n13852.out[0] (.names)                                           0.261    48.443
n13830.in[2] (.names)                                            1.014    49.457
n13830.out[0] (.names)                                           0.261    49.718
n13831.in[0] (.names)                                            1.014    50.732
n13831.out[0] (.names)                                           0.261    50.993
n13828.D[0] (.latch)                                             1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13828.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 30
Startpoint: n410.inpad[0] (.input clocked by pclk)
Endpoint  : n602.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n410.inpad[0] (.input)                                           0.000     0.000
n13762.in[0] (.names)                                            1.014     1.014
n13762.out[0] (.names)                                           0.261     1.275
n13905.in[1] (.names)                                            1.014     2.289
n13905.out[0] (.names)                                           0.261     2.550
n13908.in[1] (.names)                                            1.014     3.563
n13908.out[0] (.names)                                           0.261     3.824
n13915.in[2] (.names)                                            1.014     4.838
n13915.out[0] (.names)                                           0.261     5.099
n13917.in[0] (.names)                                            1.014     6.113
n13917.out[0] (.names)                                           0.261     6.374
n13759.in[0] (.names)                                            1.014     7.388
n13759.out[0] (.names)                                           0.261     7.649
n14868.in[0] (.names)                                            1.014     8.663
n14868.out[0] (.names)                                           0.261     8.924
n14824.in[0] (.names)                                            1.014     9.938
n14824.out[0] (.names)                                           0.261    10.199
n14827.in[1] (.names)                                            1.014    11.212
n14827.out[0] (.names)                                           0.261    11.473
n14828.in[0] (.names)                                            1.014    12.487
n14828.out[0] (.names)                                           0.261    12.748
n14831.in[1] (.names)                                            1.014    13.762
n14831.out[0] (.names)                                           0.261    14.023
n14833.in[0] (.names)                                            1.014    15.037
n14833.out[0] (.names)                                           0.261    15.298
n14835.in[0] (.names)                                            1.014    16.312
n14835.out[0] (.names)                                           0.261    16.573
n14836.in[0] (.names)                                            1.014    17.586
n14836.out[0] (.names)                                           0.261    17.847
n14837.in[1] (.names)                                            1.014    18.861
n14837.out[0] (.names)                                           0.261    19.122
n14801.in[0] (.names)                                            1.014    20.136
n14801.out[0] (.names)                                           0.261    20.397
n14838.in[0] (.names)                                            1.014    21.411
n14838.out[0] (.names)                                           0.261    21.672
n14779.in[0] (.names)                                            1.014    22.686
n14779.out[0] (.names)                                           0.261    22.947
n14780.in[1] (.names)                                            1.014    23.961
n14780.out[0] (.names)                                           0.261    24.222
n14781.in[0] (.names)                                            1.014    25.235
n14781.out[0] (.names)                                           0.261    25.496
n14782.in[0] (.names)                                            1.014    26.510
n14782.out[0] (.names)                                           0.261    26.771
n14783.in[0] (.names)                                            1.014    27.785
n14783.out[0] (.names)                                           0.261    28.046
n13927.in[0] (.names)                                            1.014    29.060
n13927.out[0] (.names)                                           0.261    29.321
n13928.in[2] (.names)                                            1.014    30.335
n13928.out[0] (.names)                                           0.261    30.596
n13841.in[1] (.names)                                            1.014    31.609
n13841.out[0] (.names)                                           0.261    31.870
n13778.in[1] (.names)                                            1.014    32.884
n13778.out[0] (.names)                                           0.261    33.145
n13779.in[2] (.names)                                            1.014    34.159
n13779.out[0] (.names)                                           0.261    34.420
n13780.in[1] (.names)                                            1.014    35.434
n13780.out[0] (.names)                                           0.261    35.695
n13781.in[0] (.names)                                            1.014    36.709
n13781.out[0] (.names)                                           0.261    36.970
n13782.in[0] (.names)                                            1.014    37.984
n13782.out[0] (.names)                                           0.261    38.245
n13783.in[0] (.names)                                            1.014    39.258
n13783.out[0] (.names)                                           0.261    39.519
n13784.in[0] (.names)                                            1.014    40.533
n13784.out[0] (.names)                                           0.261    40.794
n13785.in[0] (.names)                                            1.014    41.808
n13785.out[0] (.names)                                           0.261    42.069
n13788.in[1] (.names)                                            1.014    43.083
n13788.out[0] (.names)                                           0.261    43.344
n13791.in[1] (.names)                                            1.014    44.358
n13791.out[0] (.names)                                           0.261    44.619
n13794.in[0] (.names)                                            1.014    45.632
n13794.out[0] (.names)                                           0.261    45.893
n13792.in[0] (.names)                                            1.014    46.907
n13792.out[0] (.names)                                           0.261    47.168
n13793.in[0] (.names)                                            1.014    48.182
n13793.out[0] (.names)                                           0.261    48.443
n13702.in[0] (.names)                                            1.014    49.457
n13702.out[0] (.names)                                           0.261    49.718
n657.in[0] (.names)                                              1.014    50.732
n657.out[0] (.names)                                             0.261    50.993
n602.D[0] (.latch)                                               1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n602.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 31
Startpoint: n410.inpad[0] (.input clocked by pclk)
Endpoint  : n15708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n410.inpad[0] (.input)                                           0.000     0.000
n13762.in[0] (.names)                                            1.014     1.014
n13762.out[0] (.names)                                           0.261     1.275
n13905.in[1] (.names)                                            1.014     2.289
n13905.out[0] (.names)                                           0.261     2.550
n13908.in[1] (.names)                                            1.014     3.563
n13908.out[0] (.names)                                           0.261     3.824
n13915.in[2] (.names)                                            1.014     4.838
n13915.out[0] (.names)                                           0.261     5.099
n13917.in[0] (.names)                                            1.014     6.113
n13917.out[0] (.names)                                           0.261     6.374
n13759.in[0] (.names)                                            1.014     7.388
n13759.out[0] (.names)                                           0.261     7.649
n13918.in[0] (.names)                                            1.014     8.663
n13918.out[0] (.names)                                           0.261     8.924
n13920.in[1] (.names)                                            1.014     9.938
n13920.out[0] (.names)                                           0.261    10.199
n458.in[0] (.names)                                              1.014    11.212
n458.out[0] (.names)                                             0.261    11.473
n13662.in[1] (.names)                                            1.014    12.487
n13662.out[0] (.names)                                           0.261    12.748
n13666.in[1] (.names)                                            1.014    13.762
n13666.out[0] (.names)                                           0.261    14.023
n13667.in[1] (.names)                                            1.014    15.037
n13667.out[0] (.names)                                           0.261    15.298
n13670.in[0] (.names)                                            1.014    16.312
n13670.out[0] (.names)                                           0.261    16.573
n13672.in[3] (.names)                                            1.014    17.586
n13672.out[0] (.names)                                           0.261    17.847
n13673.in[0] (.names)                                            1.014    18.861
n13673.out[0] (.names)                                           0.261    19.122
n13674.in[0] (.names)                                            1.014    20.136
n13674.out[0] (.names)                                           0.261    20.397
n13675.in[0] (.names)                                            1.014    21.411
n13675.out[0] (.names)                                           0.261    21.672
n15572.in[2] (.names)                                            1.014    22.686
n15572.out[0] (.names)                                           0.261    22.947
n15573.in[0] (.names)                                            1.014    23.961
n15573.out[0] (.names)                                           0.261    24.222
n15576.in[1] (.names)                                            1.014    25.235
n15576.out[0] (.names)                                           0.261    25.496
n15578.in[1] (.names)                                            1.014    26.510
n15578.out[0] (.names)                                           0.261    26.771
n15579.in[0] (.names)                                            1.014    27.785
n15579.out[0] (.names)                                           0.261    28.046
n15637.in[0] (.names)                                            1.014    29.060
n15637.out[0] (.names)                                           0.261    29.321
n15630.in[0] (.names)                                            1.014    30.335
n15630.out[0] (.names)                                           0.261    30.596
n15631.in[0] (.names)                                            1.014    31.609
n15631.out[0] (.names)                                           0.261    31.870
n15632.in[0] (.names)                                            1.014    32.884
n15632.out[0] (.names)                                           0.261    33.145
n15653.in[0] (.names)                                            1.014    34.159
n15653.out[0] (.names)                                           0.261    34.420
n15654.in[0] (.names)                                            1.014    35.434
n15654.out[0] (.names)                                           0.261    35.695
n14971.in[1] (.names)                                            1.014    36.709
n14971.out[0] (.names)                                           0.261    36.970
n15655.in[2] (.names)                                            1.014    37.984
n15655.out[0] (.names)                                           0.261    38.245
n15656.in[0] (.names)                                            1.014    39.258
n15656.out[0] (.names)                                           0.261    39.519
n15533.in[3] (.names)                                            1.014    40.533
n15533.out[0] (.names)                                           0.261    40.794
n15658.in[0] (.names)                                            1.014    41.808
n15658.out[0] (.names)                                           0.261    42.069
n15659.in[1] (.names)                                            1.014    43.083
n15659.out[0] (.names)                                           0.261    43.344
n15534.in[0] (.names)                                            1.014    44.358
n15534.out[0] (.names)                                           0.261    44.619
n15660.in[0] (.names)                                            1.014    45.632
n15660.out[0] (.names)                                           0.261    45.893
n15822.in[1] (.names)                                            1.014    46.907
n15822.out[0] (.names)                                           0.261    47.168
n15502.in[1] (.names)                                            1.014    48.182
n15502.out[0] (.names)                                           0.261    48.443
n15827.in[0] (.names)                                            1.014    49.457
n15827.out[0] (.names)                                           0.261    49.718
n15856.in[2] (.names)                                            1.014    50.732
n15856.out[0] (.names)                                           0.261    50.993
n15708.D[0] (.latch)                                             1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15708.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 32
Startpoint: n410.inpad[0] (.input clocked by pclk)
Endpoint  : n2822.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n410.inpad[0] (.input)                                           0.000     0.000
n13762.in[0] (.names)                                            1.014     1.014
n13762.out[0] (.names)                                           0.261     1.275
n13905.in[1] (.names)                                            1.014     2.289
n13905.out[0] (.names)                                           0.261     2.550
n13908.in[1] (.names)                                            1.014     3.563
n13908.out[0] (.names)                                           0.261     3.824
n13915.in[2] (.names)                                            1.014     4.838
n13915.out[0] (.names)                                           0.261     5.099
n13917.in[0] (.names)                                            1.014     6.113
n13917.out[0] (.names)                                           0.261     6.374
n13759.in[0] (.names)                                            1.014     7.388
n13759.out[0] (.names)                                           0.261     7.649
n13918.in[0] (.names)                                            1.014     8.663
n13918.out[0] (.names)                                           0.261     8.924
n13920.in[1] (.names)                                            1.014     9.938
n13920.out[0] (.names)                                           0.261    10.199
n458.in[0] (.names)                                              1.014    11.212
n458.out[0] (.names)                                             0.261    11.473
n13886.in[1] (.names)                                            1.014    12.487
n13886.out[0] (.names)                                           0.261    12.748
n13945.in[2] (.names)                                            1.014    13.762
n13945.out[0] (.names)                                           0.261    14.023
n13946.in[0] (.names)                                            1.014    15.037
n13946.out[0] (.names)                                           0.261    15.298
n13947.in[0] (.names)                                            1.014    16.312
n13947.out[0] (.names)                                           0.261    16.573
n13949.in[0] (.names)                                            1.014    17.586
n13949.out[0] (.names)                                           0.261    17.847
n13950.in[0] (.names)                                            1.014    18.861
n13950.out[0] (.names)                                           0.261    19.122
n13943.in[0] (.names)                                            1.014    20.136
n13943.out[0] (.names)                                           0.261    20.397
n13649.in[1] (.names)                                            1.014    21.411
n13649.out[0] (.names)                                           0.261    21.672
n13857.in[1] (.names)                                            1.014    22.686
n13857.out[0] (.names)                                           0.261    22.947
n13859.in[0] (.names)                                            1.014    23.961
n13859.out[0] (.names)                                           0.261    24.222
n13866.in[1] (.names)                                            1.014    25.235
n13866.out[0] (.names)                                           0.261    25.496
n13867.in[1] (.names)                                            1.014    26.510
n13867.out[0] (.names)                                           0.261    26.771
n13873.in[1] (.names)                                            1.014    27.785
n13873.out[0] (.names)                                           0.261    28.046
n13870.in[0] (.names)                                            1.014    29.060
n13870.out[0] (.names)                                           0.261    29.321
n13874.in[0] (.names)                                            1.014    30.335
n13874.out[0] (.names)                                           0.261    30.596
n13875.in[0] (.names)                                            1.014    31.609
n13875.out[0] (.names)                                           0.261    31.870
n13876.in[0] (.names)                                            1.014    32.884
n13876.out[0] (.names)                                           0.261    33.145
n13880.in[0] (.names)                                            1.014    34.159
n13880.out[0] (.names)                                           0.261    34.420
n13881.in[2] (.names)                                            1.014    35.434
n13881.out[0] (.names)                                           0.261    35.695
n13736.in[2] (.names)                                            1.014    36.709
n13736.out[0] (.names)                                           0.261    36.970
n13877.in[0] (.names)                                            1.014    37.984
n13877.out[0] (.names)                                           0.261    38.245
n13878.in[0] (.names)                                            1.014    39.258
n13878.out[0] (.names)                                           0.261    39.519
n13602.in[1] (.names)                                            1.014    40.533
n13602.out[0] (.names)                                           0.261    40.794
n14688.in[0] (.names)                                            1.014    41.808
n14688.out[0] (.names)                                           0.261    42.069
n14689.in[0] (.names)                                            1.014    43.083
n14689.out[0] (.names)                                           0.261    43.344
n13718.in[0] (.names)                                            1.014    44.358
n13718.out[0] (.names)                                           0.261    44.619
n14690.in[0] (.names)                                            1.014    45.632
n14690.out[0] (.names)                                           0.261    45.893
n13724.in[0] (.names)                                            1.014    46.907
n13724.out[0] (.names)                                           0.261    47.168
n14691.in[0] (.names)                                            1.014    48.182
n14691.out[0] (.names)                                           0.261    48.443
n13710.in[0] (.names)                                            1.014    49.457
n13710.out[0] (.names)                                           0.261    49.718
n13729.in[0] (.names)                                            1.014    50.732
n13729.out[0] (.names)                                           0.261    50.993
n2822.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2822.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 33
Startpoint: n203.inpad[0] (.input clocked by pclk)
Endpoint  : n8167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n203.inpad[0] (.input)                                           0.000     0.000
n13242.in[0] (.names)                                            1.014     1.014
n13242.out[0] (.names)                                           0.261     1.275
n13232.in[0] (.names)                                            1.014     2.289
n13232.out[0] (.names)                                           0.261     2.550
n13158.in[0] (.names)                                            1.014     3.563
n13158.out[0] (.names)                                           0.261     3.824
n13234.in[1] (.names)                                            1.014     4.838
n13234.out[0] (.names)                                           0.261     5.099
n13235.in[0] (.names)                                            1.014     6.113
n13235.out[0] (.names)                                           0.261     6.374
n13236.in[0] (.names)                                            1.014     7.388
n13236.out[0] (.names)                                           0.261     7.649
n13237.in[0] (.names)                                            1.014     8.663
n13237.out[0] (.names)                                           0.261     8.924
n13238.in[0] (.names)                                            1.014     9.938
n13238.out[0] (.names)                                           0.261    10.199
n13239.in[0] (.names)                                            1.014    11.212
n13239.out[0] (.names)                                           0.261    11.473
n13241.in[1] (.names)                                            1.014    12.487
n13241.out[0] (.names)                                           0.261    12.748
n6166.in[1] (.names)                                             1.014    13.762
n6166.out[0] (.names)                                            0.261    14.023
n8429.in[2] (.names)                                             1.014    15.037
n8429.out[0] (.names)                                            0.261    15.298
n8430.in[1] (.names)                                             1.014    16.312
n8430.out[0] (.names)                                            0.261    16.573
n8354.in[0] (.names)                                             1.014    17.586
n8354.out[0] (.names)                                            0.261    17.847
n8355.in[0] (.names)                                             1.014    18.861
n8355.out[0] (.names)                                            0.261    19.122
n8357.in[1] (.names)                                             1.014    20.136
n8357.out[0] (.names)                                            0.261    20.397
n8358.in[1] (.names)                                             1.014    21.411
n8358.out[0] (.names)                                            0.261    21.672
n8346.in[0] (.names)                                             1.014    22.686
n8346.out[0] (.names)                                            0.261    22.947
n8359.in[0] (.names)                                             1.014    23.961
n8359.out[0] (.names)                                            0.261    24.222
n8360.in[0] (.names)                                             1.014    25.235
n8360.out[0] (.names)                                            0.261    25.496
n8361.in[1] (.names)                                             1.014    26.510
n8361.out[0] (.names)                                            0.261    26.771
n8363.in[1] (.names)                                             1.014    27.785
n8363.out[0] (.names)                                            0.261    28.046
n8364.in[2] (.names)                                             1.014    29.060
n8364.out[0] (.names)                                            0.261    29.321
n8331.in[0] (.names)                                             1.014    30.335
n8331.out[0] (.names)                                            0.261    30.596
n8332.in[1] (.names)                                             1.014    31.609
n8332.out[0] (.names)                                            0.261    31.870
n8324.in[0] (.names)                                             1.014    32.884
n8324.out[0] (.names)                                            0.261    33.145
n8325.in[2] (.names)                                             1.014    34.159
n8325.out[0] (.names)                                            0.261    34.420
n8329.in[1] (.names)                                             1.014    35.434
n8329.out[0] (.names)                                            0.261    35.695
n8337.in[0] (.names)                                             1.014    36.709
n8337.out[0] (.names)                                            0.261    36.970
n8338.in[0] (.names)                                             1.014    37.984
n8338.out[0] (.names)                                            0.261    38.245
n8208.in[1] (.names)                                             1.014    39.258
n8208.out[0] (.names)                                            0.261    39.519
n8381.in[2] (.names)                                             1.014    40.533
n8381.out[0] (.names)                                            0.261    40.794
n8383.in[1] (.names)                                             1.014    41.808
n8383.out[0] (.names)                                            0.261    42.069
n8384.in[0] (.names)                                             1.014    43.083
n8384.out[0] (.names)                                            0.261    43.344
n8266.in[0] (.names)                                             1.014    44.358
n8266.out[0] (.names)                                            0.261    44.619
n8226.in[0] (.names)                                             1.014    45.632
n8226.out[0] (.names)                                            0.261    45.893
n8284.in[2] (.names)                                             1.014    46.907
n8284.out[0] (.names)                                            0.261    47.168
n8372.in[0] (.names)                                             1.014    48.182
n8372.out[0] (.names)                                            0.261    48.443
n8291.in[0] (.names)                                             1.014    49.457
n8291.out[0] (.names)                                            0.261    49.718
n8166.in[0] (.names)                                             1.014    50.732
n8166.out[0] (.names)                                            0.261    50.993
n8167.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8167.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 34
Startpoint: n9095.Q[0] (.latch clocked by pclk)
Endpoint  : n8924.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9095.clk[0] (.latch)                                            1.014     1.014
n9095.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9800.in[1] (.names)                                             1.014     2.070
n9800.out[0] (.names)                                            0.261     2.331
n9824.in[0] (.names)                                             1.014     3.344
n9824.out[0] (.names)                                            0.261     3.605
n9782.in[0] (.names)                                             1.014     4.619
n9782.out[0] (.names)                                            0.261     4.880
n9798.in[0] (.names)                                             1.014     5.894
n9798.out[0] (.names)                                            0.261     6.155
n9805.in[0] (.names)                                             1.014     7.169
n9805.out[0] (.names)                                            0.261     7.430
n9806.in[0] (.names)                                             1.014     8.444
n9806.out[0] (.names)                                            0.261     8.705
n9807.in[0] (.names)                                             1.014     9.719
n9807.out[0] (.names)                                            0.261     9.980
n9808.in[0] (.names)                                             1.014    10.993
n9808.out[0] (.names)                                            0.261    11.254
n9196.in[2] (.names)                                             1.014    12.268
n9196.out[0] (.names)                                            0.261    12.529
n9809.in[1] (.names)                                             1.014    13.543
n9809.out[0] (.names)                                            0.261    13.804
n9810.in[0] (.names)                                             1.014    14.818
n9810.out[0] (.names)                                            0.261    15.079
n9721.in[0] (.names)                                             1.014    16.093
n9721.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9762.in[1] (.names)                                             1.014    18.642
n9762.out[0] (.names)                                            0.261    18.903
n9768.in[2] (.names)                                             1.014    19.917
n9768.out[0] (.names)                                            0.261    20.178
n9779.in[0] (.names)                                             1.014    21.192
n9779.out[0] (.names)                                            0.261    21.453
n9780.in[1] (.names)                                             1.014    22.467
n9780.out[0] (.names)                                            0.261    22.728
n9758.in[1] (.names)                                             1.014    23.742
n9758.out[0] (.names)                                            0.261    24.003
n9759.in[1] (.names)                                             1.014    25.016
n9759.out[0] (.names)                                            0.261    25.277
n9764.in[3] (.names)                                             1.014    26.291
n9764.out[0] (.names)                                            0.261    26.552
n9777.in[0] (.names)                                             1.014    27.566
n9777.out[0] (.names)                                            0.261    27.827
n9778.in[1] (.names)                                             1.014    28.841
n9778.out[0] (.names)                                            0.261    29.102
n8777.in[0] (.names)                                             1.014    30.116
n8777.out[0] (.names)                                            0.261    30.377
n8778.in[0] (.names)                                             1.014    31.390
n8778.out[0] (.names)                                            0.261    31.651
n8779.in[1] (.names)                                             1.014    32.665
n8779.out[0] (.names)                                            0.261    32.926
n8780.in[1] (.names)                                             1.014    33.940
n8780.out[0] (.names)                                            0.261    34.201
n8756.in[0] (.names)                                             1.014    35.215
n8756.out[0] (.names)                                            0.261    35.476
n8758.in[0] (.names)                                             1.014    36.490
n8758.out[0] (.names)                                            0.261    36.751
n8760.in[0] (.names)                                             1.014    37.765
n8760.out[0] (.names)                                            0.261    38.026
n8923.in[0] (.names)                                             1.014    39.039
n8923.out[0] (.names)                                            0.261    39.300
n8925.in[0] (.names)                                             1.014    40.314
n8925.out[0] (.names)                                            0.261    40.575
n8928.in[1] (.names)                                             1.014    41.589
n8928.out[0] (.names)                                            0.261    41.850
n8818.in[1] (.names)                                             1.014    42.864
n8818.out[0] (.names)                                            0.261    43.125
n8929.in[0] (.names)                                             1.014    44.139
n8929.out[0] (.names)                                            0.261    44.400
n8930.in[0] (.names)                                             1.014    45.413
n8930.out[0] (.names)                                            0.261    45.674
n8932.in[0] (.names)                                             1.014    46.688
n8932.out[0] (.names)                                            0.261    46.949
n8297.in[0] (.names)                                             1.014    47.963
n8297.out[0] (.names)                                            0.261    48.224
n8909.in[1] (.names)                                             1.014    49.238
n8909.out[0] (.names)                                            0.261    49.499
n8934.in[2] (.names)                                             1.014    50.513
n8934.out[0] (.names)                                            0.261    50.774
n8924.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8924.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n9095.Q[0] (.latch clocked by pclk)
Endpoint  : n9119.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9095.clk[0] (.latch)                                            1.014     1.014
n9095.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9800.in[1] (.names)                                             1.014     2.070
n9800.out[0] (.names)                                            0.261     2.331
n9824.in[0] (.names)                                             1.014     3.344
n9824.out[0] (.names)                                            0.261     3.605
n9782.in[0] (.names)                                             1.014     4.619
n9782.out[0] (.names)                                            0.261     4.880
n9798.in[0] (.names)                                             1.014     5.894
n9798.out[0] (.names)                                            0.261     6.155
n9805.in[0] (.names)                                             1.014     7.169
n9805.out[0] (.names)                                            0.261     7.430
n9806.in[0] (.names)                                             1.014     8.444
n9806.out[0] (.names)                                            0.261     8.705
n9807.in[0] (.names)                                             1.014     9.719
n9807.out[0] (.names)                                            0.261     9.980
n9808.in[0] (.names)                                             1.014    10.993
n9808.out[0] (.names)                                            0.261    11.254
n9196.in[2] (.names)                                             1.014    12.268
n9196.out[0] (.names)                                            0.261    12.529
n9809.in[1] (.names)                                             1.014    13.543
n9809.out[0] (.names)                                            0.261    13.804
n9810.in[0] (.names)                                             1.014    14.818
n9810.out[0] (.names)                                            0.261    15.079
n9721.in[0] (.names)                                             1.014    16.093
n9721.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9762.in[1] (.names)                                             1.014    18.642
n9762.out[0] (.names)                                            0.261    18.903
n9768.in[2] (.names)                                             1.014    19.917
n9768.out[0] (.names)                                            0.261    20.178
n9779.in[0] (.names)                                             1.014    21.192
n9779.out[0] (.names)                                            0.261    21.453
n9780.in[1] (.names)                                             1.014    22.467
n9780.out[0] (.names)                                            0.261    22.728
n9758.in[1] (.names)                                             1.014    23.742
n9758.out[0] (.names)                                            0.261    24.003
n9759.in[1] (.names)                                             1.014    25.016
n9759.out[0] (.names)                                            0.261    25.277
n9764.in[3] (.names)                                             1.014    26.291
n9764.out[0] (.names)                                            0.261    26.552
n9777.in[0] (.names)                                             1.014    27.566
n9777.out[0] (.names)                                            0.261    27.827
n9778.in[1] (.names)                                             1.014    28.841
n9778.out[0] (.names)                                            0.261    29.102
n8777.in[0] (.names)                                             1.014    30.116
n8777.out[0] (.names)                                            0.261    30.377
n9935.in[0] (.names)                                             1.014    31.390
n9935.out[0] (.names)                                            0.261    31.651
n9936.in[0] (.names)                                             1.014    32.665
n9936.out[0] (.names)                                            0.261    32.926
n9937.in[0] (.names)                                             1.014    33.940
n9937.out[0] (.names)                                            0.261    34.201
n9938.in[1] (.names)                                             1.014    35.215
n9938.out[0] (.names)                                            0.261    35.476
n9939.in[0] (.names)                                             1.014    36.490
n9939.out[0] (.names)                                            0.261    36.751
n9940.in[0] (.names)                                             1.014    37.765
n9940.out[0] (.names)                                            0.261    38.026
n9944.in[1] (.names)                                             1.014    39.039
n9944.out[0] (.names)                                            0.261    39.300
n9947.in[3] (.names)                                             1.014    40.314
n9947.out[0] (.names)                                            0.261    40.575
n9949.in[2] (.names)                                             1.014    41.589
n9949.out[0] (.names)                                            0.261    41.850
n9950.in[0] (.names)                                             1.014    42.864
n9950.out[0] (.names)                                            0.261    43.125
n9952.in[0] (.names)                                             1.014    44.139
n9952.out[0] (.names)                                            0.261    44.400
n9953.in[0] (.names)                                             1.014    45.413
n9953.out[0] (.names)                                            0.261    45.674
n9956.in[1] (.names)                                             1.014    46.688
n9956.out[0] (.names)                                            0.261    46.949
n9877.in[0] (.names)                                             1.014    47.963
n9877.out[0] (.names)                                            0.261    48.224
n9878.in[1] (.names)                                             1.014    49.238
n9878.out[0] (.names)                                            0.261    49.499
n9118.in[0] (.names)                                             1.014    50.513
n9118.out[0] (.names)                                            0.261    50.774
n9119.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9119.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n9095.Q[0] (.latch clocked by pclk)
Endpoint  : n9879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9095.clk[0] (.latch)                                            1.014     1.014
n9095.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9800.in[1] (.names)                                             1.014     2.070
n9800.out[0] (.names)                                            0.261     2.331
n9824.in[0] (.names)                                             1.014     3.344
n9824.out[0] (.names)                                            0.261     3.605
n9782.in[0] (.names)                                             1.014     4.619
n9782.out[0] (.names)                                            0.261     4.880
n9798.in[0] (.names)                                             1.014     5.894
n9798.out[0] (.names)                                            0.261     6.155
n9805.in[0] (.names)                                             1.014     7.169
n9805.out[0] (.names)                                            0.261     7.430
n9806.in[0] (.names)                                             1.014     8.444
n9806.out[0] (.names)                                            0.261     8.705
n9807.in[0] (.names)                                             1.014     9.719
n9807.out[0] (.names)                                            0.261     9.980
n9808.in[0] (.names)                                             1.014    10.993
n9808.out[0] (.names)                                            0.261    11.254
n9196.in[2] (.names)                                             1.014    12.268
n9196.out[0] (.names)                                            0.261    12.529
n9809.in[1] (.names)                                             1.014    13.543
n9809.out[0] (.names)                                            0.261    13.804
n9810.in[0] (.names)                                             1.014    14.818
n9810.out[0] (.names)                                            0.261    15.079
n9721.in[0] (.names)                                             1.014    16.093
n9721.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9762.in[1] (.names)                                             1.014    18.642
n9762.out[0] (.names)                                            0.261    18.903
n9768.in[2] (.names)                                             1.014    19.917
n9768.out[0] (.names)                                            0.261    20.178
n9779.in[0] (.names)                                             1.014    21.192
n9779.out[0] (.names)                                            0.261    21.453
n9780.in[1] (.names)                                             1.014    22.467
n9780.out[0] (.names)                                            0.261    22.728
n9758.in[1] (.names)                                             1.014    23.742
n9758.out[0] (.names)                                            0.261    24.003
n9759.in[1] (.names)                                             1.014    25.016
n9759.out[0] (.names)                                            0.261    25.277
n9764.in[3] (.names)                                             1.014    26.291
n9764.out[0] (.names)                                            0.261    26.552
n9777.in[0] (.names)                                             1.014    27.566
n9777.out[0] (.names)                                            0.261    27.827
n9778.in[1] (.names)                                             1.014    28.841
n9778.out[0] (.names)                                            0.261    29.102
n8777.in[0] (.names)                                             1.014    30.116
n8777.out[0] (.names)                                            0.261    30.377
n9935.in[0] (.names)                                             1.014    31.390
n9935.out[0] (.names)                                            0.261    31.651
n9936.in[0] (.names)                                             1.014    32.665
n9936.out[0] (.names)                                            0.261    32.926
n9937.in[0] (.names)                                             1.014    33.940
n9937.out[0] (.names)                                            0.261    34.201
n9938.in[1] (.names)                                             1.014    35.215
n9938.out[0] (.names)                                            0.261    35.476
n9939.in[0] (.names)                                             1.014    36.490
n9939.out[0] (.names)                                            0.261    36.751
n9940.in[0] (.names)                                             1.014    37.765
n9940.out[0] (.names)                                            0.261    38.026
n9944.in[1] (.names)                                             1.014    39.039
n9944.out[0] (.names)                                            0.261    39.300
n9947.in[3] (.names)                                             1.014    40.314
n9947.out[0] (.names)                                            0.261    40.575
n9949.in[2] (.names)                                             1.014    41.589
n9949.out[0] (.names)                                            0.261    41.850
n9950.in[0] (.names)                                             1.014    42.864
n9950.out[0] (.names)                                            0.261    43.125
n9952.in[0] (.names)                                             1.014    44.139
n9952.out[0] (.names)                                            0.261    44.400
n9953.in[0] (.names)                                             1.014    45.413
n9953.out[0] (.names)                                            0.261    45.674
n9956.in[1] (.names)                                             1.014    46.688
n9956.out[0] (.names)                                            0.261    46.949
n9877.in[0] (.names)                                             1.014    47.963
n9877.out[0] (.names)                                            0.261    48.224
n9878.in[1] (.names)                                             1.014    49.238
n9878.out[0] (.names)                                            0.261    49.499
n9118.in[0] (.names)                                             1.014    50.513
n9118.out[0] (.names)                                            0.261    50.774
n9879.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9879.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n6112.Q[0] (.latch clocked by pclk)
Endpoint  : n470.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
n6112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6070.in[0] (.names)                                             1.014     2.070
n6070.out[0] (.names)                                            0.261     2.331
n6071.in[0] (.names)                                             1.014     3.344
n6071.out[0] (.names)                                            0.261     3.605
n6073.in[1] (.names)                                             1.014     4.619
n6073.out[0] (.names)                                            0.261     4.880
n6074.in[0] (.names)                                             1.014     5.894
n6074.out[0] (.names)                                            0.261     6.155
n6075.in[0] (.names)                                             1.014     7.169
n6075.out[0] (.names)                                            0.261     7.430
n6087.in[0] (.names)                                             1.014     8.444
n6087.out[0] (.names)                                            0.261     8.705
n6089.in[0] (.names)                                             1.014     9.719
n6089.out[0] (.names)                                            0.261     9.980
n6090.in[0] (.names)                                             1.014    10.993
n6090.out[0] (.names)                                            0.261    11.254
n6080.in[0] (.names)                                             1.014    12.268
n6080.out[0] (.names)                                            0.261    12.529
n6077.in[0] (.names)                                             1.014    13.543
n6077.out[0] (.names)                                            0.261    13.804
n6078.in[0] (.names)                                             1.014    14.818
n6078.out[0] (.names)                                            0.261    15.079
n6079.in[1] (.names)                                             1.014    16.093
n6079.out[0] (.names)                                            0.261    16.354
n6082.in[1] (.names)                                             1.014    17.367
n6082.out[0] (.names)                                            0.261    17.628
n6085.in[1] (.names)                                             1.014    18.642
n6085.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6146.in[1] (.names)                                             1.014    21.192
n6146.out[0] (.names)                                            0.261    21.453
n6582.in[2] (.names)                                             1.014    22.467
n6582.out[0] (.names)                                            0.261    22.728
n6590.in[2] (.names)                                             1.014    23.742
n6590.out[0] (.names)                                            0.261    24.003
n6591.in[0] (.names)                                             1.014    25.016
n6591.out[0] (.names)                                            0.261    25.277
n6472.in[0] (.names)                                             1.014    26.291
n6472.out[0] (.names)                                            0.261    26.552
n6473.in[1] (.names)                                             1.014    27.566
n6473.out[0] (.names)                                            0.261    27.827
n6474.in[1] (.names)                                             1.014    28.841
n6474.out[0] (.names)                                            0.261    29.102
n6477.in[0] (.names)                                             1.014    30.116
n6477.out[0] (.names)                                            0.261    30.377
n6478.in[2] (.names)                                             1.014    31.390
n6478.out[0] (.names)                                            0.261    31.651
n6479.in[0] (.names)                                             1.014    32.665
n6479.out[0] (.names)                                            0.261    32.926
n6487.in[0] (.names)                                             1.014    33.940
n6487.out[0] (.names)                                            0.261    34.201
n6489.in[1] (.names)                                             1.014    35.215
n6489.out[0] (.names)                                            0.261    35.476
n6485.in[0] (.names)                                             1.014    36.490
n6485.out[0] (.names)                                            0.261    36.751
n6490.in[0] (.names)                                             1.014    37.765
n6490.out[0] (.names)                                            0.261    38.026
n6488.in[0] (.names)                                             1.014    39.039
n6488.out[0] (.names)                                            0.261    39.300
n6483.in[0] (.names)                                             1.014    40.314
n6483.out[0] (.names)                                            0.261    40.575
n6482.in[0] (.names)                                             1.014    41.589
n6482.out[0] (.names)                                            0.261    41.850
n6046.in[0] (.names)                                             1.014    42.864
n6046.out[0] (.names)                                            0.261    43.125
n6452.in[1] (.names)                                             1.014    44.139
n6452.out[0] (.names)                                            0.261    44.400
n6525.in[0] (.names)                                             1.014    45.413
n6525.out[0] (.names)                                            0.261    45.674
n6528.in[1] (.names)                                             1.014    46.688
n6528.out[0] (.names)                                            0.261    46.949
n6530.in[1] (.names)                                             1.014    47.963
n6530.out[0] (.names)                                            0.261    48.224
n6031.in[1] (.names)                                             1.014    49.238
n6031.out[0] (.names)                                            0.261    49.499
n6043.in[1] (.names)                                             1.014    50.513
n6043.out[0] (.names)                                            0.261    50.774
n470.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n470.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n6112.Q[0] (.latch clocked by pclk)
Endpoint  : n6038.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
n6112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6070.in[0] (.names)                                             1.014     2.070
n6070.out[0] (.names)                                            0.261     2.331
n6071.in[0] (.names)                                             1.014     3.344
n6071.out[0] (.names)                                            0.261     3.605
n6073.in[1] (.names)                                             1.014     4.619
n6073.out[0] (.names)                                            0.261     4.880
n6074.in[0] (.names)                                             1.014     5.894
n6074.out[0] (.names)                                            0.261     6.155
n6075.in[0] (.names)                                             1.014     7.169
n6075.out[0] (.names)                                            0.261     7.430
n6087.in[0] (.names)                                             1.014     8.444
n6087.out[0] (.names)                                            0.261     8.705
n6089.in[0] (.names)                                             1.014     9.719
n6089.out[0] (.names)                                            0.261     9.980
n6090.in[0] (.names)                                             1.014    10.993
n6090.out[0] (.names)                                            0.261    11.254
n6080.in[0] (.names)                                             1.014    12.268
n6080.out[0] (.names)                                            0.261    12.529
n6077.in[0] (.names)                                             1.014    13.543
n6077.out[0] (.names)                                            0.261    13.804
n6078.in[0] (.names)                                             1.014    14.818
n6078.out[0] (.names)                                            0.261    15.079
n6079.in[1] (.names)                                             1.014    16.093
n6079.out[0] (.names)                                            0.261    16.354
n6082.in[1] (.names)                                             1.014    17.367
n6082.out[0] (.names)                                            0.261    17.628
n6085.in[1] (.names)                                             1.014    18.642
n6085.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6146.in[1] (.names)                                             1.014    21.192
n6146.out[0] (.names)                                            0.261    21.453
n6582.in[2] (.names)                                             1.014    22.467
n6582.out[0] (.names)                                            0.261    22.728
n6590.in[2] (.names)                                             1.014    23.742
n6590.out[0] (.names)                                            0.261    24.003
n6591.in[0] (.names)                                             1.014    25.016
n6591.out[0] (.names)                                            0.261    25.277
n6472.in[0] (.names)                                             1.014    26.291
n6472.out[0] (.names)                                            0.261    26.552
n6473.in[1] (.names)                                             1.014    27.566
n6473.out[0] (.names)                                            0.261    27.827
n6474.in[1] (.names)                                             1.014    28.841
n6474.out[0] (.names)                                            0.261    29.102
n6477.in[0] (.names)                                             1.014    30.116
n6477.out[0] (.names)                                            0.261    30.377
n6478.in[2] (.names)                                             1.014    31.390
n6478.out[0] (.names)                                            0.261    31.651
n6479.in[0] (.names)                                             1.014    32.665
n6479.out[0] (.names)                                            0.261    32.926
n6487.in[0] (.names)                                             1.014    33.940
n6487.out[0] (.names)                                            0.261    34.201
n6489.in[1] (.names)                                             1.014    35.215
n6489.out[0] (.names)                                            0.261    35.476
n6485.in[0] (.names)                                             1.014    36.490
n6485.out[0] (.names)                                            0.261    36.751
n6490.in[0] (.names)                                             1.014    37.765
n6490.out[0] (.names)                                            0.261    38.026
n6488.in[0] (.names)                                             1.014    39.039
n6488.out[0] (.names)                                            0.261    39.300
n6483.in[0] (.names)                                             1.014    40.314
n6483.out[0] (.names)                                            0.261    40.575
n6482.in[0] (.names)                                             1.014    41.589
n6482.out[0] (.names)                                            0.261    41.850
n6401.in[0] (.names)                                             1.014    42.864
n6401.out[0] (.names)                                            0.261    43.125
n6491.in[0] (.names)                                             1.014    44.139
n6491.out[0] (.names)                                            0.261    44.400
n6492.in[1] (.names)                                             1.014    45.413
n6492.out[0] (.names)                                            0.261    45.674
n6493.in[0] (.names)                                             1.014    46.688
n6493.out[0] (.names)                                            0.261    46.949
n6004.in[0] (.names)                                             1.014    47.963
n6004.out[0] (.names)                                            0.261    48.224
n6035.in[1] (.names)                                             1.014    49.238
n6035.out[0] (.names)                                            0.261    49.499
n6037.in[0] (.names)                                             1.014    50.513
n6037.out[0] (.names)                                            0.261    50.774
n6038.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6038.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 39
Startpoint: n3876.Q[0] (.latch clocked by pclk)
Endpoint  : n4164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3876.clk[0] (.latch)                                            1.014     1.014
n3876.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3877.in[0] (.names)                                             1.014     2.070
n3877.out[0] (.names)                                            0.261     2.331
n3880.in[0] (.names)                                             1.014     3.344
n3880.out[0] (.names)                                            0.261     3.605
n3882.in[3] (.names)                                             1.014     4.619
n3882.out[0] (.names)                                            0.261     4.880
n3883.in[0] (.names)                                             1.014     5.894
n3883.out[0] (.names)                                            0.261     6.155
n3884.in[0] (.names)                                             1.014     7.169
n3884.out[0] (.names)                                            0.261     7.430
n3886.in[0] (.names)                                             1.014     8.444
n3886.out[0] (.names)                                            0.261     8.705
n3888.in[2] (.names)                                             1.014     9.719
n3888.out[0] (.names)                                            0.261     9.980
n3891.in[0] (.names)                                             1.014    10.993
n3891.out[0] (.names)                                            0.261    11.254
n3892.in[0] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n4345.in[2] (.names)                                             1.014    13.543
n4345.out[0] (.names)                                            0.261    13.804
n4346.in[1] (.names)                                             1.014    14.818
n4346.out[0] (.names)                                            0.261    15.079
n4303.in[0] (.names)                                             1.014    16.093
n4303.out[0] (.names)                                            0.261    16.354
n4348.in[2] (.names)                                             1.014    17.367
n4348.out[0] (.names)                                            0.261    17.628
n4381.in[1] (.names)                                             1.014    18.642
n4381.out[0] (.names)                                            0.261    18.903
n4270.in[0] (.names)                                             1.014    19.917
n4270.out[0] (.names)                                            0.261    20.178
n4271.in[1] (.names)                                             1.014    21.192
n4271.out[0] (.names)                                            0.261    21.453
n4272.in[2] (.names)                                             1.014    22.467
n4272.out[0] (.names)                                            0.261    22.728
n4273.in[1] (.names)                                             1.014    23.742
n4273.out[0] (.names)                                            0.261    24.003
n4209.in[1] (.names)                                             1.014    25.016
n4209.out[0] (.names)                                            0.261    25.277
n4130.in[0] (.names)                                             1.014    26.291
n4130.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4169.in[0] (.names)                                             1.014    28.841
n4169.out[0] (.names)                                            0.261    29.102
n4167.in[0] (.names)                                             1.014    30.116
n4167.out[0] (.names)                                            0.261    30.377
n4168.in[0] (.names)                                             1.014    31.390
n4168.out[0] (.names)                                            0.261    31.651
n4170.in[0] (.names)                                             1.014    32.665
n4170.out[0] (.names)                                            0.261    32.926
n4171.in[0] (.names)                                             1.014    33.940
n4171.out[0] (.names)                                            0.261    34.201
n4172.in[0] (.names)                                             1.014    35.215
n4172.out[0] (.names)                                            0.261    35.476
n4175.in[2] (.names)                                             1.014    36.490
n4175.out[0] (.names)                                            0.261    36.751
n4176.in[0] (.names)                                             1.014    37.765
n4176.out[0] (.names)                                            0.261    38.026
n4177.in[0] (.names)                                             1.014    39.039
n4177.out[0] (.names)                                            0.261    39.300
n4183.in[2] (.names)                                             1.014    40.314
n4183.out[0] (.names)                                            0.261    40.575
n4117.in[1] (.names)                                             1.014    41.589
n4117.out[0] (.names)                                            0.261    41.850
n4184.in[0] (.names)                                             1.014    42.864
n4184.out[0] (.names)                                            0.261    43.125
n4187.in[1] (.names)                                             1.014    44.139
n4187.out[0] (.names)                                            0.261    44.400
n4188.in[0] (.names)                                             1.014    45.413
n4188.out[0] (.names)                                            0.261    45.674
n4185.in[0] (.names)                                             1.014    46.688
n4185.out[0] (.names)                                            0.261    46.949
n2122.in[0] (.names)                                             1.014    47.963
n2122.out[0] (.names)                                            0.261    48.224
n753.in[0] (.names)                                              1.014    49.238
n753.out[0] (.names)                                             0.261    49.499
n727.in[0] (.names)                                              1.014    50.513
n727.out[0] (.names)                                             0.261    50.774
n4164.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4164.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 40
Startpoint: n2255.Q[0] (.latch clocked by pclk)
Endpoint  : n2682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2255.clk[0] (.latch)                                            1.014     1.014
n2255.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2506.in[0] (.names)                                             1.014     2.070
n2506.out[0] (.names)                                            0.261     2.331
n2499.in[1] (.names)                                             1.014     3.344
n2499.out[0] (.names)                                            0.261     3.605
n2500.in[0] (.names)                                             1.014     4.619
n2500.out[0] (.names)                                            0.261     4.880
n2503.in[1] (.names)                                             1.014     5.894
n2503.out[0] (.names)                                            0.261     6.155
n2504.in[0] (.names)                                             1.014     7.169
n2504.out[0] (.names)                                            0.261     7.430
n2523.in[0] (.names)                                             1.014     8.444
n2523.out[0] (.names)                                            0.261     8.705
n2544.in[0] (.names)                                             1.014     9.719
n2544.out[0] (.names)                                            0.261     9.980
n2545.in[1] (.names)                                             1.014    10.993
n2545.out[0] (.names)                                            0.261    11.254
n2546.in[1] (.names)                                             1.014    12.268
n2546.out[0] (.names)                                            0.261    12.529
n2547.in[1] (.names)                                             1.014    13.543
n2547.out[0] (.names)                                            0.261    13.804
n2536.in[0] (.names)                                             1.014    14.818
n2536.out[0] (.names)                                            0.261    15.079
n2548.in[1] (.names)                                             1.014    16.093
n2548.out[0] (.names)                                            0.261    16.354
n2549.in[1] (.names)                                             1.014    17.367
n2549.out[0] (.names)                                            0.261    17.628
n2534.in[0] (.names)                                             1.014    18.642
n2534.out[0] (.names)                                            0.261    18.903
n2535.in[0] (.names)                                             1.014    19.917
n2535.out[0] (.names)                                            0.261    20.178
n2525.in[0] (.names)                                             1.014    21.192
n2525.out[0] (.names)                                            0.261    21.453
n2527.in[0] (.names)                                             1.014    22.467
n2527.out[0] (.names)                                            0.261    22.728
n2528.in[0] (.names)                                             1.014    23.742
n2528.out[0] (.names)                                            0.261    24.003
n2529.in[0] (.names)                                             1.014    25.016
n2529.out[0] (.names)                                            0.261    25.277
n2530.in[0] (.names)                                             1.014    26.291
n2530.out[0] (.names)                                            0.261    26.552
n2531.in[0] (.names)                                             1.014    27.566
n2531.out[0] (.names)                                            0.261    27.827
n2537.in[0] (.names)                                             1.014    28.841
n2537.out[0] (.names)                                            0.261    29.102
n2538.in[0] (.names)                                             1.014    30.116
n2538.out[0] (.names)                                            0.261    30.377
n2540.in[0] (.names)                                             1.014    31.390
n2540.out[0] (.names)                                            0.261    31.651
n2541.in[0] (.names)                                             1.014    32.665
n2541.out[0] (.names)                                            0.261    32.926
n2542.in[0] (.names)                                             1.014    33.940
n2542.out[0] (.names)                                            0.261    34.201
n2550.in[2] (.names)                                             1.014    35.215
n2550.out[0] (.names)                                            0.261    35.476
n2551.in[2] (.names)                                             1.014    36.490
n2551.out[0] (.names)                                            0.261    36.751
n2552.in[0] (.names)                                             1.014    37.765
n2552.out[0] (.names)                                            0.261    38.026
n2639.in[2] (.names)                                             1.014    39.039
n2639.out[0] (.names)                                            0.261    39.300
n2635.in[0] (.names)                                             1.014    40.314
n2635.out[0] (.names)                                            0.261    40.575
n2581.in[0] (.names)                                             1.014    41.589
n2581.out[0] (.names)                                            0.261    41.850
n2583.in[0] (.names)                                             1.014    42.864
n2583.out[0] (.names)                                            0.261    43.125
n2586.in[0] (.names)                                             1.014    44.139
n2586.out[0] (.names)                                            0.261    44.400
n2589.in[0] (.names)                                             1.014    45.413
n2589.out[0] (.names)                                            0.261    45.674
n2593.in[0] (.names)                                             1.014    46.688
n2593.out[0] (.names)                                            0.261    46.949
n2680.in[1] (.names)                                             1.014    47.963
n2680.out[0] (.names)                                            0.261    48.224
n2681.in[1] (.names)                                             1.014    49.238
n2681.out[0] (.names)                                            0.261    49.499
n2130.in[0] (.names)                                             1.014    50.513
n2130.out[0] (.names)                                            0.261    50.774
n2682.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2682.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 41
Startpoint: n9095.Q[0] (.latch clocked by pclk)
Endpoint  : n8405.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9095.clk[0] (.latch)                                            1.014     1.014
n9095.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9800.in[1] (.names)                                             1.014     2.070
n9800.out[0] (.names)                                            0.261     2.331
n9824.in[0] (.names)                                             1.014     3.344
n9824.out[0] (.names)                                            0.261     3.605
n9782.in[0] (.names)                                             1.014     4.619
n9782.out[0] (.names)                                            0.261     4.880
n9798.in[0] (.names)                                             1.014     5.894
n9798.out[0] (.names)                                            0.261     6.155
n9805.in[0] (.names)                                             1.014     7.169
n9805.out[0] (.names)                                            0.261     7.430
n9806.in[0] (.names)                                             1.014     8.444
n9806.out[0] (.names)                                            0.261     8.705
n9807.in[0] (.names)                                             1.014     9.719
n9807.out[0] (.names)                                            0.261     9.980
n9808.in[0] (.names)                                             1.014    10.993
n9808.out[0] (.names)                                            0.261    11.254
n9196.in[2] (.names)                                             1.014    12.268
n9196.out[0] (.names)                                            0.261    12.529
n9809.in[1] (.names)                                             1.014    13.543
n9809.out[0] (.names)                                            0.261    13.804
n9810.in[0] (.names)                                             1.014    14.818
n9810.out[0] (.names)                                            0.261    15.079
n9721.in[0] (.names)                                             1.014    16.093
n9721.out[0] (.names)                                            0.261    16.354
n9812.in[0] (.names)                                             1.014    17.367
n9812.out[0] (.names)                                            0.261    17.628
n9813.in[0] (.names)                                             1.014    18.642
n9813.out[0] (.names)                                            0.261    18.903
n9820.in[0] (.names)                                             1.014    19.917
n9820.out[0] (.names)                                            0.261    20.178
n9814.in[0] (.names)                                             1.014    21.192
n9814.out[0] (.names)                                            0.261    21.453
n9743.in[0] (.names)                                             1.014    22.467
n9743.out[0] (.names)                                            0.261    22.728
n9815.in[1] (.names)                                             1.014    23.742
n9815.out[0] (.names)                                            0.261    24.003
n9564.in[1] (.names)                                             1.014    25.016
n9564.out[0] (.names)                                            0.261    25.277
n9565.in[1] (.names)                                             1.014    26.291
n9565.out[0] (.names)                                            0.261    26.552
n9567.in[1] (.names)                                             1.014    27.566
n9567.out[0] (.names)                                            0.261    27.827
n9568.in[2] (.names)                                             1.014    28.841
n9568.out[0] (.names)                                            0.261    29.102
n9569.in[0] (.names)                                             1.014    30.116
n9569.out[0] (.names)                                            0.261    30.377
n9570.in[0] (.names)                                             1.014    31.390
n9570.out[0] (.names)                                            0.261    31.651
n9516.in[0] (.names)                                             1.014    32.665
n9516.out[0] (.names)                                            0.261    32.926
n9551.in[0] (.names)                                             1.014    33.940
n9551.out[0] (.names)                                            0.261    34.201
n9572.in[0] (.names)                                             1.014    35.215
n9572.out[0] (.names)                                            0.261    35.476
n9573.in[0] (.names)                                             1.014    36.490
n9573.out[0] (.names)                                            0.261    36.751
n9571.in[0] (.names)                                             1.014    37.765
n9571.out[0] (.names)                                            0.261    38.026
n9574.in[0] (.names)                                             1.014    39.039
n9574.out[0] (.names)                                            0.261    39.300
n9577.in[1] (.names)                                             1.014    40.314
n9577.out[0] (.names)                                            0.261    40.575
n9575.in[0] (.names)                                             1.014    41.589
n9575.out[0] (.names)                                            0.261    41.850
n9581.in[0] (.names)                                             1.014    42.864
n9581.out[0] (.names)                                            0.261    43.125
n9084.in[0] (.names)                                             1.014    44.139
n9084.out[0] (.names)                                            0.261    44.400
n9112.in[0] (.names)                                             1.014    45.413
n9112.out[0] (.names)                                            0.261    45.674
n9576.in[2] (.names)                                             1.014    46.688
n9576.out[0] (.names)                                            0.261    46.949
n9582.in[1] (.names)                                             1.014    47.963
n9582.out[0] (.names)                                            0.261    48.224
n9150.in[1] (.names)                                             1.014    49.238
n9150.out[0] (.names)                                            0.261    49.499
n9113.in[0] (.names)                                             1.014    50.513
n9113.out[0] (.names)                                            0.261    50.774
n8405.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8405.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 42
Startpoint: n9149.Q[0] (.latch clocked by pclk)
Endpoint  : n8666.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9149.clk[0] (.latch)                                            1.014     1.014
n9149.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9945.in[0] (.names)                                             1.014     2.070
n9945.out[0] (.names)                                            0.261     2.331
n9951.in[1] (.names)                                             1.014     3.344
n9951.out[0] (.names)                                            0.261     3.605
n9954.in[1] (.names)                                             1.014     4.619
n9954.out[0] (.names)                                            0.261     4.880
n9948.in[1] (.names)                                             1.014     5.894
n9948.out[0] (.names)                                            0.261     6.155
n8738.in[0] (.names)                                             1.014     7.169
n8738.out[0] (.names)                                            0.261     7.430
n8739.in[2] (.names)                                             1.014     8.444
n8739.out[0] (.names)                                            0.261     8.705
n8740.in[0] (.names)                                             1.014     9.719
n8740.out[0] (.names)                                            0.261     9.980
n8741.in[0] (.names)                                             1.014    10.993
n8741.out[0] (.names)                                            0.261    11.254
n8744.in[1] (.names)                                             1.014    12.268
n8744.out[0] (.names)                                            0.261    12.529
n8747.in[2] (.names)                                             1.014    13.543
n8747.out[0] (.names)                                            0.261    13.804
n8743.in[1] (.names)                                             1.014    14.818
n8743.out[0] (.names)                                            0.261    15.079
n8745.in[0] (.names)                                             1.014    16.093
n8745.out[0] (.names)                                            0.261    16.354
n8746.in[1] (.names)                                             1.014    17.367
n8746.out[0] (.names)                                            0.261    17.628
n8748.in[2] (.names)                                             1.014    18.642
n8748.out[0] (.names)                                            0.261    18.903
n8749.in[0] (.names)                                             1.014    19.917
n8749.out[0] (.names)                                            0.261    20.178
n8753.in[1] (.names)                                             1.014    21.192
n8753.out[0] (.names)                                            0.261    21.453
n8876.in[1] (.names)                                             1.014    22.467
n8876.out[0] (.names)                                            0.261    22.728
n8874.in[0] (.names)                                             1.014    23.742
n8874.out[0] (.names)                                            0.261    24.003
n8782.in[0] (.names)                                             1.014    25.016
n8782.out[0] (.names)                                            0.261    25.277
n8850.in[0] (.names)                                             1.014    26.291
n8850.out[0] (.names)                                            0.261    26.552
n8724.in[0] (.names)                                             1.014    27.566
n8724.out[0] (.names)                                            0.261    27.827
n8802.in[0] (.names)                                             1.014    28.841
n8802.out[0] (.names)                                            0.261    29.102
n8803.in[1] (.names)                                             1.014    30.116
n8803.out[0] (.names)                                            0.261    30.377
n8804.in[0] (.names)                                             1.014    31.390
n8804.out[0] (.names)                                            0.261    31.651
n8795.in[0] (.names)                                             1.014    32.665
n8795.out[0] (.names)                                            0.261    32.926
n8798.in[0] (.names)                                             1.014    33.940
n8798.out[0] (.names)                                            0.261    34.201
n8811.in[0] (.names)                                             1.014    35.215
n8811.out[0] (.names)                                            0.261    35.476
n8809.in[1] (.names)                                             1.014    36.490
n8809.out[0] (.names)                                            0.261    36.751
n8814.in[0] (.names)                                             1.014    37.765
n8814.out[0] (.names)                                            0.261    38.026
n8295.in[0] (.names)                                             1.014    39.039
n8295.out[0] (.names)                                            0.261    39.300
n8808.in[0] (.names)                                             1.014    40.314
n8808.out[0] (.names)                                            0.261    40.575
n8810.in[1] (.names)                                             1.014    41.589
n8810.out[0] (.names)                                            0.261    41.850
n8812.in[1] (.names)                                             1.014    42.864
n8812.out[0] (.names)                                            0.261    43.125
n8815.in[1] (.names)                                             1.014    44.139
n8815.out[0] (.names)                                            0.261    44.400
n8805.in[0] (.names)                                             1.014    45.413
n8805.out[0] (.names)                                            0.261    45.674
n8708.in[0] (.names)                                             1.014    46.688
n8708.out[0] (.names)                                            0.261    46.949
n8732.in[0] (.names)                                             1.014    47.963
n8732.out[0] (.names)                                            0.261    48.224
n8806.in[0] (.names)                                             1.014    49.238
n8806.out[0] (.names)                                            0.261    49.499
n8694.in[0] (.names)                                             1.014    50.513
n8694.out[0] (.names)                                            0.261    50.774
n8666.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 43
Startpoint: n9149.Q[0] (.latch clocked by pclk)
Endpoint  : n8539.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9149.clk[0] (.latch)                                            1.014     1.014
n9149.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9945.in[0] (.names)                                             1.014     2.070
n9945.out[0] (.names)                                            0.261     2.331
n9951.in[1] (.names)                                             1.014     3.344
n9951.out[0] (.names)                                            0.261     3.605
n9954.in[1] (.names)                                             1.014     4.619
n9954.out[0] (.names)                                            0.261     4.880
n9948.in[1] (.names)                                             1.014     5.894
n9948.out[0] (.names)                                            0.261     6.155
n8738.in[0] (.names)                                             1.014     7.169
n8738.out[0] (.names)                                            0.261     7.430
n8739.in[2] (.names)                                             1.014     8.444
n8739.out[0] (.names)                                            0.261     8.705
n8740.in[0] (.names)                                             1.014     9.719
n8740.out[0] (.names)                                            0.261     9.980
n8741.in[0] (.names)                                             1.014    10.993
n8741.out[0] (.names)                                            0.261    11.254
n8744.in[1] (.names)                                             1.014    12.268
n8744.out[0] (.names)                                            0.261    12.529
n8747.in[2] (.names)                                             1.014    13.543
n8747.out[0] (.names)                                            0.261    13.804
n8743.in[1] (.names)                                             1.014    14.818
n8743.out[0] (.names)                                            0.261    15.079
n8745.in[0] (.names)                                             1.014    16.093
n8745.out[0] (.names)                                            0.261    16.354
n8746.in[1] (.names)                                             1.014    17.367
n8746.out[0] (.names)                                            0.261    17.628
n8748.in[2] (.names)                                             1.014    18.642
n8748.out[0] (.names)                                            0.261    18.903
n8749.in[0] (.names)                                             1.014    19.917
n8749.out[0] (.names)                                            0.261    20.178
n8753.in[1] (.names)                                             1.014    21.192
n8753.out[0] (.names)                                            0.261    21.453
n9986.in[0] (.names)                                             1.014    22.467
n9986.out[0] (.names)                                            0.261    22.728
n10010.in[2] (.names)                                            1.014    23.742
n10010.out[0] (.names)                                           0.261    24.003
n9990.in[1] (.names)                                             1.014    25.016
n9990.out[0] (.names)                                            0.261    25.277
n9991.in[1] (.names)                                             1.014    26.291
n9991.out[0] (.names)                                            0.261    26.552
n9996.in[0] (.names)                                             1.014    27.566
n9996.out[0] (.names)                                            0.261    27.827
n9992.in[0] (.names)                                             1.014    28.841
n9992.out[0] (.names)                                            0.261    29.102
n9993.in[0] (.names)                                             1.014    30.116
n9993.out[0] (.names)                                            0.261    30.377
n9998.in[1] (.names)                                             1.014    31.390
n9998.out[0] (.names)                                            0.261    31.651
n9999.in[1] (.names)                                             1.014    32.665
n9999.out[0] (.names)                                            0.261    32.926
n10000.in[0] (.names)                                            1.014    33.940
n10000.out[0] (.names)                                           0.261    34.201
n10001.in[1] (.names)                                            1.014    35.215
n10001.out[0] (.names)                                           0.261    35.476
n10004.in[1] (.names)                                            1.014    36.490
n10004.out[0] (.names)                                           0.261    36.751
n9970.in[0] (.names)                                             1.014    37.765
n9970.out[0] (.names)                                            0.261    38.026
n10006.in[0] (.names)                                            1.014    39.039
n10006.out[0] (.names)                                           0.261    39.300
n8716.in[1] (.names)                                             1.014    40.314
n8716.out[0] (.names)                                            0.261    40.575
n10008.in[0] (.names)                                            1.014    41.589
n10008.out[0] (.names)                                           0.261    41.850
n10011.in[0] (.names)                                            1.014    42.864
n10011.out[0] (.names)                                           0.261    43.125
n10012.in[0] (.names)                                            1.014    44.139
n10012.out[0] (.names)                                           0.261    44.400
n10013.in[1] (.names)                                            1.014    45.413
n10013.out[0] (.names)                                           0.261    45.674
n9974.in[0] (.names)                                             1.014    46.688
n9974.out[0] (.names)                                            0.261    46.949
n9975.in[0] (.names)                                             1.014    47.963
n9975.out[0] (.names)                                            0.261    48.224
n9976.in[0] (.names)                                             1.014    49.238
n9976.out[0] (.names)                                            0.261    49.499
n8699.in[0] (.names)                                             1.014    50.513
n8699.out[0] (.names)                                            0.261    50.774
n8539.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8539.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 44
Startpoint: n9149.Q[0] (.latch clocked by pclk)
Endpoint  : n9979.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9149.clk[0] (.latch)                                            1.014     1.014
n9149.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9945.in[0] (.names)                                             1.014     2.070
n9945.out[0] (.names)                                            0.261     2.331
n9951.in[1] (.names)                                             1.014     3.344
n9951.out[0] (.names)                                            0.261     3.605
n9954.in[1] (.names)                                             1.014     4.619
n9954.out[0] (.names)                                            0.261     4.880
n9948.in[1] (.names)                                             1.014     5.894
n9948.out[0] (.names)                                            0.261     6.155
n8738.in[0] (.names)                                             1.014     7.169
n8738.out[0] (.names)                                            0.261     7.430
n8739.in[2] (.names)                                             1.014     8.444
n8739.out[0] (.names)                                            0.261     8.705
n8740.in[0] (.names)                                             1.014     9.719
n8740.out[0] (.names)                                            0.261     9.980
n8741.in[0] (.names)                                             1.014    10.993
n8741.out[0] (.names)                                            0.261    11.254
n8744.in[1] (.names)                                             1.014    12.268
n8744.out[0] (.names)                                            0.261    12.529
n8747.in[2] (.names)                                             1.014    13.543
n8747.out[0] (.names)                                            0.261    13.804
n8743.in[1] (.names)                                             1.014    14.818
n8743.out[0] (.names)                                            0.261    15.079
n8745.in[0] (.names)                                             1.014    16.093
n8745.out[0] (.names)                                            0.261    16.354
n8746.in[1] (.names)                                             1.014    17.367
n8746.out[0] (.names)                                            0.261    17.628
n8748.in[2] (.names)                                             1.014    18.642
n8748.out[0] (.names)                                            0.261    18.903
n8749.in[0] (.names)                                             1.014    19.917
n8749.out[0] (.names)                                            0.261    20.178
n8753.in[1] (.names)                                             1.014    21.192
n8753.out[0] (.names)                                            0.261    21.453
n9986.in[0] (.names)                                             1.014    22.467
n9986.out[0] (.names)                                            0.261    22.728
n10010.in[2] (.names)                                            1.014    23.742
n10010.out[0] (.names)                                           0.261    24.003
n9990.in[1] (.names)                                             1.014    25.016
n9990.out[0] (.names)                                            0.261    25.277
n9991.in[1] (.names)                                             1.014    26.291
n9991.out[0] (.names)                                            0.261    26.552
n9996.in[0] (.names)                                             1.014    27.566
n9996.out[0] (.names)                                            0.261    27.827
n9992.in[0] (.names)                                             1.014    28.841
n9992.out[0] (.names)                                            0.261    29.102
n9993.in[0] (.names)                                             1.014    30.116
n9993.out[0] (.names)                                            0.261    30.377
n9998.in[1] (.names)                                             1.014    31.390
n9998.out[0] (.names)                                            0.261    31.651
n9999.in[1] (.names)                                             1.014    32.665
n9999.out[0] (.names)                                            0.261    32.926
n10000.in[0] (.names)                                            1.014    33.940
n10000.out[0] (.names)                                           0.261    34.201
n10001.in[1] (.names)                                            1.014    35.215
n10001.out[0] (.names)                                           0.261    35.476
n10004.in[1] (.names)                                            1.014    36.490
n10004.out[0] (.names)                                           0.261    36.751
n9970.in[0] (.names)                                             1.014    37.765
n9970.out[0] (.names)                                            0.261    38.026
n10006.in[0] (.names)                                            1.014    39.039
n10006.out[0] (.names)                                           0.261    39.300
n8716.in[1] (.names)                                             1.014    40.314
n8716.out[0] (.names)                                            0.261    40.575
n10008.in[0] (.names)                                            1.014    41.589
n10008.out[0] (.names)                                           0.261    41.850
n10011.in[0] (.names)                                            1.014    42.864
n10011.out[0] (.names)                                           0.261    43.125
n10012.in[0] (.names)                                            1.014    44.139
n10012.out[0] (.names)                                           0.261    44.400
n10013.in[1] (.names)                                            1.014    45.413
n10013.out[0] (.names)                                           0.261    45.674
n9974.in[0] (.names)                                             1.014    46.688
n9974.out[0] (.names)                                            0.261    46.949
n9975.in[0] (.names)                                             1.014    47.963
n9975.out[0] (.names)                                            0.261    48.224
n9976.in[0] (.names)                                             1.014    49.238
n9976.out[0] (.names)                                            0.261    49.499
n9977.in[0] (.names)                                             1.014    50.513
n9977.out[0] (.names)                                            0.261    50.774
n9979.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9979.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 45
Startpoint: n1088.Q[0] (.latch clocked by pclk)
Endpoint  : n8692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1088.clk[0] (.latch)                                            1.014     1.014
n1088.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9077.in[0] (.names)                                             1.014     2.070
n9077.out[0] (.names)                                            0.261     2.331
n8956.in[2] (.names)                                             1.014     3.344
n8956.out[0] (.names)                                            0.261     3.605
n9075.in[0] (.names)                                             1.014     4.619
n9075.out[0] (.names)                                            0.261     4.880
n9079.in[2] (.names)                                             1.014     5.894
n9079.out[0] (.names)                                            0.261     6.155
n8902.in[0] (.names)                                             1.014     7.169
n8902.out[0] (.names)                                            0.261     7.430
n9080.in[0] (.names)                                             1.014     8.444
n9080.out[0] (.names)                                            0.261     8.705
n9083.in[3] (.names)                                             1.014     9.719
n9083.out[0] (.names)                                            0.261     9.980
n8413.in[0] (.names)                                             1.014    10.993
n8413.out[0] (.names)                                            0.261    11.254
n9354.in[1] (.names)                                             1.014    12.268
n9354.out[0] (.names)                                            0.261    12.529
n9356.in[0] (.names)                                             1.014    13.543
n9356.out[0] (.names)                                            0.261    13.804
n9359.in[0] (.names)                                             1.014    14.818
n9359.out[0] (.names)                                            0.261    15.079
n9360.in[0] (.names)                                             1.014    16.093
n9360.out[0] (.names)                                            0.261    16.354
n9363.in[0] (.names)                                             1.014    17.367
n9363.out[0] (.names)                                            0.261    17.628
n9365.in[0] (.names)                                             1.014    18.642
n9365.out[0] (.names)                                            0.261    18.903
n9366.in[0] (.names)                                             1.014    19.917
n9366.out[0] (.names)                                            0.261    20.178
n9369.in[0] (.names)                                             1.014    21.192
n9369.out[0] (.names)                                            0.261    21.453
n9348.in[0] (.names)                                             1.014    22.467
n9348.out[0] (.names)                                            0.261    22.728
n9265.in[2] (.names)                                             1.014    23.742
n9265.out[0] (.names)                                            0.261    24.003
n9267.in[2] (.names)                                             1.014    25.016
n9267.out[0] (.names)                                            0.261    25.277
n9269.in[1] (.names)                                             1.014    26.291
n9269.out[0] (.names)                                            0.261    26.552
n9270.in[1] (.names)                                             1.014    27.566
n9270.out[0] (.names)                                            0.261    27.827
n9271.in[2] (.names)                                             1.014    28.841
n9271.out[0] (.names)                                            0.261    29.102
n9272.in[0] (.names)                                             1.014    30.116
n9272.out[0] (.names)                                            0.261    30.377
n9275.in[3] (.names)                                             1.014    31.390
n9275.out[0] (.names)                                            0.261    31.651
n9276.in[0] (.names)                                             1.014    32.665
n9276.out[0] (.names)                                            0.261    32.926
n9227.in[2] (.names)                                             1.014    33.940
n9227.out[0] (.names)                                            0.261    34.201
n9277.in[0] (.names)                                             1.014    35.215
n9277.out[0] (.names)                                            0.261    35.476
n9282.in[0] (.names)                                             1.014    36.490
n9282.out[0] (.names)                                            0.261    36.751
n9283.in[0] (.names)                                             1.014    37.765
n9283.out[0] (.names)                                            0.261    38.026
n9279.in[1] (.names)                                             1.014    39.039
n9279.out[0] (.names)                                            0.261    39.300
n9280.in[0] (.names)                                             1.014    40.314
n9280.out[0] (.names)                                            0.261    40.575
n9284.in[1] (.names)                                             1.014    41.589
n9284.out[0] (.names)                                            0.261    41.850
n9096.in[0] (.names)                                             1.014    42.864
n9096.out[0] (.names)                                            0.261    43.125
n9292.in[0] (.names)                                             1.014    44.139
n9292.out[0] (.names)                                            0.261    44.400
n9293.in[0] (.names)                                             1.014    45.413
n9293.out[0] (.names)                                            0.261    45.674
n9294.in[0] (.names)                                             1.014    46.688
n9294.out[0] (.names)                                            0.261    46.949
n8263.in[2] (.names)                                             1.014    47.963
n8263.out[0] (.names)                                            0.261    48.224
n9086.in[0] (.names)                                             1.014    49.238
n9086.out[0] (.names)                                            0.261    49.499
n8691.in[0] (.names)                                             1.014    50.513
n8691.out[0] (.names)                                            0.261    50.774
n8692.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8692.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 46
Startpoint: n10582.Q[0] (.latch clocked by pclk)
Endpoint  : n10253.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10582.clk[0] (.latch)                                           1.014     1.014
n10582.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10589.in[0] (.names)                                            1.014     2.070
n10589.out[0] (.names)                                           0.261     2.331
n10590.in[0] (.names)                                            1.014     3.344
n10590.out[0] (.names)                                           0.261     3.605
n10591.in[0] (.names)                                            1.014     4.619
n10591.out[0] (.names)                                           0.261     4.880
n10815.in[1] (.names)                                            1.014     5.894
n10815.out[0] (.names)                                           0.261     6.155
n10816.in[1] (.names)                                            1.014     7.169
n10816.out[0] (.names)                                           0.261     7.430
n10817.in[1] (.names)                                            1.014     8.444
n10817.out[0] (.names)                                           0.261     8.705
n10818.in[0] (.names)                                            1.014     9.719
n10818.out[0] (.names)                                           0.261     9.980
n10394.in[2] (.names)                                            1.014    10.993
n10394.out[0] (.names)                                           0.261    11.254
n10427.in[1] (.names)                                            1.014    12.268
n10427.out[0] (.names)                                           0.261    12.529
n10428.in[0] (.names)                                            1.014    13.543
n10428.out[0] (.names)                                           0.261    13.804
n10414.in[0] (.names)                                            1.014    14.818
n10414.out[0] (.names)                                           0.261    15.079
n10416.in[2] (.names)                                            1.014    16.093
n10416.out[0] (.names)                                           0.261    16.354
n10429.in[1] (.names)                                            1.014    17.367
n10429.out[0] (.names)                                           0.261    17.628
n10396.in[1] (.names)                                            1.014    18.642
n10396.out[0] (.names)                                           0.261    18.903
n10400.in[1] (.names)                                            1.014    19.917
n10400.out[0] (.names)                                           0.261    20.178
n10401.in[3] (.names)                                            1.014    21.192
n10401.out[0] (.names)                                           0.261    21.453
n10406.in[1] (.names)                                            1.014    22.467
n10406.out[0] (.names)                                           0.261    22.728
n10407.in[0] (.names)                                            1.014    23.742
n10407.out[0] (.names)                                           0.261    24.003
n10402.in[1] (.names)                                            1.014    25.016
n10402.out[0] (.names)                                           0.261    25.277
n10378.in[0] (.names)                                            1.014    26.291
n10378.out[0] (.names)                                           0.261    26.552
n10367.in[1] (.names)                                            1.014    27.566
n10367.out[0] (.names)                                           0.261    27.827
n10373.in[2] (.names)                                            1.014    28.841
n10373.out[0] (.names)                                           0.261    29.102
n10379.in[0] (.names)                                            1.014    30.116
n10379.out[0] (.names)                                           0.261    30.377
n10380.in[1] (.names)                                            1.014    31.390
n10380.out[0] (.names)                                           0.261    31.651
n10374.in[0] (.names)                                            1.014    32.665
n10374.out[0] (.names)                                           0.261    32.926
n10375.in[1] (.names)                                            1.014    33.940
n10375.out[0] (.names)                                           0.261    34.201
n10376.in[0] (.names)                                            1.014    35.215
n10376.out[0] (.names)                                           0.261    35.476
n10377.in[0] (.names)                                            1.014    36.490
n10377.out[0] (.names)                                           0.261    36.751
n10242.in[0] (.names)                                            1.014    37.765
n10242.out[0] (.names)                                           0.261    38.026
n10368.in[0] (.names)                                            1.014    39.039
n10368.out[0] (.names)                                           0.261    39.300
n10381.in[1] (.names)                                            1.014    40.314
n10381.out[0] (.names)                                           0.261    40.575
n10382.in[0] (.names)                                            1.014    41.589
n10382.out[0] (.names)                                           0.261    41.850
n10386.in[0] (.names)                                            1.014    42.864
n10386.out[0] (.names)                                           0.261    43.125
n10383.in[1] (.names)                                            1.014    44.139
n10383.out[0] (.names)                                           0.261    44.400
n10384.in[1] (.names)                                            1.014    45.413
n10384.out[0] (.names)                                           0.261    45.674
n10388.in[0] (.names)                                            1.014    46.688
n10388.out[0] (.names)                                           0.261    46.949
n10389.in[0] (.names)                                            1.014    47.963
n10389.out[0] (.names)                                           0.261    48.224
n10267.in[0] (.names)                                            1.014    49.238
n10267.out[0] (.names)                                           0.261    49.499
n10252.in[0] (.names)                                            1.014    50.513
n10252.out[0] (.names)                                           0.261    50.774
n10253.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10253.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 47
Startpoint: n10582.Q[0] (.latch clocked by pclk)
Endpoint  : n10296.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10582.clk[0] (.latch)                                           1.014     1.014
n10582.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10589.in[0] (.names)                                            1.014     2.070
n10589.out[0] (.names)                                           0.261     2.331
n10590.in[0] (.names)                                            1.014     3.344
n10590.out[0] (.names)                                           0.261     3.605
n10591.in[0] (.names)                                            1.014     4.619
n10591.out[0] (.names)                                           0.261     4.880
n10815.in[1] (.names)                                            1.014     5.894
n10815.out[0] (.names)                                           0.261     6.155
n10816.in[1] (.names)                                            1.014     7.169
n10816.out[0] (.names)                                           0.261     7.430
n10817.in[1] (.names)                                            1.014     8.444
n10817.out[0] (.names)                                           0.261     8.705
n10818.in[0] (.names)                                            1.014     9.719
n10818.out[0] (.names)                                           0.261     9.980
n10820.in[0] (.names)                                            1.014    10.993
n10820.out[0] (.names)                                           0.261    11.254
n10823.in[0] (.names)                                            1.014    12.268
n10823.out[0] (.names)                                           0.261    12.529
n10391.in[0] (.names)                                            1.014    13.543
n10391.out[0] (.names)                                           0.261    13.804
n10824.in[0] (.names)                                            1.014    14.818
n10824.out[0] (.names)                                           0.261    15.079
n10397.in[0] (.names)                                            1.014    16.093
n10397.out[0] (.names)                                           0.261    16.354
n10488.in[1] (.names)                                            1.014    17.367
n10488.out[0] (.names)                                           0.261    17.628
n10489.in[0] (.names)                                            1.014    18.642
n10489.out[0] (.names)                                           0.261    18.903
n10490.in[0] (.names)                                            1.014    19.917
n10490.out[0] (.names)                                           0.261    20.178
n10470.in[0] (.names)                                            1.014    21.192
n10470.out[0] (.names)                                           0.261    21.453
n10471.in[1] (.names)                                            1.014    22.467
n10471.out[0] (.names)                                           0.261    22.728
n10473.in[0] (.names)                                            1.014    23.742
n10473.out[0] (.names)                                           0.261    24.003
n10467.in[0] (.names)                                            1.014    25.016
n10467.out[0] (.names)                                           0.261    25.277
n10468.in[0] (.names)                                            1.014    26.291
n10468.out[0] (.names)                                           0.261    26.552
n10469.in[1] (.names)                                            1.014    27.566
n10469.out[0] (.names)                                           0.261    27.827
n10474.in[0] (.names)                                            1.014    28.841
n10474.out[0] (.names)                                           0.261    29.102
n10481.in[0] (.names)                                            1.014    30.116
n10481.out[0] (.names)                                           0.261    30.377
n10482.in[0] (.names)                                            1.014    31.390
n10482.out[0] (.names)                                           0.261    31.651
n10484.in[2] (.names)                                            1.014    32.665
n10484.out[0] (.names)                                           0.261    32.926
n10485.in[1] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n5940.in[1] (.names)                                             1.014    35.215
n5940.out[0] (.names)                                            0.261    35.476
n10499.in[2] (.names)                                            1.014    36.490
n10499.out[0] (.names)                                           0.261    36.751
n10504.in[0] (.names)                                            1.014    37.765
n10504.out[0] (.names)                                           0.261    38.026
n10500.in[0] (.names)                                            1.014    39.039
n10500.out[0] (.names)                                           0.261    39.300
n10505.in[0] (.names)                                            1.014    40.314
n10505.out[0] (.names)                                           0.261    40.575
n10506.in[0] (.names)                                            1.014    41.589
n10506.out[0] (.names)                                           0.261    41.850
n5927.in[0] (.names)                                             1.014    42.864
n5927.out[0] (.names)                                            0.261    43.125
n10502.in[1] (.names)                                            1.014    44.139
n10502.out[0] (.names)                                           0.261    44.400
n10494.in[0] (.names)                                            1.014    45.413
n10494.out[0] (.names)                                           0.261    45.674
n10495.in[3] (.names)                                            1.014    46.688
n10495.out[0] (.names)                                           0.261    46.949
n10496.in[0] (.names)                                            1.014    47.963
n10496.out[0] (.names)                                           0.261    48.224
n10498.in[0] (.names)                                            1.014    49.238
n10498.out[0] (.names)                                           0.261    49.499
n10295.in[1] (.names)                                            1.014    50.513
n10295.out[0] (.names)                                           0.261    50.774
n10296.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10296.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 48
Startpoint: n11385.Q[0] (.latch clocked by pclk)
Endpoint  : n10286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11385.clk[0] (.latch)                                           1.014     1.014
n11385.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11386.in[0] (.names)                                            1.014     2.070
n11386.out[0] (.names)                                           0.261     2.331
n11364.in[0] (.names)                                            1.014     3.344
n11364.out[0] (.names)                                           0.261     3.605
n11393.in[0] (.names)                                            1.014     4.619
n11393.out[0] (.names)                                           0.261     4.880
n11394.in[0] (.names)                                            1.014     5.894
n11394.out[0] (.names)                                           0.261     6.155
n11397.in[0] (.names)                                            1.014     7.169
n11397.out[0] (.names)                                           0.261     7.430
n11398.in[1] (.names)                                            1.014     8.444
n11398.out[0] (.names)                                           0.261     8.705
n11061.in[1] (.names)                                            1.014     9.719
n11061.out[0] (.names)                                           0.261     9.980
n11063.in[1] (.names)                                            1.014    10.993
n11063.out[0] (.names)                                           0.261    11.254
n11065.in[0] (.names)                                            1.014    12.268
n11065.out[0] (.names)                                           0.261    12.529
n11066.in[2] (.names)                                            1.014    13.543
n11066.out[0] (.names)                                           0.261    13.804
n10984.in[0] (.names)                                            1.014    14.818
n10984.out[0] (.names)                                           0.261    15.079
n10950.in[1] (.names)                                            1.014    16.093
n10950.out[0] (.names)                                           0.261    16.354
n10997.in[0] (.names)                                            1.014    17.367
n10997.out[0] (.names)                                           0.261    17.628
n10951.in[0] (.names)                                            1.014    18.642
n10951.out[0] (.names)                                           0.261    18.903
n10953.in[1] (.names)                                            1.014    19.917
n10953.out[0] (.names)                                           0.261    20.178
n10966.in[2] (.names)                                            1.014    21.192
n10966.out[0] (.names)                                           0.261    21.453
n10969.in[0] (.names)                                            1.014    22.467
n10969.out[0] (.names)                                           0.261    22.728
n10957.in[0] (.names)                                            1.014    23.742
n10957.out[0] (.names)                                           0.261    24.003
n10958.in[2] (.names)                                            1.014    25.016
n10958.out[0] (.names)                                           0.261    25.277
n10959.in[1] (.names)                                            1.014    26.291
n10959.out[0] (.names)                                           0.261    26.552
n10961.in[2] (.names)                                            1.014    27.566
n10961.out[0] (.names)                                           0.261    27.827
n10962.in[0] (.names)                                            1.014    28.841
n10962.out[0] (.names)                                           0.261    29.102
n10989.in[0] (.names)                                            1.014    30.116
n10989.out[0] (.names)                                           0.261    30.377
n10987.in[0] (.names)                                            1.014    31.390
n10987.out[0] (.names)                                           0.261    31.651
n11028.in[2] (.names)                                            1.014    32.665
n11028.out[0] (.names)                                           0.261    32.926
n11029.in[3] (.names)                                            1.014    33.940
n11029.out[0] (.names)                                           0.261    34.201
n11033.in[1] (.names)                                            1.014    35.215
n11033.out[0] (.names)                                           0.261    35.476
n11034.in[0] (.names)                                            1.014    36.490
n11034.out[0] (.names)                                           0.261    36.751
n11038.in[1] (.names)                                            1.014    37.765
n11038.out[0] (.names)                                           0.261    38.026
n10908.in[0] (.names)                                            1.014    39.039
n10908.out[0] (.names)                                           0.261    39.300
n10910.in[0] (.names)                                            1.014    40.314
n10910.out[0] (.names)                                           0.261    40.575
n10911.in[0] (.names)                                            1.014    41.589
n10911.out[0] (.names)                                           0.261    41.850
n10912.in[0] (.names)                                            1.014    42.864
n10912.out[0] (.names)                                           0.261    43.125
n10913.in[0] (.names)                                            1.014    44.139
n10913.out[0] (.names)                                           0.261    44.400
n10255.in[0] (.names)                                            1.014    45.413
n10255.out[0] (.names)                                           0.261    45.674
n10914.in[1] (.names)                                            1.014    46.688
n10914.out[0] (.names)                                           0.261    46.949
n10293.in[1] (.names)                                            1.014    47.963
n10293.out[0] (.names)                                           0.261    48.224
n697.in[1] (.names)                                              1.014    49.238
n697.out[0] (.names)                                             0.261    49.499
n10285.in[0] (.names)                                            1.014    50.513
n10285.out[0] (.names)                                           0.261    50.774
n10286.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10286.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 49
Startpoint: n11385.Q[0] (.latch clocked by pclk)
Endpoint  : n510.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11385.clk[0] (.latch)                                           1.014     1.014
n11385.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11386.in[0] (.names)                                            1.014     2.070
n11386.out[0] (.names)                                           0.261     2.331
n11364.in[0] (.names)                                            1.014     3.344
n11364.out[0] (.names)                                           0.261     3.605
n11393.in[0] (.names)                                            1.014     4.619
n11393.out[0] (.names)                                           0.261     4.880
n11394.in[0] (.names)                                            1.014     5.894
n11394.out[0] (.names)                                           0.261     6.155
n11397.in[0] (.names)                                            1.014     7.169
n11397.out[0] (.names)                                           0.261     7.430
n11398.in[1] (.names)                                            1.014     8.444
n11398.out[0] (.names)                                           0.261     8.705
n11061.in[1] (.names)                                            1.014     9.719
n11061.out[0] (.names)                                           0.261     9.980
n11063.in[1] (.names)                                            1.014    10.993
n11063.out[0] (.names)                                           0.261    11.254
n11065.in[0] (.names)                                            1.014    12.268
n11065.out[0] (.names)                                           0.261    12.529
n11066.in[2] (.names)                                            1.014    13.543
n11066.out[0] (.names)                                           0.261    13.804
n10984.in[0] (.names)                                            1.014    14.818
n10984.out[0] (.names)                                           0.261    15.079
n10950.in[1] (.names)                                            1.014    16.093
n10950.out[0] (.names)                                           0.261    16.354
n10997.in[0] (.names)                                            1.014    17.367
n10997.out[0] (.names)                                           0.261    17.628
n10951.in[0] (.names)                                            1.014    18.642
n10951.out[0] (.names)                                           0.261    18.903
n10953.in[1] (.names)                                            1.014    19.917
n10953.out[0] (.names)                                           0.261    20.178
n10966.in[2] (.names)                                            1.014    21.192
n10966.out[0] (.names)                                           0.261    21.453
n10969.in[0] (.names)                                            1.014    22.467
n10969.out[0] (.names)                                           0.261    22.728
n10957.in[0] (.names)                                            1.014    23.742
n10957.out[0] (.names)                                           0.261    24.003
n10958.in[2] (.names)                                            1.014    25.016
n10958.out[0] (.names)                                           0.261    25.277
n10959.in[1] (.names)                                            1.014    26.291
n10959.out[0] (.names)                                           0.261    26.552
n10961.in[2] (.names)                                            1.014    27.566
n10961.out[0] (.names)                                           0.261    27.827
n10962.in[0] (.names)                                            1.014    28.841
n10962.out[0] (.names)                                           0.261    29.102
n10963.in[0] (.names)                                            1.014    30.116
n10963.out[0] (.names)                                           0.261    30.377
n10977.in[2] (.names)                                            1.014    31.390
n10977.out[0] (.names)                                           0.261    31.651
n10979.in[1] (.names)                                            1.014    32.665
n10979.out[0] (.names)                                           0.261    32.926
n10992.in[1] (.names)                                            1.014    33.940
n10992.out[0] (.names)                                           0.261    34.201
n10986.in[1] (.names)                                            1.014    35.215
n10986.out[0] (.names)                                           0.261    35.476
n11498.in[1] (.names)                                            1.014    36.490
n11498.out[0] (.names)                                           0.261    36.751
n11499.in[1] (.names)                                            1.014    37.765
n11499.out[0] (.names)                                           0.261    38.026
n11500.in[0] (.names)                                            1.014    39.039
n11500.out[0] (.names)                                           0.261    39.300
n10287.in[0] (.names)                                            1.014    40.314
n10287.out[0] (.names)                                           0.261    40.575
n11342.in[0] (.names)                                            1.014    41.589
n11342.out[0] (.names)                                           0.261    41.850
n700.in[1] (.names)                                              1.014    42.864
n700.out[0] (.names)                                             0.261    43.125
n11418.in[0] (.names)                                            1.014    44.139
n11418.out[0] (.names)                                           0.261    44.400
n11405.in[0] (.names)                                            1.014    45.413
n11405.out[0] (.names)                                           0.261    45.674
n11406.in[3] (.names)                                            1.014    46.688
n11406.out[0] (.names)                                           0.261    46.949
n10259.in[2] (.names)                                            1.014    47.963
n10259.out[0] (.names)                                           0.261    48.224
n5922.in[0] (.names)                                             1.014    49.238
n5922.out[0] (.names)                                            0.261    49.499
n730.in[1] (.names)                                              1.014    50.513
n730.out[0] (.names)                                             0.261    50.774
n510.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n510.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 50
Startpoint: n11385.Q[0] (.latch clocked by pclk)
Endpoint  : n11417.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11385.clk[0] (.latch)                                           1.014     1.014
n11385.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11386.in[0] (.names)                                            1.014     2.070
n11386.out[0] (.names)                                           0.261     2.331
n11364.in[0] (.names)                                            1.014     3.344
n11364.out[0] (.names)                                           0.261     3.605
n11393.in[0] (.names)                                            1.014     4.619
n11393.out[0] (.names)                                           0.261     4.880
n11394.in[0] (.names)                                            1.014     5.894
n11394.out[0] (.names)                                           0.261     6.155
n11397.in[0] (.names)                                            1.014     7.169
n11397.out[0] (.names)                                           0.261     7.430
n11398.in[1] (.names)                                            1.014     8.444
n11398.out[0] (.names)                                           0.261     8.705
n11061.in[1] (.names)                                            1.014     9.719
n11061.out[0] (.names)                                           0.261     9.980
n11063.in[1] (.names)                                            1.014    10.993
n11063.out[0] (.names)                                           0.261    11.254
n11065.in[0] (.names)                                            1.014    12.268
n11065.out[0] (.names)                                           0.261    12.529
n11066.in[2] (.names)                                            1.014    13.543
n11066.out[0] (.names)                                           0.261    13.804
n10984.in[0] (.names)                                            1.014    14.818
n10984.out[0] (.names)                                           0.261    15.079
n10950.in[1] (.names)                                            1.014    16.093
n10950.out[0] (.names)                                           0.261    16.354
n10997.in[0] (.names)                                            1.014    17.367
n10997.out[0] (.names)                                           0.261    17.628
n10951.in[0] (.names)                                            1.014    18.642
n10951.out[0] (.names)                                           0.261    18.903
n10953.in[1] (.names)                                            1.014    19.917
n10953.out[0] (.names)                                           0.261    20.178
n10966.in[2] (.names)                                            1.014    21.192
n10966.out[0] (.names)                                           0.261    21.453
n10969.in[0] (.names)                                            1.014    22.467
n10969.out[0] (.names)                                           0.261    22.728
n10957.in[0] (.names)                                            1.014    23.742
n10957.out[0] (.names)                                           0.261    24.003
n10958.in[2] (.names)                                            1.014    25.016
n10958.out[0] (.names)                                           0.261    25.277
n10959.in[1] (.names)                                            1.014    26.291
n10959.out[0] (.names)                                           0.261    26.552
n10961.in[2] (.names)                                            1.014    27.566
n10961.out[0] (.names)                                           0.261    27.827
n10962.in[0] (.names)                                            1.014    28.841
n10962.out[0] (.names)                                           0.261    29.102
n10963.in[0] (.names)                                            1.014    30.116
n10963.out[0] (.names)                                           0.261    30.377
n10977.in[2] (.names)                                            1.014    31.390
n10977.out[0] (.names)                                           0.261    31.651
n10979.in[1] (.names)                                            1.014    32.665
n10979.out[0] (.names)                                           0.261    32.926
n10992.in[1] (.names)                                            1.014    33.940
n10992.out[0] (.names)                                           0.261    34.201
n10986.in[1] (.names)                                            1.014    35.215
n10986.out[0] (.names)                                           0.261    35.476
n11498.in[1] (.names)                                            1.014    36.490
n11498.out[0] (.names)                                           0.261    36.751
n11499.in[1] (.names)                                            1.014    37.765
n11499.out[0] (.names)                                           0.261    38.026
n11500.in[0] (.names)                                            1.014    39.039
n11500.out[0] (.names)                                           0.261    39.300
n10287.in[0] (.names)                                            1.014    40.314
n10287.out[0] (.names)                                           0.261    40.575
n11342.in[0] (.names)                                            1.014    41.589
n11342.out[0] (.names)                                           0.261    41.850
n700.in[1] (.names)                                              1.014    42.864
n700.out[0] (.names)                                             0.261    43.125
n11418.in[0] (.names)                                            1.014    44.139
n11418.out[0] (.names)                                           0.261    44.400
n11405.in[0] (.names)                                            1.014    45.413
n11405.out[0] (.names)                                           0.261    45.674
n11406.in[3] (.names)                                            1.014    46.688
n11406.out[0] (.names)                                           0.261    46.949
n10259.in[2] (.names)                                            1.014    47.963
n10259.out[0] (.names)                                           0.261    48.224
n5922.in[0] (.names)                                             1.014    49.238
n5922.out[0] (.names)                                            0.261    49.499
n730.in[1] (.names)                                              1.014    50.513
n730.out[0] (.names)                                             0.261    50.774
n11417.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11417.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 51
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n715.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4299.in[3] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4315.in[1] (.names)                                             1.014    17.367
n4315.out[0] (.names)                                            0.261    17.628
n4323.in[1] (.names)                                             1.014    18.642
n4323.out[0] (.names)                                            0.261    18.903
n4310.in[0] (.names)                                             1.014    19.917
n4310.out[0] (.names)                                            0.261    20.178
n4312.in[1] (.names)                                             1.014    21.192
n4312.out[0] (.names)                                            0.261    21.453
n4317.in[2] (.names)                                             1.014    22.467
n4317.out[0] (.names)                                            0.261    22.728
n4318.in[1] (.names)                                             1.014    23.742
n4318.out[0] (.names)                                            0.261    24.003
n4319.in[3] (.names)                                             1.014    25.016
n4319.out[0] (.names)                                            0.261    25.277
n4320.in[0] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4325.in[0] (.names)                                             1.014    27.566
n4325.out[0] (.names)                                            0.261    27.827
n4326.in[0] (.names)                                             1.014    28.841
n4326.out[0] (.names)                                            0.261    29.102
n4327.in[1] (.names)                                             1.014    30.116
n4327.out[0] (.names)                                            0.261    30.377
n4313.in[0] (.names)                                             1.014    31.390
n4313.out[0] (.names)                                            0.261    31.651
n4155.in[1] (.names)                                             1.014    32.665
n4155.out[0] (.names)                                            0.261    32.926
n4113.in[1] (.names)                                             1.014    33.940
n4113.out[0] (.names)                                            0.261    34.201
n4428.in[0] (.names)                                             1.014    35.215
n4428.out[0] (.names)                                            0.261    35.476
n4431.in[1] (.names)                                             1.014    36.490
n4431.out[0] (.names)                                            0.261    36.751
n4434.in[2] (.names)                                             1.014    37.765
n4434.out[0] (.names)                                            0.261    38.026
n2167.in[0] (.names)                                             1.014    39.039
n2167.out[0] (.names)                                            0.261    39.300
n4415.in[0] (.names)                                             1.014    40.314
n4415.out[0] (.names)                                            0.261    40.575
n4420.in[0] (.names)                                             1.014    41.589
n4420.out[0] (.names)                                            0.261    41.850
n4421.in[0] (.names)                                             1.014    42.864
n4421.out[0] (.names)                                            0.261    43.125
n2161.in[0] (.names)                                             1.014    44.139
n2161.out[0] (.names)                                            0.261    44.400
n4398.in[0] (.names)                                             1.014    45.413
n4398.out[0] (.names)                                            0.261    45.674
n4422.in[0] (.names)                                             1.014    46.688
n4422.out[0] (.names)                                            0.261    46.949
n2155.in[0] (.names)                                             1.014    47.963
n2155.out[0] (.names)                                            0.261    48.224
n2139.in[0] (.names)                                             1.014    49.238
n2139.out[0] (.names)                                            0.261    49.499
n714.in[0] (.names)                                              1.014    50.513
n714.out[0] (.names)                                             0.261    50.774
n715.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n715.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 52
Startpoint: n3876.Q[0] (.latch clocked by pclk)
Endpoint  : n564.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3876.clk[0] (.latch)                                            1.014     1.014
n3876.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3877.in[0] (.names)                                             1.014     2.070
n3877.out[0] (.names)                                            0.261     2.331
n3880.in[0] (.names)                                             1.014     3.344
n3880.out[0] (.names)                                            0.261     3.605
n3882.in[3] (.names)                                             1.014     4.619
n3882.out[0] (.names)                                            0.261     4.880
n3883.in[0] (.names)                                             1.014     5.894
n3883.out[0] (.names)                                            0.261     6.155
n3884.in[0] (.names)                                             1.014     7.169
n3884.out[0] (.names)                                            0.261     7.430
n3886.in[0] (.names)                                             1.014     8.444
n3886.out[0] (.names)                                            0.261     8.705
n3888.in[2] (.names)                                             1.014     9.719
n3888.out[0] (.names)                                            0.261     9.980
n3891.in[0] (.names)                                             1.014    10.993
n3891.out[0] (.names)                                            0.261    11.254
n3892.in[0] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n4345.in[2] (.names)                                             1.014    13.543
n4345.out[0] (.names)                                            0.261    13.804
n4346.in[1] (.names)                                             1.014    14.818
n4346.out[0] (.names)                                            0.261    15.079
n4303.in[0] (.names)                                             1.014    16.093
n4303.out[0] (.names)                                            0.261    16.354
n4348.in[2] (.names)                                             1.014    17.367
n4348.out[0] (.names)                                            0.261    17.628
n4381.in[1] (.names)                                             1.014    18.642
n4381.out[0] (.names)                                            0.261    18.903
n4270.in[0] (.names)                                             1.014    19.917
n4270.out[0] (.names)                                            0.261    20.178
n4271.in[1] (.names)                                             1.014    21.192
n4271.out[0] (.names)                                            0.261    21.453
n4272.in[2] (.names)                                             1.014    22.467
n4272.out[0] (.names)                                            0.261    22.728
n4273.in[1] (.names)                                             1.014    23.742
n4273.out[0] (.names)                                            0.261    24.003
n4209.in[1] (.names)                                             1.014    25.016
n4209.out[0] (.names)                                            0.261    25.277
n4130.in[0] (.names)                                             1.014    26.291
n4130.out[0] (.names)                                            0.261    26.552
n4275.in[0] (.names)                                             1.014    27.566
n4275.out[0] (.names)                                            0.261    27.827
n4169.in[0] (.names)                                             1.014    28.841
n4169.out[0] (.names)                                            0.261    29.102
n4167.in[0] (.names)                                             1.014    30.116
n4167.out[0] (.names)                                            0.261    30.377
n4168.in[0] (.names)                                             1.014    31.390
n4168.out[0] (.names)                                            0.261    31.651
n4170.in[0] (.names)                                             1.014    32.665
n4170.out[0] (.names)                                            0.261    32.926
n4171.in[0] (.names)                                             1.014    33.940
n4171.out[0] (.names)                                            0.261    34.201
n4172.in[0] (.names)                                             1.014    35.215
n4172.out[0] (.names)                                            0.261    35.476
n4175.in[2] (.names)                                             1.014    36.490
n4175.out[0] (.names)                                            0.261    36.751
n4176.in[0] (.names)                                             1.014    37.765
n4176.out[0] (.names)                                            0.261    38.026
n4177.in[0] (.names)                                             1.014    39.039
n4177.out[0] (.names)                                            0.261    39.300
n4183.in[2] (.names)                                             1.014    40.314
n4183.out[0] (.names)                                            0.261    40.575
n4117.in[1] (.names)                                             1.014    41.589
n4117.out[0] (.names)                                            0.261    41.850
n4184.in[0] (.names)                                             1.014    42.864
n4184.out[0] (.names)                                            0.261    43.125
n4187.in[1] (.names)                                             1.014    44.139
n4187.out[0] (.names)                                            0.261    44.400
n4188.in[0] (.names)                                             1.014    45.413
n4188.out[0] (.names)                                            0.261    45.674
n4185.in[0] (.names)                                             1.014    46.688
n4185.out[0] (.names)                                            0.261    46.949
n2122.in[0] (.names)                                             1.014    47.963
n2122.out[0] (.names)                                            0.261    48.224
n753.in[0] (.names)                                              1.014    49.238
n753.out[0] (.names)                                             0.261    49.499
n727.in[0] (.names)                                              1.014    50.513
n727.out[0] (.names)                                             0.261    50.774
n564.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n564.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 53
Startpoint: n628.Q[0] (.latch clocked by pclk)
Endpoint  : n6646.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n628.clk[0] (.latch)                                             1.014     1.014
n628.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7066.in[0] (.names)                                             1.014     2.070
n7066.out[0] (.names)                                            0.261     2.331
n7014.in[0] (.names)                                             1.014     3.344
n7014.out[0] (.names)                                            0.261     3.605
n6978.in[1] (.names)                                             1.014     4.619
n6978.out[0] (.names)                                            0.261     4.880
n7018.in[3] (.names)                                             1.014     5.894
n7018.out[0] (.names)                                            0.261     6.155
n7019.in[1] (.names)                                             1.014     7.169
n7019.out[0] (.names)                                            0.261     7.430
n7020.in[0] (.names)                                             1.014     8.444
n7020.out[0] (.names)                                            0.261     8.705
n7021.in[0] (.names)                                             1.014     9.719
n7021.out[0] (.names)                                            0.261     9.980
n7022.in[0] (.names)                                             1.014    10.993
n7022.out[0] (.names)                                            0.261    11.254
n7026.in[0] (.names)                                             1.014    12.268
n7026.out[0] (.names)                                            0.261    12.529
n7027.in[0] (.names)                                             1.014    13.543
n7027.out[0] (.names)                                            0.261    13.804
n7028.in[0] (.names)                                             1.014    14.818
n7028.out[0] (.names)                                            0.261    15.079
n7023.in[1] (.names)                                             1.014    16.093
n7023.out[0] (.names)                                            0.261    16.354
n7013.in[0] (.names)                                             1.014    17.367
n7013.out[0] (.names)                                            0.261    17.628
n5959.in[1] (.names)                                             1.014    18.642
n5959.out[0] (.names)                                            0.261    18.903
n6987.in[0] (.names)                                             1.014    19.917
n6987.out[0] (.names)                                            0.261    20.178
n6988.in[0] (.names)                                             1.014    21.192
n6988.out[0] (.names)                                            0.261    21.453
n6937.in[1] (.names)                                             1.014    22.467
n6937.out[0] (.names)                                            0.261    22.728
n6938.in[2] (.names)                                             1.014    23.742
n6938.out[0] (.names)                                            0.261    24.003
n6939.in[1] (.names)                                             1.014    25.016
n6939.out[0] (.names)                                            0.261    25.277
n6941.in[2] (.names)                                             1.014    26.291
n6941.out[0] (.names)                                            0.261    26.552
n6942.in[0] (.names)                                             1.014    27.566
n6942.out[0] (.names)                                            0.261    27.827
n6943.in[0] (.names)                                             1.014    28.841
n6943.out[0] (.names)                                            0.261    29.102
n6944.in[0] (.names)                                             1.014    30.116
n6944.out[0] (.names)                                            0.261    30.377
n6946.in[0] (.names)                                             1.014    31.390
n6946.out[0] (.names)                                            0.261    31.651
n6961.in[1] (.names)                                             1.014    32.665
n6961.out[0] (.names)                                            0.261    32.926
n6962.in[0] (.names)                                             1.014    33.940
n6962.out[0] (.names)                                            0.261    34.201
n6963.in[0] (.names)                                             1.014    35.215
n6963.out[0] (.names)                                            0.261    35.476
n6965.in[1] (.names)                                             1.014    36.490
n6965.out[0] (.names)                                            0.261    36.751
n6966.in[0] (.names)                                             1.014    37.765
n6966.out[0] (.names)                                            0.261    38.026
n6967.in[0] (.names)                                             1.014    39.039
n6967.out[0] (.names)                                            0.261    39.300
n6968.in[0] (.names)                                             1.014    40.314
n6968.out[0] (.names)                                            0.261    40.575
n6970.in[0] (.names)                                             1.014    41.589
n6970.out[0] (.names)                                            0.261    41.850
n6971.in[0] (.names)                                             1.014    42.864
n6971.out[0] (.names)                                            0.261    43.125
n6972.in[0] (.names)                                             1.014    44.139
n6972.out[0] (.names)                                            0.261    44.400
n5936.in[0] (.names)                                             1.014    45.413
n5936.out[0] (.names)                                            0.261    45.674
n711.in[1] (.names)                                              1.014    46.688
n711.out[0] (.names)                                             0.261    46.949
n6977.in[0] (.names)                                             1.014    47.963
n6977.out[0] (.names)                                            0.261    48.224
n6902.in[0] (.names)                                             1.014    49.238
n6902.out[0] (.names)                                            0.261    49.499
n6897.in[0] (.names)                                             1.014    50.513
n6897.out[0] (.names)                                            0.261    50.774
n6646.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6646.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 54
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n2138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4299.in[3] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4315.in[1] (.names)                                             1.014    17.367
n4315.out[0] (.names)                                            0.261    17.628
n4323.in[1] (.names)                                             1.014    18.642
n4323.out[0] (.names)                                            0.261    18.903
n4310.in[0] (.names)                                             1.014    19.917
n4310.out[0] (.names)                                            0.261    20.178
n4312.in[1] (.names)                                             1.014    21.192
n4312.out[0] (.names)                                            0.261    21.453
n4317.in[2] (.names)                                             1.014    22.467
n4317.out[0] (.names)                                            0.261    22.728
n4318.in[1] (.names)                                             1.014    23.742
n4318.out[0] (.names)                                            0.261    24.003
n4319.in[3] (.names)                                             1.014    25.016
n4319.out[0] (.names)                                            0.261    25.277
n4320.in[0] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4325.in[0] (.names)                                             1.014    27.566
n4325.out[0] (.names)                                            0.261    27.827
n4326.in[0] (.names)                                             1.014    28.841
n4326.out[0] (.names)                                            0.261    29.102
n4327.in[1] (.names)                                             1.014    30.116
n4327.out[0] (.names)                                            0.261    30.377
n4313.in[0] (.names)                                             1.014    31.390
n4313.out[0] (.names)                                            0.261    31.651
n4155.in[1] (.names)                                             1.014    32.665
n4155.out[0] (.names)                                            0.261    32.926
n4113.in[1] (.names)                                             1.014    33.940
n4113.out[0] (.names)                                            0.261    34.201
n4114.in[1] (.names)                                             1.014    35.215
n4114.out[0] (.names)                                            0.261    35.476
n4120.in[1] (.names)                                             1.014    36.490
n4120.out[0] (.names)                                            0.261    36.751
n4118.in[0] (.names)                                             1.014    37.765
n4118.out[0] (.names)                                            0.261    38.026
n4119.in[0] (.names)                                             1.014    39.039
n4119.out[0] (.names)                                            0.261    39.300
n4121.in[1] (.names)                                             1.014    40.314
n4121.out[0] (.names)                                            0.261    40.575
n548.in[2] (.names)                                              1.014    41.589
n548.out[0] (.names)                                             0.261    41.850
n3941.in[1] (.names)                                             1.014    42.864
n3941.out[0] (.names)                                            0.261    43.125
n3942.in[1] (.names)                                             1.014    44.139
n3942.out[0] (.names)                                            0.261    44.400
n2127.in[0] (.names)                                             1.014    45.413
n2127.out[0] (.names)                                            0.261    45.674
n3943.in[0] (.names)                                             1.014    46.688
n3943.out[0] (.names)                                            0.261    46.949
n3944.in[0] (.names)                                             1.014    47.963
n3944.out[0] (.names)                                            0.261    48.224
n3945.in[0] (.names)                                             1.014    49.238
n3945.out[0] (.names)                                            0.261    49.499
n2137.in[0] (.names)                                             1.014    50.513
n2137.out[0] (.names)                                            0.261    50.774
n2138.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2138.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 55
Startpoint: n786.Q[0] (.latch clocked by pclk)
Endpoint  : n8216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n786.clk[0] (.latch)                                             1.014     1.014
n786.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10077.in[0] (.names)                                            1.014     2.070
n10077.out[0] (.names)                                           0.261     2.331
n10076.in[2] (.names)                                            1.014     3.344
n10076.out[0] (.names)                                           0.261     3.605
n10072.in[0] (.names)                                            1.014     4.619
n10072.out[0] (.names)                                           0.261     4.880
n10122.in[0] (.names)                                            1.014     5.894
n10122.out[0] (.names)                                           0.261     6.155
n10123.in[0] (.names)                                            1.014     7.169
n10123.out[0] (.names)                                           0.261     7.430
n10099.in[0] (.names)                                            1.014     8.444
n10099.out[0] (.names)                                           0.261     8.705
n8854.in[1] (.names)                                             1.014     9.719
n8854.out[0] (.names)                                            0.261     9.980
n8855.in[1] (.names)                                             1.014    10.993
n8855.out[0] (.names)                                            0.261    11.254
n8856.in[0] (.names)                                             1.014    12.268
n8856.out[0] (.names)                                            0.261    12.529
n8959.in[2] (.names)                                             1.014    13.543
n8959.out[0] (.names)                                            0.261    13.804
n8963.in[0] (.names)                                             1.014    14.818
n8963.out[0] (.names)                                            0.261    15.079
n8964.in[1] (.names)                                             1.014    16.093
n8964.out[0] (.names)                                            0.261    16.354
n8965.in[1] (.names)                                             1.014    17.367
n8965.out[0] (.names)                                            0.261    17.628
n8967.in[0] (.names)                                             1.014    18.642
n8967.out[0] (.names)                                            0.261    18.903
n8969.in[1] (.names)                                             1.014    19.917
n8969.out[0] (.names)                                            0.261    20.178
n8977.in[1] (.names)                                             1.014    21.192
n8977.out[0] (.names)                                            0.261    21.453
n8978.in[0] (.names)                                             1.014    22.467
n8978.out[0] (.names)                                            0.261    22.728
n8979.in[0] (.names)                                             1.014    23.742
n8979.out[0] (.names)                                            0.261    24.003
n8987.in[0] (.names)                                             1.014    25.016
n8987.out[0] (.names)                                            0.261    25.277
n8988.in[0] (.names)                                             1.014    26.291
n8988.out[0] (.names)                                            0.261    26.552
n8989.in[0] (.names)                                             1.014    27.566
n8989.out[0] (.names)                                            0.261    27.827
n8990.in[0] (.names)                                             1.014    28.841
n8990.out[0] (.names)                                            0.261    29.102
n8992.in[3] (.names)                                             1.014    30.116
n8992.out[0] (.names)                                            0.261    30.377
n8993.in[1] (.names)                                             1.014    31.390
n8993.out[0] (.names)                                            0.261    31.651
n8995.in[1] (.names)                                             1.014    32.665
n8995.out[0] (.names)                                            0.261    32.926
n9001.in[3] (.names)                                             1.014    33.940
n9001.out[0] (.names)                                            0.261    34.201
n8895.in[0] (.names)                                             1.014    35.215
n8895.out[0] (.names)                                            0.261    35.476
n9002.in[1] (.names)                                             1.014    36.490
n9002.out[0] (.names)                                            0.261    36.751
n9003.in[0] (.names)                                             1.014    37.765
n9003.out[0] (.names)                                            0.261    38.026
n8816.in[0] (.names)                                             1.014    39.039
n8816.out[0] (.names)                                            0.261    39.300
n9004.in[0] (.names)                                             1.014    40.314
n9004.out[0] (.names)                                            0.261    40.575
n9005.in[1] (.names)                                             1.014    41.589
n9005.out[0] (.names)                                            0.261    41.850
n8720.in[1] (.names)                                             1.014    42.864
n8720.out[0] (.names)                                            0.261    43.125
n9009.in[0] (.names)                                             1.014    44.139
n9009.out[0] (.names)                                            0.261    44.400
n8904.in[0] (.names)                                             1.014    45.413
n8904.out[0] (.names)                                            0.261    45.674
n9006.in[1] (.names)                                             1.014    46.688
n9006.out[0] (.names)                                            0.261    46.949
n9008.in[3] (.names)                                             1.014    47.963
n9008.out[0] (.names)                                            0.261    48.224
n9010.in[0] (.names)                                             1.014    49.238
n9010.out[0] (.names)                                            0.261    49.499
n8215.in[0] (.names)                                             1.014    50.513
n8215.out[0] (.names)                                            0.261    50.774
n8216.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8216.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 56
Startpoint: n664.Q[0] (.latch clocked by pclk)
Endpoint  : n1230.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n664.clk[0] (.latch)                                             1.014     1.014
n664.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1172.in[0] (.names)                                             1.014     2.070
n1172.out[0] (.names)                                            0.261     2.331
n1167.in[0] (.names)                                             1.014     3.344
n1167.out[0] (.names)                                            0.261     3.605
n1057.in[0] (.names)                                             1.014     4.619
n1057.out[0] (.names)                                            0.261     4.880
n1107.in[1] (.names)                                             1.014     5.894
n1107.out[0] (.names)                                            0.261     6.155
n1108.in[0] (.names)                                             1.014     7.169
n1108.out[0] (.names)                                            0.261     7.430
n1116.in[1] (.names)                                             1.014     8.444
n1116.out[0] (.names)                                            0.261     8.705
n1109.in[0] (.names)                                             1.014     9.719
n1109.out[0] (.names)                                            0.261     9.980
n1110.in[0] (.names)                                             1.014    10.993
n1110.out[0] (.names)                                            0.261    11.254
n1111.in[0] (.names)                                             1.014    12.268
n1111.out[0] (.names)                                            0.261    12.529
n1113.in[0] (.names)                                             1.014    13.543
n1113.out[0] (.names)                                            0.261    13.804
n1114.in[0] (.names)                                             1.014    14.818
n1114.out[0] (.names)                                            0.261    15.079
n1115.in[0] (.names)                                             1.014    16.093
n1115.out[0] (.names)                                            0.261    16.354
n902.in[0] (.names)                                              1.014    17.367
n902.out[0] (.names)                                             0.261    17.628
n1131.in[0] (.names)                                             1.014    18.642
n1131.out[0] (.names)                                            0.261    18.903
n1139.in[0] (.names)                                             1.014    19.917
n1139.out[0] (.names)                                            0.261    20.178
n1140.in[0] (.names)                                             1.014    21.192
n1140.out[0] (.names)                                            0.261    21.453
n1097.in[0] (.names)                                             1.014    22.467
n1097.out[0] (.names)                                            0.261    22.728
n1098.in[3] (.names)                                             1.014    23.742
n1098.out[0] (.names)                                            0.261    24.003
n1099.in[2] (.names)                                             1.014    25.016
n1099.out[0] (.names)                                            0.261    25.277
n1100.in[2] (.names)                                             1.014    26.291
n1100.out[0] (.names)                                            0.261    26.552
n1101.in[0] (.names)                                             1.014    27.566
n1101.out[0] (.names)                                            0.261    27.827
n1029.in[0] (.names)                                             1.014    28.841
n1029.out[0] (.names)                                            0.261    29.102
n1259.in[2] (.names)                                             1.014    30.116
n1259.out[0] (.names)                                            0.261    30.377
n1264.in[2] (.names)                                             1.014    31.390
n1264.out[0] (.names)                                            0.261    31.651
n1265.in[1] (.names)                                             1.014    32.665
n1265.out[0] (.names)                                            0.261    32.926
n1268.in[1] (.names)                                             1.014    33.940
n1268.out[0] (.names)                                            0.261    34.201
n1269.in[0] (.names)                                             1.014    35.215
n1269.out[0] (.names)                                            0.261    35.476
n1275.in[0] (.names)                                             1.014    36.490
n1275.out[0] (.names)                                            0.261    36.751
n751.in[0] (.names)                                              1.014    37.765
n751.out[0] (.names)                                             0.261    38.026
n1220.in[1] (.names)                                             1.014    39.039
n1220.out[0] (.names)                                            0.261    39.300
n1221.in[0] (.names)                                             1.014    40.314
n1221.out[0] (.names)                                            0.261    40.575
n1223.in[2] (.names)                                             1.014    41.589
n1223.out[0] (.names)                                            0.261    41.850
n1224.in[1] (.names)                                             1.014    42.864
n1224.out[0] (.names)                                            0.261    43.125
n874.in[2] (.names)                                              1.014    44.139
n874.out[0] (.names)                                             0.261    44.400
n1227.in[0] (.names)                                             1.014    45.413
n1227.out[0] (.names)                                            0.261    45.674
n830.in[0] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n724.in[1] (.names)                                              1.014    47.963
n724.out[0] (.names)                                             0.261    48.224
n1226.in[0] (.names)                                             1.014    49.238
n1226.out[0] (.names)                                            0.261    49.499
n1231.in[1] (.names)                                             1.014    50.513
n1231.out[0] (.names)                                            0.261    50.774
n1230.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1230.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 57
Startpoint: n664.Q[0] (.latch clocked by pclk)
Endpoint  : n598.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n664.clk[0] (.latch)                                             1.014     1.014
n664.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1172.in[0] (.names)                                             1.014     2.070
n1172.out[0] (.names)                                            0.261     2.331
n1167.in[0] (.names)                                             1.014     3.344
n1167.out[0] (.names)                                            0.261     3.605
n1057.in[0] (.names)                                             1.014     4.619
n1057.out[0] (.names)                                            0.261     4.880
n1107.in[1] (.names)                                             1.014     5.894
n1107.out[0] (.names)                                            0.261     6.155
n1108.in[0] (.names)                                             1.014     7.169
n1108.out[0] (.names)                                            0.261     7.430
n1116.in[1] (.names)                                             1.014     8.444
n1116.out[0] (.names)                                            0.261     8.705
n1109.in[0] (.names)                                             1.014     9.719
n1109.out[0] (.names)                                            0.261     9.980
n1110.in[0] (.names)                                             1.014    10.993
n1110.out[0] (.names)                                            0.261    11.254
n1111.in[0] (.names)                                             1.014    12.268
n1111.out[0] (.names)                                            0.261    12.529
n1113.in[0] (.names)                                             1.014    13.543
n1113.out[0] (.names)                                            0.261    13.804
n1114.in[0] (.names)                                             1.014    14.818
n1114.out[0] (.names)                                            0.261    15.079
n1115.in[0] (.names)                                             1.014    16.093
n1115.out[0] (.names)                                            0.261    16.354
n902.in[0] (.names)                                              1.014    17.367
n902.out[0] (.names)                                             0.261    17.628
n1131.in[0] (.names)                                             1.014    18.642
n1131.out[0] (.names)                                            0.261    18.903
n1139.in[0] (.names)                                             1.014    19.917
n1139.out[0] (.names)                                            0.261    20.178
n1140.in[0] (.names)                                             1.014    21.192
n1140.out[0] (.names)                                            0.261    21.453
n1097.in[0] (.names)                                             1.014    22.467
n1097.out[0] (.names)                                            0.261    22.728
n1098.in[3] (.names)                                             1.014    23.742
n1098.out[0] (.names)                                            0.261    24.003
n1099.in[2] (.names)                                             1.014    25.016
n1099.out[0] (.names)                                            0.261    25.277
n1100.in[2] (.names)                                             1.014    26.291
n1100.out[0] (.names)                                            0.261    26.552
n1101.in[0] (.names)                                             1.014    27.566
n1101.out[0] (.names)                                            0.261    27.827
n1029.in[0] (.names)                                             1.014    28.841
n1029.out[0] (.names)                                            0.261    29.102
n1259.in[2] (.names)                                             1.014    30.116
n1259.out[0] (.names)                                            0.261    30.377
n1264.in[2] (.names)                                             1.014    31.390
n1264.out[0] (.names)                                            0.261    31.651
n1265.in[1] (.names)                                             1.014    32.665
n1265.out[0] (.names)                                            0.261    32.926
n1268.in[1] (.names)                                             1.014    33.940
n1268.out[0] (.names)                                            0.261    34.201
n1269.in[0] (.names)                                             1.014    35.215
n1269.out[0] (.names)                                            0.261    35.476
n1275.in[0] (.names)                                             1.014    36.490
n1275.out[0] (.names)                                            0.261    36.751
n751.in[0] (.names)                                              1.014    37.765
n751.out[0] (.names)                                             0.261    38.026
n1220.in[1] (.names)                                             1.014    39.039
n1220.out[0] (.names)                                            0.261    39.300
n1221.in[0] (.names)                                             1.014    40.314
n1221.out[0] (.names)                                            0.261    40.575
n1223.in[2] (.names)                                             1.014    41.589
n1223.out[0] (.names)                                            0.261    41.850
n1224.in[1] (.names)                                             1.014    42.864
n1224.out[0] (.names)                                            0.261    43.125
n874.in[2] (.names)                                              1.014    44.139
n874.out[0] (.names)                                             0.261    44.400
n1227.in[0] (.names)                                             1.014    45.413
n1227.out[0] (.names)                                            0.261    45.674
n830.in[0] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n724.in[1] (.names)                                              1.014    47.963
n724.out[0] (.names)                                             0.261    48.224
n870.in[1] (.names)                                              1.014    49.238
n870.out[0] (.names)                                             0.261    49.499
n784.in[0] (.names)                                              1.014    50.513
n784.out[0] (.names)                                             0.261    50.774
n598.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n598.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 58
Startpoint: n664.Q[0] (.latch clocked by pclk)
Endpoint  : n1255.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n664.clk[0] (.latch)                                             1.014     1.014
n664.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1172.in[0] (.names)                                             1.014     2.070
n1172.out[0] (.names)                                            0.261     2.331
n1167.in[0] (.names)                                             1.014     3.344
n1167.out[0] (.names)                                            0.261     3.605
n1057.in[0] (.names)                                             1.014     4.619
n1057.out[0] (.names)                                            0.261     4.880
n1107.in[1] (.names)                                             1.014     5.894
n1107.out[0] (.names)                                            0.261     6.155
n1108.in[0] (.names)                                             1.014     7.169
n1108.out[0] (.names)                                            0.261     7.430
n1116.in[1] (.names)                                             1.014     8.444
n1116.out[0] (.names)                                            0.261     8.705
n1109.in[0] (.names)                                             1.014     9.719
n1109.out[0] (.names)                                            0.261     9.980
n1110.in[0] (.names)                                             1.014    10.993
n1110.out[0] (.names)                                            0.261    11.254
n1111.in[0] (.names)                                             1.014    12.268
n1111.out[0] (.names)                                            0.261    12.529
n1113.in[0] (.names)                                             1.014    13.543
n1113.out[0] (.names)                                            0.261    13.804
n1114.in[0] (.names)                                             1.014    14.818
n1114.out[0] (.names)                                            0.261    15.079
n1115.in[0] (.names)                                             1.014    16.093
n1115.out[0] (.names)                                            0.261    16.354
n902.in[0] (.names)                                              1.014    17.367
n902.out[0] (.names)                                             0.261    17.628
n1131.in[0] (.names)                                             1.014    18.642
n1131.out[0] (.names)                                            0.261    18.903
n1139.in[0] (.names)                                             1.014    19.917
n1139.out[0] (.names)                                            0.261    20.178
n1140.in[0] (.names)                                             1.014    21.192
n1140.out[0] (.names)                                            0.261    21.453
n1097.in[0] (.names)                                             1.014    22.467
n1097.out[0] (.names)                                            0.261    22.728
n1098.in[3] (.names)                                             1.014    23.742
n1098.out[0] (.names)                                            0.261    24.003
n1099.in[2] (.names)                                             1.014    25.016
n1099.out[0] (.names)                                            0.261    25.277
n1100.in[2] (.names)                                             1.014    26.291
n1100.out[0] (.names)                                            0.261    26.552
n1101.in[0] (.names)                                             1.014    27.566
n1101.out[0] (.names)                                            0.261    27.827
n1029.in[0] (.names)                                             1.014    28.841
n1029.out[0] (.names)                                            0.261    29.102
n1259.in[2] (.names)                                             1.014    30.116
n1259.out[0] (.names)                                            0.261    30.377
n1264.in[2] (.names)                                             1.014    31.390
n1264.out[0] (.names)                                            0.261    31.651
n1265.in[1] (.names)                                             1.014    32.665
n1265.out[0] (.names)                                            0.261    32.926
n1268.in[1] (.names)                                             1.014    33.940
n1268.out[0] (.names)                                            0.261    34.201
n1269.in[0] (.names)                                             1.014    35.215
n1269.out[0] (.names)                                            0.261    35.476
n1275.in[0] (.names)                                             1.014    36.490
n1275.out[0] (.names)                                            0.261    36.751
n751.in[0] (.names)                                              1.014    37.765
n751.out[0] (.names)                                             0.261    38.026
n1220.in[1] (.names)                                             1.014    39.039
n1220.out[0] (.names)                                            0.261    39.300
n1221.in[0] (.names)                                             1.014    40.314
n1221.out[0] (.names)                                            0.261    40.575
n1223.in[2] (.names)                                             1.014    41.589
n1223.out[0] (.names)                                            0.261    41.850
n1224.in[1] (.names)                                             1.014    42.864
n1224.out[0] (.names)                                            0.261    43.125
n874.in[2] (.names)                                              1.014    44.139
n874.out[0] (.names)                                             0.261    44.400
n1227.in[0] (.names)                                             1.014    45.413
n1227.out[0] (.names)                                            0.261    45.674
n830.in[0] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n724.in[1] (.names)                                              1.014    47.963
n724.out[0] (.names)                                             0.261    48.224
n870.in[1] (.names)                                              1.014    49.238
n870.out[0] (.names)                                             0.261    49.499
n784.in[0] (.names)                                              1.014    50.513
n784.out[0] (.names)                                             0.261    50.774
n1255.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1255.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 59
Startpoint: n1448.Q[0] (.latch clocked by pclk)
Endpoint  : n765.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1448.clk[0] (.latch)                                            1.014     1.014
n1448.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1340.in[0] (.names)                                             1.014     2.070
n1340.out[0] (.names)                                            0.261     2.331
n1451.in[0] (.names)                                             1.014     3.344
n1451.out[0] (.names)                                            0.261     3.605
n1320.in[0] (.names)                                             1.014     4.619
n1320.out[0] (.names)                                            0.261     4.880
n1452.in[0] (.names)                                             1.014     5.894
n1452.out[0] (.names)                                            0.261     6.155
n1453.in[0] (.names)                                             1.014     7.169
n1453.out[0] (.names)                                            0.261     7.430
n1302.in[0] (.names)                                             1.014     8.444
n1302.out[0] (.names)                                            0.261     8.705
n1303.in[0] (.names)                                             1.014     9.719
n1303.out[0] (.names)                                            0.261     9.980
n1305.in[0] (.names)                                             1.014    10.993
n1305.out[0] (.names)                                            0.261    11.254
n1314.in[0] (.names)                                             1.014    12.268
n1314.out[0] (.names)                                            0.261    12.529
n1306.in[2] (.names)                                             1.014    13.543
n1306.out[0] (.names)                                            0.261    13.804
n1307.in[0] (.names)                                             1.014    14.818
n1307.out[0] (.names)                                            0.261    15.079
n1318.in[1] (.names)                                             1.014    16.093
n1318.out[0] (.names)                                            0.261    16.354
n1319.in[2] (.names)                                             1.014    17.367
n1319.out[0] (.names)                                            0.261    17.628
n1323.in[2] (.names)                                             1.014    18.642
n1323.out[0] (.names)                                            0.261    18.903
n1325.in[0] (.names)                                             1.014    19.917
n1325.out[0] (.names)                                            0.261    20.178
n1326.in[0] (.names)                                             1.014    21.192
n1326.out[0] (.names)                                            0.261    21.453
n1342.in[2] (.names)                                             1.014    22.467
n1342.out[0] (.names)                                            0.261    22.728
n1344.in[1] (.names)                                             1.014    23.742
n1344.out[0] (.names)                                            0.261    24.003
n1346.in[0] (.names)                                             1.014    25.016
n1346.out[0] (.names)                                            0.261    25.277
n1347.in[0] (.names)                                             1.014    26.291
n1347.out[0] (.names)                                            0.261    26.552
n1334.in[0] (.names)                                             1.014    27.566
n1334.out[0] (.names)                                            0.261    27.827
n1332.in[0] (.names)                                             1.014    28.841
n1332.out[0] (.names)                                            0.261    29.102
n1333.in[1] (.names)                                             1.014    30.116
n1333.out[0] (.names)                                            0.261    30.377
n1385.in[0] (.names)                                             1.014    31.390
n1385.out[0] (.names)                                            0.261    31.651
n1386.in[0] (.names)                                             1.014    32.665
n1386.out[0] (.names)                                            0.261    32.926
n1388.in[2] (.names)                                             1.014    33.940
n1388.out[0] (.names)                                            0.261    34.201
n1389.in[1] (.names)                                             1.014    35.215
n1389.out[0] (.names)                                            0.261    35.476
n1390.in[0] (.names)                                             1.014    36.490
n1390.out[0] (.names)                                            0.261    36.751
n1391.in[0] (.names)                                             1.014    37.765
n1391.out[0] (.names)                                            0.261    38.026
n1393.in[0] (.names)                                             1.014    39.039
n1393.out[0] (.names)                                            0.261    39.300
n1376.in[0] (.names)                                             1.014    40.314
n1376.out[0] (.names)                                            0.261    40.575
n1373.in[2] (.names)                                             1.014    41.589
n1373.out[0] (.names)                                            0.261    41.850
n1377.in[2] (.names)                                             1.014    42.864
n1377.out[0] (.names)                                            0.261    43.125
n1374.in[0] (.names)                                             1.014    44.139
n1374.out[0] (.names)                                            0.261    44.400
n1367.in[0] (.names)                                             1.014    45.413
n1367.out[0] (.names)                                            0.261    45.674
n1368.in[0] (.names)                                             1.014    46.688
n1368.out[0] (.names)                                            0.261    46.949
n1372.in[2] (.names)                                             1.014    47.963
n1372.out[0] (.names)                                            0.261    48.224
n828.in[1] (.names)                                              1.014    49.238
n828.out[0] (.names)                                             0.261    49.499
n764.in[0] (.names)                                              1.014    50.513
n764.out[0] (.names)                                             0.261    50.774
n765.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n765.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 60
Startpoint: n1448.Q[0] (.latch clocked by pclk)
Endpoint  : n1371.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1448.clk[0] (.latch)                                            1.014     1.014
n1448.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1340.in[0] (.names)                                             1.014     2.070
n1340.out[0] (.names)                                            0.261     2.331
n1451.in[0] (.names)                                             1.014     3.344
n1451.out[0] (.names)                                            0.261     3.605
n1320.in[0] (.names)                                             1.014     4.619
n1320.out[0] (.names)                                            0.261     4.880
n1452.in[0] (.names)                                             1.014     5.894
n1452.out[0] (.names)                                            0.261     6.155
n1453.in[0] (.names)                                             1.014     7.169
n1453.out[0] (.names)                                            0.261     7.430
n1302.in[0] (.names)                                             1.014     8.444
n1302.out[0] (.names)                                            0.261     8.705
n1303.in[0] (.names)                                             1.014     9.719
n1303.out[0] (.names)                                            0.261     9.980
n1305.in[0] (.names)                                             1.014    10.993
n1305.out[0] (.names)                                            0.261    11.254
n1314.in[0] (.names)                                             1.014    12.268
n1314.out[0] (.names)                                            0.261    12.529
n1306.in[2] (.names)                                             1.014    13.543
n1306.out[0] (.names)                                            0.261    13.804
n1307.in[0] (.names)                                             1.014    14.818
n1307.out[0] (.names)                                            0.261    15.079
n1318.in[1] (.names)                                             1.014    16.093
n1318.out[0] (.names)                                            0.261    16.354
n1319.in[2] (.names)                                             1.014    17.367
n1319.out[0] (.names)                                            0.261    17.628
n1323.in[2] (.names)                                             1.014    18.642
n1323.out[0] (.names)                                            0.261    18.903
n1325.in[0] (.names)                                             1.014    19.917
n1325.out[0] (.names)                                            0.261    20.178
n1326.in[0] (.names)                                             1.014    21.192
n1326.out[0] (.names)                                            0.261    21.453
n1342.in[2] (.names)                                             1.014    22.467
n1342.out[0] (.names)                                            0.261    22.728
n1344.in[1] (.names)                                             1.014    23.742
n1344.out[0] (.names)                                            0.261    24.003
n1346.in[0] (.names)                                             1.014    25.016
n1346.out[0] (.names)                                            0.261    25.277
n1347.in[0] (.names)                                             1.014    26.291
n1347.out[0] (.names)                                            0.261    26.552
n1334.in[0] (.names)                                             1.014    27.566
n1334.out[0] (.names)                                            0.261    27.827
n1332.in[0] (.names)                                             1.014    28.841
n1332.out[0] (.names)                                            0.261    29.102
n1333.in[1] (.names)                                             1.014    30.116
n1333.out[0] (.names)                                            0.261    30.377
n1385.in[0] (.names)                                             1.014    31.390
n1385.out[0] (.names)                                            0.261    31.651
n1386.in[0] (.names)                                             1.014    32.665
n1386.out[0] (.names)                                            0.261    32.926
n1388.in[2] (.names)                                             1.014    33.940
n1388.out[0] (.names)                                            0.261    34.201
n1389.in[1] (.names)                                             1.014    35.215
n1389.out[0] (.names)                                            0.261    35.476
n1390.in[0] (.names)                                             1.014    36.490
n1390.out[0] (.names)                                            0.261    36.751
n1391.in[0] (.names)                                             1.014    37.765
n1391.out[0] (.names)                                            0.261    38.026
n1393.in[0] (.names)                                             1.014    39.039
n1393.out[0] (.names)                                            0.261    39.300
n1376.in[0] (.names)                                             1.014    40.314
n1376.out[0] (.names)                                            0.261    40.575
n1373.in[2] (.names)                                             1.014    41.589
n1373.out[0] (.names)                                            0.261    41.850
n1377.in[2] (.names)                                             1.014    42.864
n1377.out[0] (.names)                                            0.261    43.125
n1374.in[0] (.names)                                             1.014    44.139
n1374.out[0] (.names)                                            0.261    44.400
n1367.in[0] (.names)                                             1.014    45.413
n1367.out[0] (.names)                                            0.261    45.674
n1368.in[0] (.names)                                             1.014    46.688
n1368.out[0] (.names)                                            0.261    46.949
n1372.in[2] (.names)                                             1.014    47.963
n1372.out[0] (.names)                                            0.261    48.224
n828.in[1] (.names)                                              1.014    49.238
n828.out[0] (.names)                                             0.261    49.499
n764.in[0] (.names)                                              1.014    50.513
n764.out[0] (.names)                                             0.261    50.774
n1371.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1371.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 61
Startpoint: n2187.Q[0] (.latch clocked by pclk)
Endpoint  : n4533.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2187.clk[0] (.latch)                                            1.014     1.014
n2187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5343.in[0] (.names)                                             1.014     2.070
n5343.out[0] (.names)                                            0.261     2.331
n5339.in[0] (.names)                                             1.014     3.344
n5339.out[0] (.names)                                            0.261     3.605
n5338.in[0] (.names)                                             1.014     4.619
n5338.out[0] (.names)                                            0.261     4.880
n5265.in[0] (.names)                                             1.014     5.894
n5265.out[0] (.names)                                            0.261     6.155
n5342.in[1] (.names)                                             1.014     7.169
n5342.out[0] (.names)                                            0.261     7.430
n5348.in[1] (.names)                                             1.014     8.444
n5348.out[0] (.names)                                            0.261     8.705
n5340.in[0] (.names)                                             1.014     9.719
n5340.out[0] (.names)                                            0.261     9.980
n5341.in[0] (.names)                                             1.014    10.993
n5341.out[0] (.names)                                            0.261    11.254
n5346.in[0] (.names)                                             1.014    12.268
n5346.out[0] (.names)                                            0.261    12.529
n5350.in[1] (.names)                                             1.014    13.543
n5350.out[0] (.names)                                            0.261    13.804
n5363.in[1] (.names)                                             1.014    14.818
n5363.out[0] (.names)                                            0.261    15.079
n5397.in[2] (.names)                                             1.014    16.093
n5397.out[0] (.names)                                            0.261    16.354
n5356.in[3] (.names)                                             1.014    17.367
n5356.out[0] (.names)                                            0.261    17.628
n5357.in[1] (.names)                                             1.014    18.642
n5357.out[0] (.names)                                            0.261    18.903
n5358.in[2] (.names)                                             1.014    19.917
n5358.out[0] (.names)                                            0.261    20.178
n5359.in[0] (.names)                                             1.014    21.192
n5359.out[0] (.names)                                            0.261    21.453
n5360.in[0] (.names)                                             1.014    22.467
n5360.out[0] (.names)                                            0.261    22.728
n5351.in[0] (.names)                                             1.014    23.742
n5351.out[0] (.names)                                            0.261    24.003
n5352.in[2] (.names)                                             1.014    25.016
n5352.out[0] (.names)                                            0.261    25.277
n5214.in[1] (.names)                                             1.014    26.291
n5214.out[0] (.names)                                            0.261    26.552
n5215.in[1] (.names)                                             1.014    27.566
n5215.out[0] (.names)                                            0.261    27.827
n5217.in[0] (.names)                                             1.014    28.841
n5217.out[0] (.names)                                            0.261    29.102
n5221.in[0] (.names)                                             1.014    30.116
n5221.out[0] (.names)                                            0.261    30.377
n5218.in[0] (.names)                                             1.014    31.390
n5218.out[0] (.names)                                            0.261    31.651
n5220.in[0] (.names)                                             1.014    32.665
n5220.out[0] (.names)                                            0.261    32.926
n5222.in[2] (.names)                                             1.014    33.940
n5222.out[0] (.names)                                            0.261    34.201
n5223.in[1] (.names)                                             1.014    35.215
n5223.out[0] (.names)                                            0.261    35.476
n5224.in[1] (.names)                                             1.014    36.490
n5224.out[0] (.names)                                            0.261    36.751
n5225.in[1] (.names)                                             1.014    37.765
n5225.out[0] (.names)                                            0.261    38.026
n5226.in[1] (.names)                                             1.014    39.039
n5226.out[0] (.names)                                            0.261    39.300
n5227.in[0] (.names)                                             1.014    40.314
n5227.out[0] (.names)                                            0.261    40.575
n5246.in[2] (.names)                                             1.014    41.589
n5246.out[0] (.names)                                            0.261    41.850
n5253.in[1] (.names)                                             1.014    42.864
n5253.out[0] (.names)                                            0.261    43.125
n5255.in[3] (.names)                                             1.014    44.139
n5255.out[0] (.names)                                            0.261    44.400
n5259.in[0] (.names)                                             1.014    45.413
n5259.out[0] (.names)                                            0.261    45.674
n5257.in[0] (.names)                                             1.014    46.688
n5257.out[0] (.names)                                            0.261    46.949
n5258.in[1] (.names)                                             1.014    47.963
n5258.out[0] (.names)                                            0.261    48.224
n5261.in[1] (.names)                                             1.014    49.238
n5261.out[0] (.names)                                            0.261    49.499
n4532.in[1] (.names)                                             1.014    50.513
n4532.out[0] (.names)                                            0.261    50.774
n4533.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4533.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 62
Startpoint: n3196.Q[0] (.latch clocked by pclk)
Endpoint  : n2191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3196.clk[0] (.latch)                                            1.014     1.014
n3196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3201.in[0] (.names)                                             1.014     2.070
n3201.out[0] (.names)                                            0.261     2.331
n3202.in[0] (.names)                                             1.014     3.344
n3202.out[0] (.names)                                            0.261     3.605
n3203.in[1] (.names)                                             1.014     4.619
n3203.out[0] (.names)                                            0.261     4.880
n3029.in[1] (.names)                                             1.014     5.894
n3029.out[0] (.names)                                            0.261     6.155
n3030.in[0] (.names)                                             1.014     7.169
n3030.out[0] (.names)                                            0.261     7.430
n3031.in[0] (.names)                                             1.014     8.444
n3031.out[0] (.names)                                            0.261     8.705
n3032.in[1] (.names)                                             1.014     9.719
n3032.out[0] (.names)                                            0.261     9.980
n3040.in[1] (.names)                                             1.014    10.993
n3040.out[0] (.names)                                            0.261    11.254
n3033.in[2] (.names)                                             1.014    12.268
n3033.out[0] (.names)                                            0.261    12.529
n3437.in[0] (.names)                                             1.014    13.543
n3437.out[0] (.names)                                            0.261    13.804
n3499.in[2] (.names)                                             1.014    14.818
n3499.out[0] (.names)                                            0.261    15.079
n3500.in[1] (.names)                                             1.014    16.093
n3500.out[0] (.names)                                            0.261    16.354
n3495.in[0] (.names)                                             1.014    17.367
n3495.out[0] (.names)                                            0.261    17.628
n3493.in[0] (.names)                                             1.014    18.642
n3493.out[0] (.names)                                            0.261    18.903
n3454.in[0] (.names)                                             1.014    19.917
n3454.out[0] (.names)                                            0.261    20.178
n3455.in[2] (.names)                                             1.014    21.192
n3455.out[0] (.names)                                            0.261    21.453
n3456.in[0] (.names)                                             1.014    22.467
n3456.out[0] (.names)                                            0.261    22.728
n3457.in[0] (.names)                                             1.014    23.742
n3457.out[0] (.names)                                            0.261    24.003
n3460.in[0] (.names)                                             1.014    25.016
n3460.out[0] (.names)                                            0.261    25.277
n3449.in[0] (.names)                                             1.014    26.291
n3449.out[0] (.names)                                            0.261    26.552
n3463.in[3] (.names)                                             1.014    27.566
n3463.out[0] (.names)                                            0.261    27.827
n3464.in[2] (.names)                                             1.014    28.841
n3464.out[0] (.names)                                            0.261    29.102
n3469.in[0] (.names)                                             1.014    30.116
n3469.out[0] (.names)                                            0.261    30.377
n3472.in[1] (.names)                                             1.014    31.390
n3472.out[0] (.names)                                            0.261    31.651
n3473.in[2] (.names)                                             1.014    32.665
n3473.out[0] (.names)                                            0.261    32.926
n3444.in[0] (.names)                                             1.014    33.940
n3444.out[0] (.names)                                            0.261    34.201
n3448.in[1] (.names)                                             1.014    35.215
n3448.out[0] (.names)                                            0.261    35.476
n3447.in[0] (.names)                                             1.014    36.490
n3447.out[0] (.names)                                            0.261    36.751
n3450.in[1] (.names)                                             1.014    37.765
n3450.out[0] (.names)                                            0.261    38.026
n3451.in[0] (.names)                                             1.014    39.039
n3451.out[0] (.names)                                            0.261    39.300
n3476.in[0] (.names)                                             1.014    40.314
n3476.out[0] (.names)                                            0.261    40.575
n3477.in[0] (.names)                                             1.014    41.589
n3477.out[0] (.names)                                            0.261    41.850
n3479.in[1] (.names)                                             1.014    42.864
n3479.out[0] (.names)                                            0.261    43.125
n3484.in[0] (.names)                                             1.014    44.139
n3484.out[0] (.names)                                            0.261    44.400
n3146.in[1] (.names)                                             1.014    45.413
n3146.out[0] (.names)                                            0.261    45.674
n3485.in[0] (.names)                                             1.014    46.688
n3485.out[0] (.names)                                            0.261    46.949
n3486.in[1] (.names)                                             1.014    47.963
n3486.out[0] (.names)                                            0.261    48.224
n2156.in[0] (.names)                                             1.014    49.238
n2156.out[0] (.names)                                            0.261    49.499
n2190.in[0] (.names)                                             1.014    50.513
n2190.out[0] (.names)                                            0.261    50.774
n2191.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2191.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 63
Startpoint: n3623.Q[0] (.latch clocked by pclk)
Endpoint  : n3181.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3623.clk[0] (.latch)                                            1.014     1.014
n3623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3624.in[0] (.names)                                             1.014     2.070
n3624.out[0] (.names)                                            0.261     2.331
n3420.in[0] (.names)                                             1.014     3.344
n3420.out[0] (.names)                                            0.261     3.605
n3508.in[1] (.names)                                             1.014     4.619
n3508.out[0] (.names)                                            0.261     4.880
n3510.in[1] (.names)                                             1.014     5.894
n3510.out[0] (.names)                                            0.261     6.155
n3439.in[1] (.names)                                             1.014     7.169
n3439.out[0] (.names)                                            0.261     7.430
n3512.in[0] (.names)                                             1.014     8.444
n3512.out[0] (.names)                                            0.261     8.705
n3513.in[1] (.names)                                             1.014     9.719
n3513.out[0] (.names)                                            0.261     9.980
n3514.in[1] (.names)                                             1.014    10.993
n3514.out[0] (.names)                                            0.261    11.254
n3515.in[0] (.names)                                             1.014    12.268
n3515.out[0] (.names)                                            0.261    12.529
n3415.in[0] (.names)                                             1.014    13.543
n3415.out[0] (.names)                                            0.261    13.804
n3416.in[1] (.names)                                             1.014    14.818
n3416.out[0] (.names)                                            0.261    15.079
n3417.in[0] (.names)                                             1.014    16.093
n3417.out[0] (.names)                                            0.261    16.354
n3290.in[0] (.names)                                             1.014    17.367
n3290.out[0] (.names)                                            0.261    17.628
n3291.in[1] (.names)                                             1.014    18.642
n3291.out[0] (.names)                                            0.261    18.903
n3296.in[1] (.names)                                             1.014    19.917
n3296.out[0] (.names)                                            0.261    20.178
n3297.in[1] (.names)                                             1.014    21.192
n3297.out[0] (.names)                                            0.261    21.453
n3293.in[0] (.names)                                             1.014    22.467
n3293.out[0] (.names)                                            0.261    22.728
n3298.in[0] (.names)                                             1.014    23.742
n3298.out[0] (.names)                                            0.261    24.003
n3303.in[0] (.names)                                             1.014    25.016
n3303.out[0] (.names)                                            0.261    25.277
n3304.in[0] (.names)                                             1.014    26.291
n3304.out[0] (.names)                                            0.261    26.552
n3305.in[0] (.names)                                             1.014    27.566
n3305.out[0] (.names)                                            0.261    27.827
n3311.in[3] (.names)                                             1.014    28.841
n3311.out[0] (.names)                                            0.261    29.102
n3313.in[2] (.names)                                             1.014    30.116
n3313.out[0] (.names)                                            0.261    30.377
n3314.in[0] (.names)                                             1.014    31.390
n3314.out[0] (.names)                                            0.261    31.651
n3306.in[0] (.names)                                             1.014    32.665
n3306.out[0] (.names)                                            0.261    32.926
n3316.in[1] (.names)                                             1.014    33.940
n3316.out[0] (.names)                                            0.261    34.201
n3317.in[1] (.names)                                             1.014    35.215
n3317.out[0] (.names)                                            0.261    35.476
n3320.in[1] (.names)                                             1.014    36.490
n3320.out[0] (.names)                                            0.261    36.751
n3021.in[2] (.names)                                             1.014    37.765
n3021.out[0] (.names)                                            0.261    38.026
n3322.in[2] (.names)                                             1.014    39.039
n3322.out[0] (.names)                                            0.261    39.300
n3162.in[0] (.names)                                             1.014    40.314
n3162.out[0] (.names)                                            0.261    40.575
n3164.in[0] (.names)                                             1.014    41.589
n3164.out[0] (.names)                                            0.261    41.850
n3166.in[2] (.names)                                             1.014    42.864
n3166.out[0] (.names)                                            0.261    43.125
n3049.in[0] (.names)                                             1.014    44.139
n3049.out[0] (.names)                                            0.261    44.400
n2965.in[0] (.names)                                             1.014    45.413
n2965.out[0] (.names)                                            0.261    45.674
n3172.in[0] (.names)                                             1.014    46.688
n3172.out[0] (.names)                                            0.261    46.949
n2233.in[1] (.names)                                             1.014    47.963
n2233.out[0] (.names)                                            0.261    48.224
n2203.in[0] (.names)                                             1.014    49.238
n2203.out[0] (.names)                                            0.261    49.499
n3175.in[0] (.names)                                             1.014    50.513
n3175.out[0] (.names)                                            0.261    50.774
n3181.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3181.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 64
Startpoint: n2255.Q[0] (.latch clocked by pclk)
Endpoint  : n2131.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2255.clk[0] (.latch)                                            1.014     1.014
n2255.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2506.in[0] (.names)                                             1.014     2.070
n2506.out[0] (.names)                                            0.261     2.331
n2499.in[1] (.names)                                             1.014     3.344
n2499.out[0] (.names)                                            0.261     3.605
n2500.in[0] (.names)                                             1.014     4.619
n2500.out[0] (.names)                                            0.261     4.880
n2503.in[1] (.names)                                             1.014     5.894
n2503.out[0] (.names)                                            0.261     6.155
n2504.in[0] (.names)                                             1.014     7.169
n2504.out[0] (.names)                                            0.261     7.430
n2523.in[0] (.names)                                             1.014     8.444
n2523.out[0] (.names)                                            0.261     8.705
n2544.in[0] (.names)                                             1.014     9.719
n2544.out[0] (.names)                                            0.261     9.980
n2545.in[1] (.names)                                             1.014    10.993
n2545.out[0] (.names)                                            0.261    11.254
n2546.in[1] (.names)                                             1.014    12.268
n2546.out[0] (.names)                                            0.261    12.529
n2547.in[1] (.names)                                             1.014    13.543
n2547.out[0] (.names)                                            0.261    13.804
n2536.in[0] (.names)                                             1.014    14.818
n2536.out[0] (.names)                                            0.261    15.079
n2548.in[1] (.names)                                             1.014    16.093
n2548.out[0] (.names)                                            0.261    16.354
n2549.in[1] (.names)                                             1.014    17.367
n2549.out[0] (.names)                                            0.261    17.628
n2534.in[0] (.names)                                             1.014    18.642
n2534.out[0] (.names)                                            0.261    18.903
n2535.in[0] (.names)                                             1.014    19.917
n2535.out[0] (.names)                                            0.261    20.178
n2525.in[0] (.names)                                             1.014    21.192
n2525.out[0] (.names)                                            0.261    21.453
n2527.in[0] (.names)                                             1.014    22.467
n2527.out[0] (.names)                                            0.261    22.728
n2528.in[0] (.names)                                             1.014    23.742
n2528.out[0] (.names)                                            0.261    24.003
n2529.in[0] (.names)                                             1.014    25.016
n2529.out[0] (.names)                                            0.261    25.277
n2530.in[0] (.names)                                             1.014    26.291
n2530.out[0] (.names)                                            0.261    26.552
n2531.in[0] (.names)                                             1.014    27.566
n2531.out[0] (.names)                                            0.261    27.827
n2537.in[0] (.names)                                             1.014    28.841
n2537.out[0] (.names)                                            0.261    29.102
n2538.in[0] (.names)                                             1.014    30.116
n2538.out[0] (.names)                                            0.261    30.377
n2540.in[0] (.names)                                             1.014    31.390
n2540.out[0] (.names)                                            0.261    31.651
n2541.in[0] (.names)                                             1.014    32.665
n2541.out[0] (.names)                                            0.261    32.926
n2542.in[0] (.names)                                             1.014    33.940
n2542.out[0] (.names)                                            0.261    34.201
n2550.in[2] (.names)                                             1.014    35.215
n2550.out[0] (.names)                                            0.261    35.476
n2551.in[2] (.names)                                             1.014    36.490
n2551.out[0] (.names)                                            0.261    36.751
n2552.in[0] (.names)                                             1.014    37.765
n2552.out[0] (.names)                                            0.261    38.026
n2639.in[2] (.names)                                             1.014    39.039
n2639.out[0] (.names)                                            0.261    39.300
n2635.in[0] (.names)                                             1.014    40.314
n2635.out[0] (.names)                                            0.261    40.575
n2581.in[0] (.names)                                             1.014    41.589
n2581.out[0] (.names)                                            0.261    41.850
n2583.in[0] (.names)                                             1.014    42.864
n2583.out[0] (.names)                                            0.261    43.125
n2586.in[0] (.names)                                             1.014    44.139
n2586.out[0] (.names)                                            0.261    44.400
n2589.in[0] (.names)                                             1.014    45.413
n2589.out[0] (.names)                                            0.261    45.674
n2593.in[0] (.names)                                             1.014    46.688
n2593.out[0] (.names)                                            0.261    46.949
n2680.in[1] (.names)                                             1.014    47.963
n2680.out[0] (.names)                                            0.261    48.224
n2681.in[1] (.names)                                             1.014    49.238
n2681.out[0] (.names)                                            0.261    49.499
n2130.in[0] (.names)                                             1.014    50.513
n2130.out[0] (.names)                                            0.261    50.774
n2131.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2131.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 65
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n647.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4299.in[3] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4315.in[1] (.names)                                             1.014    17.367
n4315.out[0] (.names)                                            0.261    17.628
n4323.in[1] (.names)                                             1.014    18.642
n4323.out[0] (.names)                                            0.261    18.903
n4310.in[0] (.names)                                             1.014    19.917
n4310.out[0] (.names)                                            0.261    20.178
n4312.in[1] (.names)                                             1.014    21.192
n4312.out[0] (.names)                                            0.261    21.453
n4317.in[2] (.names)                                             1.014    22.467
n4317.out[0] (.names)                                            0.261    22.728
n4318.in[1] (.names)                                             1.014    23.742
n4318.out[0] (.names)                                            0.261    24.003
n4319.in[3] (.names)                                             1.014    25.016
n4319.out[0] (.names)                                            0.261    25.277
n4320.in[0] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4325.in[0] (.names)                                             1.014    27.566
n4325.out[0] (.names)                                            0.261    27.827
n4326.in[0] (.names)                                             1.014    28.841
n4326.out[0] (.names)                                            0.261    29.102
n4327.in[1] (.names)                                             1.014    30.116
n4327.out[0] (.names)                                            0.261    30.377
n4313.in[0] (.names)                                             1.014    31.390
n4313.out[0] (.names)                                            0.261    31.651
n4155.in[1] (.names)                                             1.014    32.665
n4155.out[0] (.names)                                            0.261    32.926
n4113.in[1] (.names)                                             1.014    33.940
n4113.out[0] (.names)                                            0.261    34.201
n4114.in[1] (.names)                                             1.014    35.215
n4114.out[0] (.names)                                            0.261    35.476
n4120.in[1] (.names)                                             1.014    36.490
n4120.out[0] (.names)                                            0.261    36.751
n4118.in[0] (.names)                                             1.014    37.765
n4118.out[0] (.names)                                            0.261    38.026
n4119.in[0] (.names)                                             1.014    39.039
n4119.out[0] (.names)                                            0.261    39.300
n4121.in[1] (.names)                                             1.014    40.314
n4121.out[0] (.names)                                            0.261    40.575
n548.in[2] (.names)                                              1.014    41.589
n548.out[0] (.names)                                             0.261    41.850
n3941.in[1] (.names)                                             1.014    42.864
n3941.out[0] (.names)                                            0.261    43.125
n3942.in[1] (.names)                                             1.014    44.139
n3942.out[0] (.names)                                            0.261    44.400
n2127.in[0] (.names)                                             1.014    45.413
n2127.out[0] (.names)                                            0.261    45.674
n3943.in[0] (.names)                                             1.014    46.688
n3943.out[0] (.names)                                            0.261    46.949
n3944.in[0] (.names)                                             1.014    47.963
n3944.out[0] (.names)                                            0.261    48.224
n3945.in[0] (.names)                                             1.014    49.238
n3945.out[0] (.names)                                            0.261    49.499
n2137.in[0] (.names)                                             1.014    50.513
n2137.out[0] (.names)                                            0.261    50.774
n647.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n647.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 66
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n2166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4299.in[3] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4315.in[1] (.names)                                             1.014    17.367
n4315.out[0] (.names)                                            0.261    17.628
n4323.in[1] (.names)                                             1.014    18.642
n4323.out[0] (.names)                                            0.261    18.903
n4310.in[0] (.names)                                             1.014    19.917
n4310.out[0] (.names)                                            0.261    20.178
n4312.in[1] (.names)                                             1.014    21.192
n4312.out[0] (.names)                                            0.261    21.453
n4317.in[2] (.names)                                             1.014    22.467
n4317.out[0] (.names)                                            0.261    22.728
n4318.in[1] (.names)                                             1.014    23.742
n4318.out[0] (.names)                                            0.261    24.003
n4319.in[3] (.names)                                             1.014    25.016
n4319.out[0] (.names)                                            0.261    25.277
n4320.in[0] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4325.in[0] (.names)                                             1.014    27.566
n4325.out[0] (.names)                                            0.261    27.827
n4326.in[0] (.names)                                             1.014    28.841
n4326.out[0] (.names)                                            0.261    29.102
n4327.in[1] (.names)                                             1.014    30.116
n4327.out[0] (.names)                                            0.261    30.377
n4313.in[0] (.names)                                             1.014    31.390
n4313.out[0] (.names)                                            0.261    31.651
n4155.in[1] (.names)                                             1.014    32.665
n4155.out[0] (.names)                                            0.261    32.926
n4113.in[1] (.names)                                             1.014    33.940
n4113.out[0] (.names)                                            0.261    34.201
n4328.in[0] (.names)                                             1.014    35.215
n4328.out[0] (.names)                                            0.261    35.476
n4329.in[1] (.names)                                             1.014    36.490
n4329.out[0] (.names)                                            0.261    36.751
n4331.in[1] (.names)                                             1.014    37.765
n4331.out[0] (.names)                                            0.261    38.026
n4332.in[1] (.names)                                             1.014    39.039
n4332.out[0] (.names)                                            0.261    39.300
n4076.in[0] (.names)                                             1.014    40.314
n4076.out[0] (.names)                                            0.261    40.575
n4333.in[0] (.names)                                             1.014    41.589
n4333.out[0] (.names)                                            0.261    41.850
n4338.in[2] (.names)                                             1.014    42.864
n4338.out[0] (.names)                                            0.261    43.125
n4285.in[0] (.names)                                             1.014    44.139
n4285.out[0] (.names)                                            0.261    44.400
n4337.in[0] (.names)                                             1.014    45.413
n4337.out[0] (.names)                                            0.261    45.674
n4335.in[0] (.names)                                             1.014    46.688
n4335.out[0] (.names)                                            0.261    46.949
n4336.in[0] (.names)                                             1.014    47.963
n4336.out[0] (.names)                                            0.261    48.224
n2163.in[1] (.names)                                             1.014    49.238
n2163.out[0] (.names)                                            0.261    49.499
n2165.in[0] (.names)                                             1.014    50.513
n2165.out[0] (.names)                                            0.261    50.774
n2166.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2166.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 67
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n861.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4635.in[2] (.names)                                             1.014    12.268
n4635.out[0] (.names)                                            0.261    12.529
n4636.in[0] (.names)                                             1.014    13.543
n4636.out[0] (.names)                                            0.261    13.804
n1715.in[1] (.names)                                             1.014    14.818
n1715.out[0] (.names)                                            0.261    15.079
n1667.in[1] (.names)                                             1.014    16.093
n1667.out[0] (.names)                                            0.261    16.354
n1668.in[0] (.names)                                             1.014    17.367
n1668.out[0] (.names)                                            0.261    17.628
n1675.in[1] (.names)                                             1.014    18.642
n1675.out[0] (.names)                                            0.261    18.903
n1678.in[0] (.names)                                             1.014    19.917
n1678.out[0] (.names)                                            0.261    20.178
n1682.in[2] (.names)                                             1.014    21.192
n1682.out[0] (.names)                                            0.261    21.453
n1683.in[0] (.names)                                             1.014    22.467
n1683.out[0] (.names)                                            0.261    22.728
n1752.in[2] (.names)                                             1.014    23.742
n1752.out[0] (.names)                                            0.261    24.003
n1771.in[3] (.names)                                             1.014    25.016
n1771.out[0] (.names)                                            0.261    25.277
n1772.in[1] (.names)                                             1.014    26.291
n1772.out[0] (.names)                                            0.261    26.552
n1773.in[0] (.names)                                             1.014    27.566
n1773.out[0] (.names)                                            0.261    27.827
n1764.in[0] (.names)                                             1.014    28.841
n1764.out[0] (.names)                                            0.261    29.102
n1765.in[2] (.names)                                             1.014    30.116
n1765.out[0] (.names)                                            0.261    30.377
n1775.in[3] (.names)                                             1.014    31.390
n1775.out[0] (.names)                                            0.261    31.651
n1779.in[1] (.names)                                             1.014    32.665
n1779.out[0] (.names)                                            0.261    32.926
n1780.in[2] (.names)                                             1.014    33.940
n1780.out[0] (.names)                                            0.261    34.201
n1781.in[0] (.names)                                             1.014    35.215
n1781.out[0] (.names)                                            0.261    35.476
n1782.in[0] (.names)                                             1.014    36.490
n1782.out[0] (.names)                                            0.261    36.751
n1789.in[0] (.names)                                             1.014    37.765
n1789.out[0] (.names)                                            0.261    38.026
n1768.in[0] (.names)                                             1.014    39.039
n1768.out[0] (.names)                                            0.261    39.300
n1790.in[1] (.names)                                             1.014    40.314
n1790.out[0] (.names)                                            0.261    40.575
n1791.in[0] (.names)                                             1.014    41.589
n1791.out[0] (.names)                                            0.261    41.850
n1796.in[0] (.names)                                             1.014    42.864
n1796.out[0] (.names)                                            0.261    43.125
n1797.in[0] (.names)                                             1.014    44.139
n1797.out[0] (.names)                                            0.261    44.400
n1798.in[2] (.names)                                             1.014    45.413
n1798.out[0] (.names)                                            0.261    45.674
n1800.in[0] (.names)                                             1.014    46.688
n1800.out[0] (.names)                                            0.261    46.949
n1801.in[0] (.names)                                             1.014    47.963
n1801.out[0] (.names)                                            0.261    48.224
n815.in[1] (.names)                                              1.014    49.238
n815.out[0] (.names)                                             0.261    49.499
n860.in[1] (.names)                                              1.014    50.513
n860.out[0] (.names)                                             0.261    50.774
n861.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n861.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 68
Startpoint: n473.Q[0] (.latch clocked by pclk)
Endpoint  : n1820.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
n473.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4605.in[0] (.names)                                             1.014     2.070
n4605.out[0] (.names)                                            0.261     2.331
n4609.in[2] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4610.in[2] (.names)                                             1.014     4.619
n4610.out[0] (.names)                                            0.261     4.880
n4611.in[0] (.names)                                             1.014     5.894
n4611.out[0] (.names)                                            0.261     6.155
n4612.in[0] (.names)                                             1.014     7.169
n4612.out[0] (.names)                                            0.261     7.430
n4634.in[0] (.names)                                             1.014     8.444
n4634.out[0] (.names)                                            0.261     8.705
n4632.in[0] (.names)                                             1.014     9.719
n4632.out[0] (.names)                                            0.261     9.980
n4298.in[0] (.names)                                             1.014    10.993
n4298.out[0] (.names)                                            0.261    11.254
n4635.in[2] (.names)                                             1.014    12.268
n4635.out[0] (.names)                                            0.261    12.529
n4636.in[0] (.names)                                             1.014    13.543
n4636.out[0] (.names)                                            0.261    13.804
n1715.in[1] (.names)                                             1.014    14.818
n1715.out[0] (.names)                                            0.261    15.079
n1667.in[1] (.names)                                             1.014    16.093
n1667.out[0] (.names)                                            0.261    16.354
n1668.in[0] (.names)                                             1.014    17.367
n1668.out[0] (.names)                                            0.261    17.628
n1675.in[1] (.names)                                             1.014    18.642
n1675.out[0] (.names)                                            0.261    18.903
n1678.in[0] (.names)                                             1.014    19.917
n1678.out[0] (.names)                                            0.261    20.178
n1682.in[2] (.names)                                             1.014    21.192
n1682.out[0] (.names)                                            0.261    21.453
n1683.in[0] (.names)                                             1.014    22.467
n1683.out[0] (.names)                                            0.261    22.728
n1752.in[2] (.names)                                             1.014    23.742
n1752.out[0] (.names)                                            0.261    24.003
n1771.in[3] (.names)                                             1.014    25.016
n1771.out[0] (.names)                                            0.261    25.277
n1772.in[1] (.names)                                             1.014    26.291
n1772.out[0] (.names)                                            0.261    26.552
n1773.in[0] (.names)                                             1.014    27.566
n1773.out[0] (.names)                                            0.261    27.827
n1764.in[0] (.names)                                             1.014    28.841
n1764.out[0] (.names)                                            0.261    29.102
n1765.in[2] (.names)                                             1.014    30.116
n1765.out[0] (.names)                                            0.261    30.377
n1775.in[3] (.names)                                             1.014    31.390
n1775.out[0] (.names)                                            0.261    31.651
n1779.in[1] (.names)                                             1.014    32.665
n1779.out[0] (.names)                                            0.261    32.926
n1780.in[2] (.names)                                             1.014    33.940
n1780.out[0] (.names)                                            0.261    34.201
n1781.in[0] (.names)                                             1.014    35.215
n1781.out[0] (.names)                                            0.261    35.476
n1782.in[0] (.names)                                             1.014    36.490
n1782.out[0] (.names)                                            0.261    36.751
n1789.in[0] (.names)                                             1.014    37.765
n1789.out[0] (.names)                                            0.261    38.026
n1768.in[0] (.names)                                             1.014    39.039
n1768.out[0] (.names)                                            0.261    39.300
n1790.in[1] (.names)                                             1.014    40.314
n1790.out[0] (.names)                                            0.261    40.575
n1791.in[0] (.names)                                             1.014    41.589
n1791.out[0] (.names)                                            0.261    41.850
n1796.in[0] (.names)                                             1.014    42.864
n1796.out[0] (.names)                                            0.261    43.125
n1797.in[0] (.names)                                             1.014    44.139
n1797.out[0] (.names)                                            0.261    44.400
n1798.in[2] (.names)                                             1.014    45.413
n1798.out[0] (.names)                                            0.261    45.674
n1800.in[0] (.names)                                             1.014    46.688
n1800.out[0] (.names)                                            0.261    46.949
n1801.in[0] (.names)                                             1.014    47.963
n1801.out[0] (.names)                                            0.261    48.224
n815.in[1] (.names)                                              1.014    49.238
n815.out[0] (.names)                                             0.261    49.499
n860.in[1] (.names)                                              1.014    50.513
n860.out[0] (.names)                                             0.261    50.774
n1820.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1820.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 69
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : n3058.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3331.in[1] (.names)                                             1.014     2.070
n3331.out[0] (.names)                                            0.261     2.331
n3334.in[2] (.names)                                             1.014     3.344
n3334.out[0] (.names)                                            0.261     3.605
n3335.in[2] (.names)                                             1.014     4.619
n3335.out[0] (.names)                                            0.261     4.880
n3271.in[0] (.names)                                             1.014     5.894
n3271.out[0] (.names)                                            0.261     6.155
n3272.in[0] (.names)                                             1.014     7.169
n3272.out[0] (.names)                                            0.261     7.430
n3267.in[2] (.names)                                             1.014     8.444
n3267.out[0] (.names)                                            0.261     8.705
n3274.in[0] (.names)                                             1.014     9.719
n3274.out[0] (.names)                                            0.261     9.980
n3275.in[0] (.names)                                             1.014    10.993
n3275.out[0] (.names)                                            0.261    11.254
n3278.in[0] (.names)                                             1.014    12.268
n3278.out[0] (.names)                                            0.261    12.529
n3279.in[1] (.names)                                             1.014    13.543
n3279.out[0] (.names)                                            0.261    13.804
n3281.in[0] (.names)                                             1.014    14.818
n3281.out[0] (.names)                                            0.261    15.079
n3253.in[1] (.names)                                             1.014    16.093
n3253.out[0] (.names)                                            0.261    16.354
n3254.in[1] (.names)                                             1.014    17.367
n3254.out[0] (.names)                                            0.261    17.628
n3255.in[1] (.names)                                             1.014    18.642
n3255.out[0] (.names)                                            0.261    18.903
n3256.in[0] (.names)                                             1.014    19.917
n3256.out[0] (.names)                                            0.261    20.178
n3257.in[0] (.names)                                             1.014    21.192
n3257.out[0] (.names)                                            0.261    21.453
n3261.in[0] (.names)                                             1.014    22.467
n3261.out[0] (.names)                                            0.261    22.728
n3338.in[2] (.names)                                             1.014    23.742
n3338.out[0] (.names)                                            0.261    24.003
n3339.in[1] (.names)                                             1.014    25.016
n3339.out[0] (.names)                                            0.261    25.277
n3340.in[0] (.names)                                             1.014    26.291
n3340.out[0] (.names)                                            0.261    26.552
n3343.in[2] (.names)                                             1.014    27.566
n3343.out[0] (.names)                                            0.261    27.827
n3344.in[1] (.names)                                             1.014    28.841
n3344.out[0] (.names)                                            0.261    29.102
n3346.in[0] (.names)                                             1.014    30.116
n3346.out[0] (.names)                                            0.261    30.377
n3682.in[0] (.names)                                             1.014    31.390
n3682.out[0] (.names)                                            0.261    31.651
n3681.in[0] (.names)                                             1.014    32.665
n3681.out[0] (.names)                                            0.261    32.926
n3683.in[0] (.names)                                             1.014    33.940
n3683.out[0] (.names)                                            0.261    34.201
n3685.in[0] (.names)                                             1.014    35.215
n3685.out[0] (.names)                                            0.261    35.476
n3022.in[1] (.names)                                             1.014    36.490
n3022.out[0] (.names)                                            0.261    36.751
n3686.in[0] (.names)                                             1.014    37.765
n3686.out[0] (.names)                                            0.261    38.026
n3698.in[0] (.names)                                             1.014    39.039
n3698.out[0] (.names)                                            0.261    39.300
n3699.in[0] (.names)                                             1.014    40.314
n3699.out[0] (.names)                                            0.261    40.575
n3701.in[3] (.names)                                             1.014    41.589
n3701.out[0] (.names)                                            0.261    41.850
n3045.in[1] (.names)                                             1.014    42.864
n3045.out[0] (.names)                                            0.261    43.125
n3046.in[1] (.names)                                             1.014    44.139
n3046.out[0] (.names)                                            0.261    44.400
n3042.in[0] (.names)                                             1.014    45.413
n3042.out[0] (.names)                                            0.261    45.674
n3044.in[0] (.names)                                             1.014    46.688
n3044.out[0] (.names)                                            0.261    46.949
n3047.in[0] (.names)                                             1.014    47.963
n3047.out[0] (.names)                                            0.261    48.224
n3060.in[1] (.names)                                             1.014    49.238
n3060.out[0] (.names)                                            0.261    49.499
n3057.in[0] (.names)                                             1.014    50.513
n3057.out[0] (.names)                                            0.261    50.774
n3058.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3058.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 70
Startpoint: n1088.Q[0] (.latch clocked by pclk)
Endpoint  : n8679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1088.clk[0] (.latch)                                            1.014     1.014
n1088.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9077.in[0] (.names)                                             1.014     2.070
n9077.out[0] (.names)                                            0.261     2.331
n8956.in[2] (.names)                                             1.014     3.344
n8956.out[0] (.names)                                            0.261     3.605
n9075.in[0] (.names)                                             1.014     4.619
n9075.out[0] (.names)                                            0.261     4.880
n9079.in[2] (.names)                                             1.014     5.894
n9079.out[0] (.names)                                            0.261     6.155
n8902.in[0] (.names)                                             1.014     7.169
n8902.out[0] (.names)                                            0.261     7.430
n9080.in[0] (.names)                                             1.014     8.444
n9080.out[0] (.names)                                            0.261     8.705
n9083.in[3] (.names)                                             1.014     9.719
n9083.out[0] (.names)                                            0.261     9.980
n8413.in[0] (.names)                                             1.014    10.993
n8413.out[0] (.names)                                            0.261    11.254
n9593.in[0] (.names)                                             1.014    12.268
n9593.out[0] (.names)                                            0.261    12.529
n9590.in[0] (.names)                                             1.014    13.543
n9590.out[0] (.names)                                            0.261    13.804
n9594.in[0] (.names)                                             1.014    14.818
n9594.out[0] (.names)                                            0.261    15.079
n9597.in[1] (.names)                                             1.014    16.093
n9597.out[0] (.names)                                            0.261    16.354
n9598.in[0] (.names)                                             1.014    17.367
n9598.out[0] (.names)                                            0.261    17.628
n9607.in[2] (.names)                                             1.014    18.642
n9607.out[0] (.names)                                            0.261    18.903
n9612.in[1] (.names)                                             1.014    19.917
n9612.out[0] (.names)                                            0.261    20.178
n9615.in[2] (.names)                                             1.014    21.192
n9615.out[0] (.names)                                            0.261    21.453
n9616.in[1] (.names)                                             1.014    22.467
n9616.out[0] (.names)                                            0.261    22.728
n9595.in[0] (.names)                                             1.014    23.742
n9595.out[0] (.names)                                            0.261    24.003
n9617.in[0] (.names)                                             1.014    25.016
n9617.out[0] (.names)                                            0.261    25.277
n9618.in[0] (.names)                                             1.014    26.291
n9618.out[0] (.names)                                            0.261    26.552
n9371.in[0] (.names)                                             1.014    27.566
n9371.out[0] (.names)                                            0.261    27.827
n9619.in[0] (.names)                                             1.014    28.841
n9619.out[0] (.names)                                            0.261    29.102
n9620.in[2] (.names)                                             1.014    30.116
n9620.out[0] (.names)                                            0.261    30.377
n9621.in[0] (.names)                                             1.014    31.390
n9621.out[0] (.names)                                            0.261    31.651
n10157.in[2] (.names)                                            1.014    32.665
n10157.out[0] (.names)                                           0.261    32.926
n10164.in[2] (.names)                                            1.014    33.940
n10164.out[0] (.names)                                           0.261    34.201
n10165.in[0] (.names)                                            1.014    35.215
n10165.out[0] (.names)                                           0.261    35.476
n10178.in[2] (.names)                                            1.014    36.490
n10178.out[0] (.names)                                           0.261    36.751
n10179.in[0] (.names)                                            1.014    37.765
n10179.out[0] (.names)                                           0.261    38.026
n10182.in[1] (.names)                                            1.014    39.039
n10182.out[0] (.names)                                           0.261    39.300
n10183.in[0] (.names)                                            1.014    40.314
n10183.out[0] (.names)                                           0.261    40.575
n10184.in[1] (.names)                                            1.014    41.589
n10184.out[0] (.names)                                           0.261    41.850
n8244.in[0] (.names)                                             1.014    42.864
n8244.out[0] (.names)                                            0.261    43.125
n10154.in[0] (.names)                                            1.014    44.139
n10154.out[0] (.names)                                           0.261    44.400
n10185.in[1] (.names)                                            1.014    45.413
n10185.out[0] (.names)                                           0.261    45.674
n8682.in[2] (.names)                                             1.014    46.688
n8682.out[0] (.names)                                            0.261    46.949
n10186.in[2] (.names)                                            1.014    47.963
n10186.out[0] (.names)                                           0.261    48.224
n8676.in[0] (.names)                                             1.014    49.238
n8676.out[0] (.names)                                            0.261    49.499
n8678.in[0] (.names)                                             1.014    50.513
n8678.out[0] (.names)                                            0.261    50.774
n8679.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8679.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 71
Startpoint: n6112.Q[0] (.latch clocked by pclk)
Endpoint  : n6018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
n6112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6070.in[0] (.names)                                             1.014     2.070
n6070.out[0] (.names)                                            0.261     2.331
n6071.in[0] (.names)                                             1.014     3.344
n6071.out[0] (.names)                                            0.261     3.605
n6073.in[1] (.names)                                             1.014     4.619
n6073.out[0] (.names)                                            0.261     4.880
n6074.in[0] (.names)                                             1.014     5.894
n6074.out[0] (.names)                                            0.261     6.155
n6075.in[0] (.names)                                             1.014     7.169
n6075.out[0] (.names)                                            0.261     7.430
n6087.in[0] (.names)                                             1.014     8.444
n6087.out[0] (.names)                                            0.261     8.705
n6089.in[0] (.names)                                             1.014     9.719
n6089.out[0] (.names)                                            0.261     9.980
n6090.in[0] (.names)                                             1.014    10.993
n6090.out[0] (.names)                                            0.261    11.254
n6080.in[0] (.names)                                             1.014    12.268
n6080.out[0] (.names)                                            0.261    12.529
n6077.in[0] (.names)                                             1.014    13.543
n6077.out[0] (.names)                                            0.261    13.804
n6078.in[0] (.names)                                             1.014    14.818
n6078.out[0] (.names)                                            0.261    15.079
n6079.in[1] (.names)                                             1.014    16.093
n6079.out[0] (.names)                                            0.261    16.354
n6082.in[1] (.names)                                             1.014    17.367
n6082.out[0] (.names)                                            0.261    17.628
n6085.in[1] (.names)                                             1.014    18.642
n6085.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6144.in[0] (.names)                                             1.014    21.192
n6144.out[0] (.names)                                            0.261    21.453
n6147.in[1] (.names)                                             1.014    22.467
n6147.out[0] (.names)                                            0.261    22.728
n6148.in[0] (.names)                                             1.014    23.742
n6148.out[0] (.names)                                            0.261    24.003
n6149.in[1] (.names)                                             1.014    25.016
n6149.out[0] (.names)                                            0.261    25.277
n6154.in[0] (.names)                                             1.014    26.291
n6154.out[0] (.names)                                            0.261    26.552
n6156.in[2] (.names)                                             1.014    27.566
n6156.out[0] (.names)                                            0.261    27.827
n6157.in[2] (.names)                                             1.014    28.841
n6157.out[0] (.names)                                            0.261    29.102
n5970.in[2] (.names)                                             1.014    30.116
n5970.out[0] (.names)                                            0.261    30.377
n6825.in[1] (.names)                                             1.014    31.390
n6825.out[0] (.names)                                            0.261    31.651
n6826.in[0] (.names)                                             1.014    32.665
n6826.out[0] (.names)                                            0.261    32.926
n6827.in[0] (.names)                                             1.014    33.940
n6827.out[0] (.names)                                            0.261    34.201
n6824.in[0] (.names)                                             1.014    35.215
n6824.out[0] (.names)                                            0.261    35.476
n6804.in[0] (.names)                                             1.014    36.490
n6804.out[0] (.names)                                            0.261    36.751
n6829.in[0] (.names)                                             1.014    37.765
n6829.out[0] (.names)                                            0.261    38.026
n6022.in[0] (.names)                                             1.014    39.039
n6022.out[0] (.names)                                            0.261    39.300
n6837.in[0] (.names)                                             1.014    40.314
n6837.out[0] (.names)                                            0.261    40.575
n6839.in[1] (.names)                                             1.014    41.589
n6839.out[0] (.names)                                            0.261    41.850
n6840.in[0] (.names)                                             1.014    42.864
n6840.out[0] (.names)                                            0.261    43.125
n5967.in[0] (.names)                                             1.014    44.139
n5967.out[0] (.names)                                            0.261    44.400
n6842.in[0] (.names)                                             1.014    45.413
n6842.out[0] (.names)                                            0.261    45.674
n6013.in[1] (.names)                                             1.014    46.688
n6013.out[0] (.names)                                            0.261    46.949
n6833.in[0] (.names)                                             1.014    47.963
n6833.out[0] (.names)                                            0.261    48.224
n6844.in[1] (.names)                                             1.014    49.238
n6844.out[0] (.names)                                            0.261    49.499
n6017.in[1] (.names)                                             1.014    50.513
n6017.out[0] (.names)                                            0.261    50.774
n6018.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6018.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 72
Startpoint: n7615.Q[0] (.latch clocked by pclk)
Endpoint  : n7077.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7615.clk[0] (.latch)                                            1.014     1.014
n7615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7602.in[0] (.names)                                             1.014     2.070
n7602.out[0] (.names)                                            0.261     2.331
n7569.in[0] (.names)                                             1.014     3.344
n7569.out[0] (.names)                                            0.261     3.605
n7571.in[0] (.names)                                             1.014     4.619
n7571.out[0] (.names)                                            0.261     4.880
n7575.in[0] (.names)                                             1.014     5.894
n7575.out[0] (.names)                                            0.261     6.155
n7577.in[1] (.names)                                             1.014     7.169
n7577.out[0] (.names)                                            0.261     7.430
n7580.in[0] (.names)                                             1.014     8.444
n7580.out[0] (.names)                                            0.261     8.705
n7581.in[0] (.names)                                             1.014     9.719
n7581.out[0] (.names)                                            0.261     9.980
n7582.in[1] (.names)                                             1.014    10.993
n7582.out[0] (.names)                                            0.261    11.254
n7583.in[0] (.names)                                             1.014    12.268
n7583.out[0] (.names)                                            0.261    12.529
n7572.in[0] (.names)                                             1.014    13.543
n7572.out[0] (.names)                                            0.261    13.804
n7486.in[0] (.names)                                             1.014    14.818
n7486.out[0] (.names)                                            0.261    15.079
n7990.in[0] (.names)                                             1.014    16.093
n7990.out[0] (.names)                                            0.261    16.354
n7991.in[1] (.names)                                             1.014    17.367
n7991.out[0] (.names)                                            0.261    17.628
n7996.in[0] (.names)                                             1.014    18.642
n7996.out[0] (.names)                                            0.261    18.903
n7994.in[0] (.names)                                             1.014    19.917
n7994.out[0] (.names)                                            0.261    20.178
n7995.in[0] (.names)                                             1.014    21.192
n7995.out[0] (.names)                                            0.261    21.453
n7997.in[1] (.names)                                             1.014    22.467
n7997.out[0] (.names)                                            0.261    22.728
n7998.in[0] (.names)                                             1.014    23.742
n7998.out[0] (.names)                                            0.261    24.003
n7764.in[0] (.names)                                             1.014    25.016
n7764.out[0] (.names)                                            0.261    25.277
n7749.in[0] (.names)                                             1.014    26.291
n7749.out[0] (.names)                                            0.261    26.552
n7767.in[0] (.names)                                             1.014    27.566
n7767.out[0] (.names)                                            0.261    27.827
n7769.in[3] (.names)                                             1.014    28.841
n7769.out[0] (.names)                                            0.261    29.102
n7770.in[0] (.names)                                             1.014    30.116
n7770.out[0] (.names)                                            0.261    30.377
n7771.in[0] (.names)                                             1.014    31.390
n7771.out[0] (.names)                                            0.261    31.651
n7772.in[0] (.names)                                             1.014    32.665
n7772.out[0] (.names)                                            0.261    32.926
n7774.in[0] (.names)                                             1.014    33.940
n7774.out[0] (.names)                                            0.261    34.201
n7775.in[0] (.names)                                             1.014    35.215
n7775.out[0] (.names)                                            0.261    35.476
n7781.in[1] (.names)                                             1.014    36.490
n7781.out[0] (.names)                                            0.261    36.751
n7782.in[2] (.names)                                             1.014    37.765
n7782.out[0] (.names)                                            0.261    38.026
n5979.in[1] (.names)                                             1.014    39.039
n5979.out[0] (.names)                                            0.261    39.300
n7786.in[2] (.names)                                             1.014    40.314
n7786.out[0] (.names)                                            0.261    40.575
n7787.in[0] (.names)                                             1.014    41.589
n7787.out[0] (.names)                                            0.261    41.850
n7784.in[0] (.names)                                             1.014    42.864
n7784.out[0] (.names)                                            0.261    43.125
n7788.in[0] (.names)                                             1.014    44.139
n7788.out[0] (.names)                                            0.261    44.400
n7789.in[0] (.names)                                             1.014    45.413
n7789.out[0] (.names)                                            0.261    45.674
n7776.in[1] (.names)                                             1.014    46.688
n7776.out[0] (.names)                                            0.261    46.949
n674.in[0] (.names)                                              1.014    47.963
n674.out[0] (.names)                                             0.261    48.224
n5929.in[3] (.names)                                             1.014    49.238
n5929.out[0] (.names)                                            0.261    49.499
n7076.in[1] (.names)                                             1.014    50.513
n7076.out[0] (.names)                                            0.261    50.774
n7077.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7077.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 73
Startpoint: n7615.Q[0] (.latch clocked by pclk)
Endpoint  : n7084.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7615.clk[0] (.latch)                                            1.014     1.014
n7615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7602.in[0] (.names)                                             1.014     2.070
n7602.out[0] (.names)                                            0.261     2.331
n7569.in[0] (.names)                                             1.014     3.344
n7569.out[0] (.names)                                            0.261     3.605
n7571.in[0] (.names)                                             1.014     4.619
n7571.out[0] (.names)                                            0.261     4.880
n7575.in[0] (.names)                                             1.014     5.894
n7575.out[0] (.names)                                            0.261     6.155
n7577.in[1] (.names)                                             1.014     7.169
n7577.out[0] (.names)                                            0.261     7.430
n7580.in[0] (.names)                                             1.014     8.444
n7580.out[0] (.names)                                            0.261     8.705
n7581.in[0] (.names)                                             1.014     9.719
n7581.out[0] (.names)                                            0.261     9.980
n7582.in[1] (.names)                                             1.014    10.993
n7582.out[0] (.names)                                            0.261    11.254
n7583.in[0] (.names)                                             1.014    12.268
n7583.out[0] (.names)                                            0.261    12.529
n7572.in[0] (.names)                                             1.014    13.543
n7572.out[0] (.names)                                            0.261    13.804
n7486.in[0] (.names)                                             1.014    14.818
n7486.out[0] (.names)                                            0.261    15.079
n7990.in[0] (.names)                                             1.014    16.093
n7990.out[0] (.names)                                            0.261    16.354
n7991.in[1] (.names)                                             1.014    17.367
n7991.out[0] (.names)                                            0.261    17.628
n7996.in[0] (.names)                                             1.014    18.642
n7996.out[0] (.names)                                            0.261    18.903
n7994.in[0] (.names)                                             1.014    19.917
n7994.out[0] (.names)                                            0.261    20.178
n7995.in[0] (.names)                                             1.014    21.192
n7995.out[0] (.names)                                            0.261    21.453
n7997.in[1] (.names)                                             1.014    22.467
n7997.out[0] (.names)                                            0.261    22.728
n7998.in[0] (.names)                                             1.014    23.742
n7998.out[0] (.names)                                            0.261    24.003
n7999.in[1] (.names)                                             1.014    25.016
n7999.out[0] (.names)                                            0.261    25.277
n8000.in[2] (.names)                                             1.014    26.291
n8000.out[0] (.names)                                            0.261    26.552
n8001.in[0] (.names)                                             1.014    27.566
n8001.out[0] (.names)                                            0.261    27.827
n8004.in[0] (.names)                                             1.014    28.841
n8004.out[0] (.names)                                            0.261    29.102
n8102.in[1] (.names)                                             1.014    30.116
n8102.out[0] (.names)                                            0.261    30.377
n8099.in[0] (.names)                                             1.014    31.390
n8099.out[0] (.names)                                            0.261    31.651
n8096.in[0] (.names)                                             1.014    32.665
n8096.out[0] (.names)                                            0.261    32.926
n8097.in[1] (.names)                                             1.014    33.940
n8097.out[0] (.names)                                            0.261    34.201
n8029.in[0] (.names)                                             1.014    35.215
n8029.out[0] (.names)                                            0.261    35.476
n8098.in[0] (.names)                                             1.014    36.490
n8098.out[0] (.names)                                            0.261    36.751
n8104.in[0] (.names)                                             1.014    37.765
n8104.out[0] (.names)                                            0.261    38.026
n8106.in[0] (.names)                                             1.014    39.039
n8106.out[0] (.names)                                            0.261    39.300
n8108.in[1] (.names)                                             1.014    40.314
n8108.out[0] (.names)                                            0.261    40.575
n8113.in[1] (.names)                                             1.014    41.589
n8113.out[0] (.names)                                            0.261    41.850
n8114.in[0] (.names)                                             1.014    42.864
n8114.out[0] (.names)                                            0.261    43.125
n8054.in[1] (.names)                                             1.014    44.139
n8054.out[0] (.names)                                            0.261    44.400
n8056.in[0] (.names)                                             1.014    45.413
n8056.out[0] (.names)                                            0.261    45.674
n8060.in[0] (.names)                                             1.014    46.688
n8060.out[0] (.names)                                            0.261    46.949
n6912.in[1] (.names)                                             1.014    47.963
n6912.out[0] (.names)                                            0.261    48.224
n6898.in[0] (.names)                                             1.014    49.238
n6898.out[0] (.names)                                            0.261    49.499
n7083.in[0] (.names)                                             1.014    50.513
n7083.out[0] (.names)                                            0.261    50.774
n7084.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7084.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 74
Startpoint: n15030.Q[0] (.latch clocked by pclk)
Endpoint  : n14965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15030.clk[0] (.latch)                                           1.014     1.014
n15030.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15031.in[0] (.names)                                            1.014     2.070
n15031.out[0] (.names)                                           0.261     2.331
n15412.in[1] (.names)                                            1.014     3.344
n15412.out[0] (.names)                                           0.261     3.605
n15413.in[1] (.names)                                            1.014     4.619
n15413.out[0] (.names)                                           0.261     4.880
n15415.in[1] (.names)                                            1.014     5.894
n15415.out[0] (.names)                                           0.261     6.155
n15416.in[2] (.names)                                            1.014     7.169
n15416.out[0] (.names)                                           0.261     7.430
n15219.in[0] (.names)                                            1.014     8.444
n15219.out[0] (.names)                                           0.261     8.705
n15157.in[0] (.names)                                            1.014     9.719
n15157.out[0] (.names)                                           0.261     9.980
n15294.in[0] (.names)                                            1.014    10.993
n15294.out[0] (.names)                                           0.261    11.254
n15291.in[1] (.names)                                            1.014    12.268
n15291.out[0] (.names)                                           0.261    12.529
n15296.in[0] (.names)                                            1.014    13.543
n15296.out[0] (.names)                                           0.261    13.804
n15299.in[0] (.names)                                            1.014    14.818
n15299.out[0] (.names)                                           0.261    15.079
n15300.in[3] (.names)                                            1.014    16.093
n15300.out[0] (.names)                                           0.261    16.354
n15302.in[3] (.names)                                            1.014    17.367
n15302.out[0] (.names)                                           0.261    17.628
n15303.in[0] (.names)                                            1.014    18.642
n15303.out[0] (.names)                                           0.261    18.903
n15304.in[0] (.names)                                            1.014    19.917
n15304.out[0] (.names)                                           0.261    20.178
n15221.in[2] (.names)                                            1.014    21.192
n15221.out[0] (.names)                                           0.261    21.453
n15140.in[0] (.names)                                            1.014    22.467
n15140.out[0] (.names)                                           0.261    22.728
n15266.in[0] (.names)                                            1.014    23.742
n15266.out[0] (.names)                                           0.261    24.003
n15267.in[3] (.names)                                            1.014    25.016
n15267.out[0] (.names)                                           0.261    25.277
n15280.in[1] (.names)                                            1.014    26.291
n15280.out[0] (.names)                                           0.261    26.552
n15281.in[2] (.names)                                            1.014    27.566
n15281.out[0] (.names)                                           0.261    27.827
n689.in[0] (.names)                                              1.014    28.841
n689.out[0] (.names)                                             0.261    29.102
n15286.in[2] (.names)                                            1.014    30.116
n15286.out[0] (.names)                                           0.261    30.377
n15283.in[0] (.names)                                            1.014    31.390
n15283.out[0] (.names)                                           0.261    31.651
n15288.in[0] (.names)                                            1.014    32.665
n15288.out[0] (.names)                                           0.261    32.926
n15108.in[0] (.names)                                            1.014    33.940
n15108.out[0] (.names)                                           0.261    34.201
n15080.in[0] (.names)                                            1.014    35.215
n15080.out[0] (.names)                                           0.261    35.476
n15081.in[0] (.names)                                            1.014    36.490
n15081.out[0] (.names)                                           0.261    36.751
n15085.in[1] (.names)                                            1.014    37.765
n15085.out[0] (.names)                                           0.261    38.026
n15084.in[0] (.names)                                            1.014    39.039
n15084.out[0] (.names)                                           0.261    39.300
n15056.in[0] (.names)                                            1.014    40.314
n15056.out[0] (.names)                                           0.261    40.575
n14973.in[2] (.names)                                            1.014    41.589
n14973.out[0] (.names)                                           0.261    41.850
n15060.in[2] (.names)                                            1.014    42.864
n15060.out[0] (.names)                                           0.261    43.125
n15061.in[0] (.names)                                            1.014    44.139
n15061.out[0] (.names)                                           0.261    44.400
n15057.in[0] (.names)                                            1.014    45.413
n15057.out[0] (.names)                                           0.261    45.674
n15058.in[0] (.names)                                            1.014    46.688
n15058.out[0] (.names)                                           0.261    46.949
n14970.in[0] (.names)                                            1.014    47.963
n14970.out[0] (.names)                                           0.261    48.224
n15062.in[1] (.names)                                            1.014    49.238
n15062.out[0] (.names)                                           0.261    49.499
n14964.in[0] (.names)                                            1.014    50.513
n14964.out[0] (.names)                                           0.261    50.774
n14965.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14965.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 75
Startpoint: n643.Q[0] (.latch clocked by pclk)
Endpoint  : n12472.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n643.clk[0] (.latch)                                             1.014     1.014
n643.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n12942.in[0] (.names)                                            1.014     2.070
n12942.out[0] (.names)                                           0.261     2.331
n12947.in[0] (.names)                                            1.014     3.344
n12947.out[0] (.names)                                           0.261     3.605
n12948.in[0] (.names)                                            1.014     4.619
n12948.out[0] (.names)                                           0.261     4.880
n12949.in[0] (.names)                                            1.014     5.894
n12949.out[0] (.names)                                           0.261     6.155
n12951.in[1] (.names)                                            1.014     7.169
n12951.out[0] (.names)                                           0.261     7.430
n12953.in[1] (.names)                                            1.014     8.444
n12953.out[0] (.names)                                           0.261     8.705
n12955.in[0] (.names)                                            1.014     9.719
n12955.out[0] (.names)                                           0.261     9.980
n12854.in[1] (.names)                                            1.014    10.993
n12854.out[0] (.names)                                           0.261    11.254
n12959.in[0] (.names)                                            1.014    12.268
n12959.out[0] (.names)                                           0.261    12.529
n12402.in[2] (.names)                                            1.014    13.543
n12402.out[0] (.names)                                           0.261    13.804
n12403.in[1] (.names)                                            1.014    14.818
n12403.out[0] (.names)                                           0.261    15.079
n12404.in[1] (.names)                                            1.014    16.093
n12404.out[0] (.names)                                           0.261    16.354
n12406.in[0] (.names)                                            1.014    17.367
n12406.out[0] (.names)                                           0.261    17.628
n12407.in[0] (.names)                                            1.014    18.642
n12407.out[0] (.names)                                           0.261    18.903
n12410.in[0] (.names)                                            1.014    19.917
n12410.out[0] (.names)                                           0.261    20.178
n12479.in[1] (.names)                                            1.014    21.192
n12479.out[0] (.names)                                           0.261    21.453
n12481.in[1] (.names)                                            1.014    22.467
n12481.out[0] (.names)                                           0.261    22.728
n12483.in[0] (.names)                                            1.014    23.742
n12483.out[0] (.names)                                           0.261    24.003
n12445.in[1] (.names)                                            1.014    25.016
n12445.out[0] (.names)                                           0.261    25.277
n12434.in[3] (.names)                                            1.014    26.291
n12434.out[0] (.names)                                           0.261    26.552
n12439.in[0] (.names)                                            1.014    27.566
n12439.out[0] (.names)                                           0.261    27.827
n12437.in[0] (.names)                                            1.014    28.841
n12437.out[0] (.names)                                           0.261    29.102
n12438.in[0] (.names)                                            1.014    30.116
n12438.out[0] (.names)                                           0.261    30.377
n12440.in[1] (.names)                                            1.014    31.390
n12440.out[0] (.names)                                           0.261    31.651
n12451.in[2] (.names)                                            1.014    32.665
n12451.out[0] (.names)                                           0.261    32.926
n12452.in[2] (.names)                                            1.014    33.940
n12452.out[0] (.names)                                           0.261    34.201
n12454.in[0] (.names)                                            1.014    35.215
n12454.out[0] (.names)                                           0.261    35.476
n12457.in[1] (.names)                                            1.014    36.490
n12457.out[0] (.names)                                           0.261    36.751
n12458.in[0] (.names)                                            1.014    37.765
n12458.out[0] (.names)                                           0.261    38.026
n12459.in[0] (.names)                                            1.014    39.039
n12459.out[0] (.names)                                           0.261    39.300
n12463.in[2] (.names)                                            1.014    40.314
n12463.out[0] (.names)                                           0.261    40.575
n12464.in[0] (.names)                                            1.014    41.589
n12464.out[0] (.names)                                           0.261    41.850
n12467.in[2] (.names)                                            1.014    42.864
n12467.out[0] (.names)                                           0.261    43.125
n12469.in[0] (.names)                                            1.014    44.139
n12469.out[0] (.names)                                           0.261    44.400
n5942.in[0] (.names)                                             1.014    45.413
n5942.out[0] (.names)                                            0.261    45.674
n12470.in[0] (.names)                                            1.014    46.688
n12470.out[0] (.names)                                           0.261    46.949
n8174.in[1] (.names)                                             1.014    47.963
n8174.out[0] (.names)                                            0.261    48.224
n12476.in[0] (.names)                                            1.014    49.238
n12476.out[0] (.names)                                           0.261    49.499
n12474.in[1] (.names)                                            1.014    50.513
n12474.out[0] (.names)                                           0.261    50.774
n12472.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12472.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 76
Startpoint: n8668.Q[0] (.latch clocked by pclk)
Endpoint  : n8729.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
n8668.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9039.in[0] (.names)                                             1.014     2.070
n9039.out[0] (.names)                                            0.261     2.331
n9041.in[1] (.names)                                             1.014     3.344
n9041.out[0] (.names)                                            0.261     3.605
n9044.in[0] (.names)                                             1.014     4.619
n9044.out[0] (.names)                                            0.261     4.880
n8960.in[0] (.names)                                             1.014     5.894
n8960.out[0] (.names)                                            0.261     6.155
n9030.in[0] (.names)                                             1.014     7.169
n9030.out[0] (.names)                                            0.261     7.430
n9034.in[1] (.names)                                             1.014     8.444
n9034.out[0] (.names)                                            0.261     8.705
n9035.in[0] (.names)                                             1.014     9.719
n9035.out[0] (.names)                                            0.261     9.980
n9036.in[0] (.names)                                             1.014    10.993
n9036.out[0] (.names)                                            0.261    11.254
n8918.in[0] (.names)                                             1.014    12.268
n8918.out[0] (.names)                                            0.261    12.529
n9038.in[0] (.names)                                             1.014    13.543
n9038.out[0] (.names)                                            0.261    13.804
n9046.in[1] (.names)                                             1.014    14.818
n9046.out[0] (.names)                                            0.261    15.079
n9000.in[2] (.names)                                             1.014    16.093
n9000.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n525.in[1] (.names)                                              1.014    19.917
n525.out[0] (.names)                                             0.261    20.178
n9546.in[0] (.names)                                             1.014    21.192
n9546.out[0] (.names)                                            0.261    21.453
n9375.in[0] (.names)                                             1.014    22.467
n9375.out[0] (.names)                                            0.261    22.728
n9413.in[2] (.names)                                             1.014    23.742
n9413.out[0] (.names)                                            0.261    24.003
n9420.in[1] (.names)                                             1.014    25.016
n9420.out[0] (.names)                                            0.261    25.277
n9608.in[3] (.names)                                             1.014    26.291
n9608.out[0] (.names)                                            0.261    26.552
n9610.in[1] (.names)                                             1.014    27.566
n9610.out[0] (.names)                                            0.261    27.827
n9498.in[1] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9145.in[0] (.names)                                             1.014    30.116
n9145.out[0] (.names)                                            0.261    30.377
n9611.in[1] (.names)                                             1.014    31.390
n9611.out[0] (.names)                                            0.261    31.651
n9731.in[2] (.names)                                             1.014    32.665
n9731.out[0] (.names)                                            0.261    32.926
n9741.in[0] (.names)                                             1.014    33.940
n9741.out[0] (.names)                                            0.261    34.201
n9742.in[1] (.names)                                             1.014    35.215
n9742.out[0] (.names)                                            0.261    35.476
n9744.in[1] (.names)                                             1.014    36.490
n9744.out[0] (.names)                                            0.261    36.751
n9646.in[0] (.names)                                             1.014    37.765
n9646.out[0] (.names)                                            0.261    38.026
n9740.in[0] (.names)                                             1.014    39.039
n9740.out[0] (.names)                                            0.261    39.300
n8722.in[0] (.names)                                             1.014    40.314
n8722.out[0] (.names)                                            0.261    40.575
n9656.in[0] (.names)                                             1.014    41.589
n9656.out[0] (.names)                                            0.261    41.850
n9725.in[0] (.names)                                             1.014    42.864
n9725.out[0] (.names)                                            0.261    43.125
n9712.in[1] (.names)                                             1.014    44.139
n9712.out[0] (.names)                                            0.261    44.400
n9726.in[2] (.names)                                             1.014    45.413
n9726.out[0] (.names)                                            0.261    45.674
n9707.in[1] (.names)                                             1.014    46.688
n9707.out[0] (.names)                                            0.261    46.949
n9749.in[1] (.names)                                             1.014    47.963
n9749.out[0] (.names)                                            0.261    48.224
n9750.in[0] (.names)                                             1.014    49.238
n9750.out[0] (.names)                                            0.261    49.499
n8728.in[0] (.names)                                             1.014    50.513
n8728.out[0] (.names)                                            0.261    50.774
n8729.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8729.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 77
Startpoint: n14053.Q[0] (.latch clocked by pclk)
Endpoint  : n13575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14053.clk[0] (.latch)                                           1.014     1.014
n14053.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14096.in[1] (.names)                                            1.014     2.070
n14096.out[0] (.names)                                           0.261     2.331
n14097.in[2] (.names)                                            1.014     3.344
n14097.out[0] (.names)                                           0.261     3.605
n14099.in[3] (.names)                                            1.014     4.619
n14099.out[0] (.names)                                           0.261     4.880
n14040.in[1] (.names)                                            1.014     5.894
n14040.out[0] (.names)                                           0.261     6.155
n14044.in[0] (.names)                                            1.014     7.169
n14044.out[0] (.names)                                           0.261     7.430
n14403.in[0] (.names)                                            1.014     8.444
n14403.out[0] (.names)                                           0.261     8.705
n14405.in[3] (.names)                                            1.014     9.719
n14405.out[0] (.names)                                           0.261     9.980
n14388.in[0] (.names)                                            1.014    10.993
n14388.out[0] (.names)                                           0.261    11.254
n14389.in[3] (.names)                                            1.014    12.268
n14389.out[0] (.names)                                           0.261    12.529
n14167.in[1] (.names)                                            1.014    13.543
n14167.out[0] (.names)                                           0.261    13.804
n14121.in[1] (.names)                                            1.014    14.818
n14121.out[0] (.names)                                           0.261    15.079
n14172.in[2] (.names)                                            1.014    16.093
n14172.out[0] (.names)                                           0.261    16.354
n14117.in[1] (.names)                                            1.014    17.367
n14117.out[0] (.names)                                           0.261    17.628
n14118.in[0] (.names)                                            1.014    18.642
n14118.out[0] (.names)                                           0.261    18.903
n14119.in[0] (.names)                                            1.014    19.917
n14119.out[0] (.names)                                           0.261    20.178
n14120.in[0] (.names)                                            1.014    21.192
n14120.out[0] (.names)                                           0.261    21.453
n14122.in[0] (.names)                                            1.014    22.467
n14122.out[0] (.names)                                           0.261    22.728
n14123.in[1] (.names)                                            1.014    23.742
n14123.out[0] (.names)                                           0.261    24.003
n14124.in[1] (.names)                                            1.014    25.016
n14124.out[0] (.names)                                           0.261    25.277
n14125.in[1] (.names)                                            1.014    26.291
n14125.out[0] (.names)                                           0.261    26.552
n14126.in[0] (.names)                                            1.014    27.566
n14126.out[0] (.names)                                           0.261    27.827
n14130.in[1] (.names)                                            1.014    28.841
n14130.out[0] (.names)                                           0.261    29.102
n14132.in[1] (.names)                                            1.014    30.116
n14132.out[0] (.names)                                           0.261    30.377
n14133.in[0] (.names)                                            1.014    31.390
n14133.out[0] (.names)                                           0.261    31.651
n14134.in[0] (.names)                                            1.014    32.665
n14134.out[0] (.names)                                           0.261    32.926
n14135.in[0] (.names)                                            1.014    33.940
n14135.out[0] (.names)                                           0.261    34.201
n14152.in[1] (.names)                                            1.014    35.215
n14152.out[0] (.names)                                           0.261    35.476
n14153.in[0] (.names)                                            1.014    36.490
n14153.out[0] (.names)                                           0.261    36.751
n14154.in[3] (.names)                                            1.014    37.765
n14154.out[0] (.names)                                           0.261    38.026
n14155.in[1] (.names)                                            1.014    39.039
n14155.out[0] (.names)                                           0.261    39.300
n14156.in[0] (.names)                                            1.014    40.314
n14156.out[0] (.names)                                           0.261    40.575
n14158.in[1] (.names)                                            1.014    41.589
n14158.out[0] (.names)                                           0.261    41.850
n14159.in[0] (.names)                                            1.014    42.864
n14159.out[0] (.names)                                           0.261    43.125
n14160.in[1] (.names)                                            1.014    44.139
n14160.out[0] (.names)                                           0.261    44.400
n14161.in[0] (.names)                                            1.014    45.413
n14161.out[0] (.names)                                           0.261    45.674
n14162.in[0] (.names)                                            1.014    46.688
n14162.out[0] (.names)                                           0.261    46.949
n14163.in[2] (.names)                                            1.014    47.963
n14163.out[0] (.names)                                           0.261    48.224
n14165.in[0] (.names)                                            1.014    49.238
n14165.out[0] (.names)                                           0.261    49.499
n13574.in[0] (.names)                                            1.014    50.513
n13574.out[0] (.names)                                           0.261    50.774
n13575.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13575.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 78
Startpoint: n14053.Q[0] (.latch clocked by pclk)
Endpoint  : n14115.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14053.clk[0] (.latch)                                           1.014     1.014
n14053.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14096.in[1] (.names)                                            1.014     2.070
n14096.out[0] (.names)                                           0.261     2.331
n14097.in[2] (.names)                                            1.014     3.344
n14097.out[0] (.names)                                           0.261     3.605
n14099.in[3] (.names)                                            1.014     4.619
n14099.out[0] (.names)                                           0.261     4.880
n14040.in[1] (.names)                                            1.014     5.894
n14040.out[0] (.names)                                           0.261     6.155
n14044.in[0] (.names)                                            1.014     7.169
n14044.out[0] (.names)                                           0.261     7.430
n14403.in[0] (.names)                                            1.014     8.444
n14403.out[0] (.names)                                           0.261     8.705
n14405.in[3] (.names)                                            1.014     9.719
n14405.out[0] (.names)                                           0.261     9.980
n14388.in[0] (.names)                                            1.014    10.993
n14388.out[0] (.names)                                           0.261    11.254
n14389.in[3] (.names)                                            1.014    12.268
n14389.out[0] (.names)                                           0.261    12.529
n14167.in[1] (.names)                                            1.014    13.543
n14167.out[0] (.names)                                           0.261    13.804
n14121.in[1] (.names)                                            1.014    14.818
n14121.out[0] (.names)                                           0.261    15.079
n14172.in[2] (.names)                                            1.014    16.093
n14172.out[0] (.names)                                           0.261    16.354
n14117.in[1] (.names)                                            1.014    17.367
n14117.out[0] (.names)                                           0.261    17.628
n14118.in[0] (.names)                                            1.014    18.642
n14118.out[0] (.names)                                           0.261    18.903
n14119.in[0] (.names)                                            1.014    19.917
n14119.out[0] (.names)                                           0.261    20.178
n14120.in[0] (.names)                                            1.014    21.192
n14120.out[0] (.names)                                           0.261    21.453
n14122.in[0] (.names)                                            1.014    22.467
n14122.out[0] (.names)                                           0.261    22.728
n14123.in[1] (.names)                                            1.014    23.742
n14123.out[0] (.names)                                           0.261    24.003
n14124.in[1] (.names)                                            1.014    25.016
n14124.out[0] (.names)                                           0.261    25.277
n14125.in[1] (.names)                                            1.014    26.291
n14125.out[0] (.names)                                           0.261    26.552
n14126.in[0] (.names)                                            1.014    27.566
n14126.out[0] (.names)                                           0.261    27.827
n14130.in[1] (.names)                                            1.014    28.841
n14130.out[0] (.names)                                           0.261    29.102
n14132.in[1] (.names)                                            1.014    30.116
n14132.out[0] (.names)                                           0.261    30.377
n14133.in[0] (.names)                                            1.014    31.390
n14133.out[0] (.names)                                           0.261    31.651
n14134.in[0] (.names)                                            1.014    32.665
n14134.out[0] (.names)                                           0.261    32.926
n14135.in[0] (.names)                                            1.014    33.940
n14135.out[0] (.names)                                           0.261    34.201
n14152.in[1] (.names)                                            1.014    35.215
n14152.out[0] (.names)                                           0.261    35.476
n14153.in[0] (.names)                                            1.014    36.490
n14153.out[0] (.names)                                           0.261    36.751
n14154.in[3] (.names)                                            1.014    37.765
n14154.out[0] (.names)                                           0.261    38.026
n14155.in[1] (.names)                                            1.014    39.039
n14155.out[0] (.names)                                           0.261    39.300
n14156.in[0] (.names)                                            1.014    40.314
n14156.out[0] (.names)                                           0.261    40.575
n14158.in[1] (.names)                                            1.014    41.589
n14158.out[0] (.names)                                           0.261    41.850
n14159.in[0] (.names)                                            1.014    42.864
n14159.out[0] (.names)                                           0.261    43.125
n14160.in[1] (.names)                                            1.014    44.139
n14160.out[0] (.names)                                           0.261    44.400
n14161.in[0] (.names)                                            1.014    45.413
n14161.out[0] (.names)                                           0.261    45.674
n14162.in[0] (.names)                                            1.014    46.688
n14162.out[0] (.names)                                           0.261    46.949
n14163.in[2] (.names)                                            1.014    47.963
n14163.out[0] (.names)                                           0.261    48.224
n14165.in[0] (.names)                                            1.014    49.238
n14165.out[0] (.names)                                           0.261    49.499
n13574.in[0] (.names)                                            1.014    50.513
n13574.out[0] (.names)                                           0.261    50.774
n14115.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14115.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 79
Startpoint: n471.Q[0] (.latch clocked by pclk)
Endpoint  : n14394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n471.clk[0] (.latch)                                             1.014     1.014
n471.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14418.in[0] (.names)                                            1.014     2.070
n14418.out[0] (.names)                                           0.261     2.331
n14419.in[0] (.names)                                            1.014     3.344
n14419.out[0] (.names)                                           0.261     3.605
n14420.in[0] (.names)                                            1.014     4.619
n14420.out[0] (.names)                                           0.261     4.880
n14423.in[1] (.names)                                            1.014     5.894
n14423.out[0] (.names)                                           0.261     6.155
n14425.in[0] (.names)                                            1.014     7.169
n14425.out[0] (.names)                                           0.261     7.430
n13972.in[1] (.names)                                            1.014     8.444
n13972.out[0] (.names)                                           0.261     8.705
n13973.in[1] (.names)                                            1.014     9.719
n13973.out[0] (.names)                                           0.261     9.980
n13974.in[0] (.names)                                            1.014    10.993
n13974.out[0] (.names)                                           0.261    11.254
n13975.in[0] (.names)                                            1.014    12.268
n13975.out[0] (.names)                                           0.261    12.529
n13976.in[0] (.names)                                            1.014    13.543
n13976.out[0] (.names)                                           0.261    13.804
n13977.in[0] (.names)                                            1.014    14.818
n13977.out[0] (.names)                                           0.261    15.079
n13980.in[3] (.names)                                            1.014    16.093
n13980.out[0] (.names)                                           0.261    16.354
n13985.in[1] (.names)                                            1.014    17.367
n13985.out[0] (.names)                                           0.261    17.628
n13987.in[0] (.names)                                            1.014    18.642
n13987.out[0] (.names)                                           0.261    18.903
n13982.in[0] (.names)                                            1.014    19.917
n13982.out[0] (.names)                                           0.261    20.178
n13988.in[2] (.names)                                            1.014    21.192
n13988.out[0] (.names)                                           0.261    21.453
n13989.in[1] (.names)                                            1.014    22.467
n13989.out[0] (.names)                                           0.261    22.728
n13992.in[0] (.names)                                            1.014    23.742
n13992.out[0] (.names)                                           0.261    24.003
n13993.in[0] (.names)                                            1.014    25.016
n13993.out[0] (.names)                                           0.261    25.277
n14008.in[0] (.names)                                            1.014    26.291
n14008.out[0] (.names)                                           0.261    26.552
n13994.in[1] (.names)                                            1.014    27.566
n13994.out[0] (.names)                                           0.261    27.827
n14282.in[1] (.names)                                            1.014    28.841
n14282.out[0] (.names)                                           0.261    29.102
n14285.in[1] (.names)                                            1.014    30.116
n14285.out[0] (.names)                                           0.261    30.377
n14286.in[0] (.names)                                            1.014    31.390
n14286.out[0] (.names)                                           0.261    31.651
n14287.in[0] (.names)                                            1.014    32.665
n14287.out[0] (.names)                                           0.261    32.926
n14288.in[0] (.names)                                            1.014    33.940
n14288.out[0] (.names)                                           0.261    34.201
n14290.in[1] (.names)                                            1.014    35.215
n14290.out[0] (.names)                                           0.261    35.476
n14274.in[0] (.names)                                            1.014    36.490
n14274.out[0] (.names)                                           0.261    36.751
n14266.in[2] (.names)                                            1.014    37.765
n14266.out[0] (.names)                                           0.261    38.026
n14267.in[1] (.names)                                            1.014    39.039
n14267.out[0] (.names)                                           0.261    39.300
n14269.in[0] (.names)                                            1.014    40.314
n14269.out[0] (.names)                                           0.261    40.575
n14270.in[1] (.names)                                            1.014    41.589
n14270.out[0] (.names)                                           0.261    41.850
n14295.in[1] (.names)                                            1.014    42.864
n14295.out[0] (.names)                                           0.261    43.125
n14275.in[0] (.names)                                            1.014    44.139
n14275.out[0] (.names)                                           0.261    44.400
n14293.in[0] (.names)                                            1.014    45.413
n14293.out[0] (.names)                                           0.261    45.674
n14299.in[0] (.names)                                            1.014    46.688
n14299.out[0] (.names)                                           0.261    46.949
n13716.in[1] (.names)                                            1.014    47.963
n13716.out[0] (.names)                                           0.261    48.224
n14392.in[0] (.names)                                            1.014    49.238
n14392.out[0] (.names)                                           0.261    49.499
n14393.in[0] (.names)                                            1.014    50.513
n14393.out[0] (.names)                                           0.261    50.774
n14394.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14394.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 80
Startpoint: n471.Q[0] (.latch clocked by pclk)
Endpoint  : n13735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n471.clk[0] (.latch)                                             1.014     1.014
n471.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14418.in[0] (.names)                                            1.014     2.070
n14418.out[0] (.names)                                           0.261     2.331
n14419.in[0] (.names)                                            1.014     3.344
n14419.out[0] (.names)                                           0.261     3.605
n14420.in[0] (.names)                                            1.014     4.619
n14420.out[0] (.names)                                           0.261     4.880
n14423.in[1] (.names)                                            1.014     5.894
n14423.out[0] (.names)                                           0.261     6.155
n14425.in[0] (.names)                                            1.014     7.169
n14425.out[0] (.names)                                           0.261     7.430
n13972.in[1] (.names)                                            1.014     8.444
n13972.out[0] (.names)                                           0.261     8.705
n13973.in[1] (.names)                                            1.014     9.719
n13973.out[0] (.names)                                           0.261     9.980
n13974.in[0] (.names)                                            1.014    10.993
n13974.out[0] (.names)                                           0.261    11.254
n13975.in[0] (.names)                                            1.014    12.268
n13975.out[0] (.names)                                           0.261    12.529
n13976.in[0] (.names)                                            1.014    13.543
n13976.out[0] (.names)                                           0.261    13.804
n13977.in[0] (.names)                                            1.014    14.818
n13977.out[0] (.names)                                           0.261    15.079
n13980.in[3] (.names)                                            1.014    16.093
n13980.out[0] (.names)                                           0.261    16.354
n13985.in[1] (.names)                                            1.014    17.367
n13985.out[0] (.names)                                           0.261    17.628
n13987.in[0] (.names)                                            1.014    18.642
n13987.out[0] (.names)                                           0.261    18.903
n13982.in[0] (.names)                                            1.014    19.917
n13982.out[0] (.names)                                           0.261    20.178
n13988.in[2] (.names)                                            1.014    21.192
n13988.out[0] (.names)                                           0.261    21.453
n13989.in[1] (.names)                                            1.014    22.467
n13989.out[0] (.names)                                           0.261    22.728
n13992.in[0] (.names)                                            1.014    23.742
n13992.out[0] (.names)                                           0.261    24.003
n13993.in[0] (.names)                                            1.014    25.016
n13993.out[0] (.names)                                           0.261    25.277
n14008.in[0] (.names)                                            1.014    26.291
n14008.out[0] (.names)                                           0.261    26.552
n13994.in[1] (.names)                                            1.014    27.566
n13994.out[0] (.names)                                           0.261    27.827
n14282.in[1] (.names)                                            1.014    28.841
n14282.out[0] (.names)                                           0.261    29.102
n14285.in[1] (.names)                                            1.014    30.116
n14285.out[0] (.names)                                           0.261    30.377
n14286.in[0] (.names)                                            1.014    31.390
n14286.out[0] (.names)                                           0.261    31.651
n14261.in[0] (.names)                                            1.014    32.665
n14261.out[0] (.names)                                           0.261    32.926
n14137.in[0] (.names)                                            1.014    33.940
n14137.out[0] (.names)                                           0.261    34.201
n14139.in[1] (.names)                                            1.014    35.215
n14139.out[0] (.names)                                           0.261    35.476
n14140.in[0] (.names)                                            1.014    36.490
n14140.out[0] (.names)                                           0.261    36.751
n14141.in[0] (.names)                                            1.014    37.765
n14141.out[0] (.names)                                           0.261    38.026
n14196.in[1] (.names)                                            1.014    39.039
n14196.out[0] (.names)                                           0.261    39.300
n14198.in[1] (.names)                                            1.014    40.314
n14198.out[0] (.names)                                           0.261    40.575
n14199.in[1] (.names)                                            1.014    41.589
n14199.out[0] (.names)                                           0.261    41.850
n14204.in[1] (.names)                                            1.014    42.864
n14204.out[0] (.names)                                           0.261    43.125
n14205.in[0] (.names)                                            1.014    44.139
n14205.out[0] (.names)                                           0.261    44.400
n13618.in[0] (.names)                                            1.014    45.413
n13618.out[0] (.names)                                           0.261    45.674
n13629.in[0] (.names)                                            1.014    46.688
n13629.out[0] (.names)                                           0.261    46.949
n14200.in[0] (.names)                                            1.014    47.963
n14200.out[0] (.names)                                           0.261    48.224
n684.in[1] (.names)                                              1.014    49.238
n684.out[0] (.names)                                             0.261    49.499
n13734.in[0] (.names)                                            1.014    50.513
n13734.out[0] (.names)                                           0.261    50.774
n13735.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13735.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 81
Startpoint: n471.Q[0] (.latch clocked by pclk)
Endpoint  : n14552.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n471.clk[0] (.latch)                                             1.014     1.014
n471.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14418.in[0] (.names)                                            1.014     2.070
n14418.out[0] (.names)                                           0.261     2.331
n14419.in[0] (.names)                                            1.014     3.344
n14419.out[0] (.names)                                           0.261     3.605
n14420.in[0] (.names)                                            1.014     4.619
n14420.out[0] (.names)                                           0.261     4.880
n14423.in[1] (.names)                                            1.014     5.894
n14423.out[0] (.names)                                           0.261     6.155
n14425.in[0] (.names)                                            1.014     7.169
n14425.out[0] (.names)                                           0.261     7.430
n13972.in[1] (.names)                                            1.014     8.444
n13972.out[0] (.names)                                           0.261     8.705
n13973.in[1] (.names)                                            1.014     9.719
n13973.out[0] (.names)                                           0.261     9.980
n13974.in[0] (.names)                                            1.014    10.993
n13974.out[0] (.names)                                           0.261    11.254
n13975.in[0] (.names)                                            1.014    12.268
n13975.out[0] (.names)                                           0.261    12.529
n13976.in[0] (.names)                                            1.014    13.543
n13976.out[0] (.names)                                           0.261    13.804
n13977.in[0] (.names)                                            1.014    14.818
n13977.out[0] (.names)                                           0.261    15.079
n13980.in[3] (.names)                                            1.014    16.093
n13980.out[0] (.names)                                           0.261    16.354
n13985.in[1] (.names)                                            1.014    17.367
n13985.out[0] (.names)                                           0.261    17.628
n13987.in[0] (.names)                                            1.014    18.642
n13987.out[0] (.names)                                           0.261    18.903
n13982.in[0] (.names)                                            1.014    19.917
n13982.out[0] (.names)                                           0.261    20.178
n13988.in[2] (.names)                                            1.014    21.192
n13988.out[0] (.names)                                           0.261    21.453
n13989.in[1] (.names)                                            1.014    22.467
n13989.out[0] (.names)                                           0.261    22.728
n13992.in[0] (.names)                                            1.014    23.742
n13992.out[0] (.names)                                           0.261    24.003
n13993.in[0] (.names)                                            1.014    25.016
n13993.out[0] (.names)                                           0.261    25.277
n14008.in[0] (.names)                                            1.014    26.291
n14008.out[0] (.names)                                           0.261    26.552
n13994.in[1] (.names)                                            1.014    27.566
n13994.out[0] (.names)                                           0.261    27.827
n14282.in[1] (.names)                                            1.014    28.841
n14282.out[0] (.names)                                           0.261    29.102
n14285.in[1] (.names)                                            1.014    30.116
n14285.out[0] (.names)                                           0.261    30.377
n14286.in[0] (.names)                                            1.014    31.390
n14286.out[0] (.names)                                           0.261    31.651
n14261.in[0] (.names)                                            1.014    32.665
n14261.out[0] (.names)                                           0.261    32.926
n14137.in[0] (.names)                                            1.014    33.940
n14137.out[0] (.names)                                           0.261    34.201
n14139.in[1] (.names)                                            1.014    35.215
n14139.out[0] (.names)                                           0.261    35.476
n14140.in[0] (.names)                                            1.014    36.490
n14140.out[0] (.names)                                           0.261    36.751
n14141.in[0] (.names)                                            1.014    37.765
n14141.out[0] (.names)                                           0.261    38.026
n14196.in[1] (.names)                                            1.014    39.039
n14196.out[0] (.names)                                           0.261    39.300
n14198.in[1] (.names)                                            1.014    40.314
n14198.out[0] (.names)                                           0.261    40.575
n14199.in[1] (.names)                                            1.014    41.589
n14199.out[0] (.names)                                           0.261    41.850
n14204.in[1] (.names)                                            1.014    42.864
n14204.out[0] (.names)                                           0.261    43.125
n14205.in[0] (.names)                                            1.014    44.139
n14205.out[0] (.names)                                           0.261    44.400
n13618.in[0] (.names)                                            1.014    45.413
n13618.out[0] (.names)                                           0.261    45.674
n13629.in[0] (.names)                                            1.014    46.688
n13629.out[0] (.names)                                           0.261    46.949
n14200.in[0] (.names)                                            1.014    47.963
n14200.out[0] (.names)                                           0.261    48.224
n684.in[1] (.names)                                              1.014    49.238
n684.out[0] (.names)                                             0.261    49.499
n13734.in[0] (.names)                                            1.014    50.513
n13734.out[0] (.names)                                           0.261    50.774
n14552.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14552.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 82
Startpoint: n14398.Q[0] (.latch clocked by pclk)
Endpoint  : n856.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14398.clk[0] (.latch)                                           1.014     1.014
n14398.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14320.in[0] (.names)                                            1.014     2.070
n14320.out[0] (.names)                                           0.261     2.331
n14399.in[0] (.names)                                            1.014     3.344
n14399.out[0] (.names)                                           0.261     3.605
n14325.in[0] (.names)                                            1.014     4.619
n14325.out[0] (.names)                                           0.261     4.880
n14479.in[0] (.names)                                            1.014     5.894
n14479.out[0] (.names)                                           0.261     6.155
n13970.in[0] (.names)                                            1.014     7.169
n13970.out[0] (.names)                                           0.261     7.430
n14488.in[0] (.names)                                            1.014     8.444
n14488.out[0] (.names)                                           0.261     8.705
n14214.in[0] (.names)                                            1.014     9.719
n14214.out[0] (.names)                                           0.261     9.980
n14060.in[1] (.names)                                            1.014    10.993
n14060.out[0] (.names)                                           0.261    11.254
n14574.in[0] (.names)                                            1.014    12.268
n14574.out[0] (.names)                                           0.261    12.529
n14633.in[0] (.names)                                            1.014    13.543
n14633.out[0] (.names)                                           0.261    13.804
n14624.in[1] (.names)                                            1.014    14.818
n14624.out[0] (.names)                                           0.261    15.079
n14634.in[0] (.names)                                            1.014    16.093
n14634.out[0] (.names)                                           0.261    16.354
n14635.in[0] (.names)                                            1.014    17.367
n14635.out[0] (.names)                                           0.261    17.628
n14621.in[0] (.names)                                            1.014    18.642
n14621.out[0] (.names)                                           0.261    18.903
n14622.in[2] (.names)                                            1.014    19.917
n14622.out[0] (.names)                                           0.261    20.178
n14623.in[0] (.names)                                            1.014    21.192
n14623.out[0] (.names)                                           0.261    21.453
n14625.in[0] (.names)                                            1.014    22.467
n14625.out[0] (.names)                                           0.261    22.728
n14627.in[1] (.names)                                            1.014    23.742
n14627.out[0] (.names)                                           0.261    24.003
n14628.in[0] (.names)                                            1.014    25.016
n14628.out[0] (.names)                                           0.261    25.277
n14434.in[0] (.names)                                            1.014    26.291
n14434.out[0] (.names)                                           0.261    26.552
n14629.in[0] (.names)                                            1.014    27.566
n14629.out[0] (.names)                                           0.261    27.827
n14599.in[1] (.names)                                            1.014    28.841
n14599.out[0] (.names)                                           0.261    29.102
n14630.in[0] (.names)                                            1.014    30.116
n14630.out[0] (.names)                                           0.261    30.377
n14631.in[0] (.names)                                            1.014    31.390
n14631.out[0] (.names)                                           0.261    31.651
n14602.in[1] (.names)                                            1.014    32.665
n14602.out[0] (.names)                                           0.261    32.926
n14603.in[2] (.names)                                            1.014    33.940
n14603.out[0] (.names)                                           0.261    34.201
n14605.in[0] (.names)                                            1.014    35.215
n14605.out[0] (.names)                                           0.261    35.476
n524.in[1] (.names)                                              1.014    36.490
n524.out[0] (.names)                                             0.261    36.751
n826.in[3] (.names)                                              1.014    37.765
n826.out[0] (.names)                                             0.261    38.026
n1655.in[0] (.names)                                             1.014    39.039
n1655.out[0] (.names)                                            0.261    39.300
n1712.in[2] (.names)                                             1.014    40.314
n1712.out[0] (.names)                                            0.261    40.575
n831.in[0] (.names)                                              1.014    41.589
n831.out[0] (.names)                                             0.261    41.850
n1696.in[0] (.names)                                             1.014    42.864
n1696.out[0] (.names)                                            0.261    43.125
n1697.in[0] (.names)                                             1.014    44.139
n1697.out[0] (.names)                                            0.261    44.400
n1691.in[2] (.names)                                             1.014    45.413
n1691.out[0] (.names)                                            0.261    45.674
n887.in[0] (.names)                                              1.014    46.688
n887.out[0] (.names)                                             0.261    46.949
n1700.in[1] (.names)                                             1.014    47.963
n1700.out[0] (.names)                                            0.261    48.224
n866.in[0] (.names)                                              1.014    49.238
n866.out[0] (.names)                                             0.261    49.499
n855.in[0] (.names)                                              1.014    50.513
n855.out[0] (.names)                                             0.261    50.774
n856.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n856.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 83
Startpoint: n14398.Q[0] (.latch clocked by pclk)
Endpoint  : n1695.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14398.clk[0] (.latch)                                           1.014     1.014
n14398.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14320.in[0] (.names)                                            1.014     2.070
n14320.out[0] (.names)                                           0.261     2.331
n14399.in[0] (.names)                                            1.014     3.344
n14399.out[0] (.names)                                           0.261     3.605
n14325.in[0] (.names)                                            1.014     4.619
n14325.out[0] (.names)                                           0.261     4.880
n14479.in[0] (.names)                                            1.014     5.894
n14479.out[0] (.names)                                           0.261     6.155
n13970.in[0] (.names)                                            1.014     7.169
n13970.out[0] (.names)                                           0.261     7.430
n14488.in[0] (.names)                                            1.014     8.444
n14488.out[0] (.names)                                           0.261     8.705
n14214.in[0] (.names)                                            1.014     9.719
n14214.out[0] (.names)                                           0.261     9.980
n14060.in[1] (.names)                                            1.014    10.993
n14060.out[0] (.names)                                           0.261    11.254
n14574.in[0] (.names)                                            1.014    12.268
n14574.out[0] (.names)                                           0.261    12.529
n14633.in[0] (.names)                                            1.014    13.543
n14633.out[0] (.names)                                           0.261    13.804
n14624.in[1] (.names)                                            1.014    14.818
n14624.out[0] (.names)                                           0.261    15.079
n14634.in[0] (.names)                                            1.014    16.093
n14634.out[0] (.names)                                           0.261    16.354
n14635.in[0] (.names)                                            1.014    17.367
n14635.out[0] (.names)                                           0.261    17.628
n14621.in[0] (.names)                                            1.014    18.642
n14621.out[0] (.names)                                           0.261    18.903
n14622.in[2] (.names)                                            1.014    19.917
n14622.out[0] (.names)                                           0.261    20.178
n14623.in[0] (.names)                                            1.014    21.192
n14623.out[0] (.names)                                           0.261    21.453
n14625.in[0] (.names)                                            1.014    22.467
n14625.out[0] (.names)                                           0.261    22.728
n14627.in[1] (.names)                                            1.014    23.742
n14627.out[0] (.names)                                           0.261    24.003
n14628.in[0] (.names)                                            1.014    25.016
n14628.out[0] (.names)                                           0.261    25.277
n14434.in[0] (.names)                                            1.014    26.291
n14434.out[0] (.names)                                           0.261    26.552
n14629.in[0] (.names)                                            1.014    27.566
n14629.out[0] (.names)                                           0.261    27.827
n14599.in[1] (.names)                                            1.014    28.841
n14599.out[0] (.names)                                           0.261    29.102
n14630.in[0] (.names)                                            1.014    30.116
n14630.out[0] (.names)                                           0.261    30.377
n14631.in[0] (.names)                                            1.014    31.390
n14631.out[0] (.names)                                           0.261    31.651
n14602.in[1] (.names)                                            1.014    32.665
n14602.out[0] (.names)                                           0.261    32.926
n14603.in[2] (.names)                                            1.014    33.940
n14603.out[0] (.names)                                           0.261    34.201
n14605.in[0] (.names)                                            1.014    35.215
n14605.out[0] (.names)                                           0.261    35.476
n524.in[1] (.names)                                              1.014    36.490
n524.out[0] (.names)                                             0.261    36.751
n826.in[3] (.names)                                              1.014    37.765
n826.out[0] (.names)                                             0.261    38.026
n1655.in[0] (.names)                                             1.014    39.039
n1655.out[0] (.names)                                            0.261    39.300
n1712.in[2] (.names)                                             1.014    40.314
n1712.out[0] (.names)                                            0.261    40.575
n831.in[0] (.names)                                              1.014    41.589
n831.out[0] (.names)                                             0.261    41.850
n1696.in[0] (.names)                                             1.014    42.864
n1696.out[0] (.names)                                            0.261    43.125
n1697.in[0] (.names)                                             1.014    44.139
n1697.out[0] (.names)                                            0.261    44.400
n1691.in[2] (.names)                                             1.014    45.413
n1691.out[0] (.names)                                            0.261    45.674
n887.in[0] (.names)                                              1.014    46.688
n887.out[0] (.names)                                             0.261    46.949
n1700.in[1] (.names)                                             1.014    47.963
n1700.out[0] (.names)                                            0.261    48.224
n866.in[0] (.names)                                              1.014    49.238
n866.out[0] (.names)                                             0.261    49.499
n855.in[0] (.names)                                              1.014    50.513
n855.out[0] (.names)                                             0.261    50.774
n1695.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1695.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 84
Startpoint: n14398.Q[0] (.latch clocked by pclk)
Endpoint  : n13634.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14398.clk[0] (.latch)                                           1.014     1.014
n14398.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14320.in[0] (.names)                                            1.014     2.070
n14320.out[0] (.names)                                           0.261     2.331
n14399.in[0] (.names)                                            1.014     3.344
n14399.out[0] (.names)                                           0.261     3.605
n14325.in[0] (.names)                                            1.014     4.619
n14325.out[0] (.names)                                           0.261     4.880
n14479.in[0] (.names)                                            1.014     5.894
n14479.out[0] (.names)                                           0.261     6.155
n13970.in[0] (.names)                                            1.014     7.169
n13970.out[0] (.names)                                           0.261     7.430
n14488.in[0] (.names)                                            1.014     8.444
n14488.out[0] (.names)                                           0.261     8.705
n14214.in[0] (.names)                                            1.014     9.719
n14214.out[0] (.names)                                           0.261     9.980
n14060.in[1] (.names)                                            1.014    10.993
n14060.out[0] (.names)                                           0.261    11.254
n14574.in[0] (.names)                                            1.014    12.268
n14574.out[0] (.names)                                           0.261    12.529
n14633.in[0] (.names)                                            1.014    13.543
n14633.out[0] (.names)                                           0.261    13.804
n14624.in[1] (.names)                                            1.014    14.818
n14624.out[0] (.names)                                           0.261    15.079
n14634.in[0] (.names)                                            1.014    16.093
n14634.out[0] (.names)                                           0.261    16.354
n14635.in[0] (.names)                                            1.014    17.367
n14635.out[0] (.names)                                           0.261    17.628
n14621.in[0] (.names)                                            1.014    18.642
n14621.out[0] (.names)                                           0.261    18.903
n14622.in[2] (.names)                                            1.014    19.917
n14622.out[0] (.names)                                           0.261    20.178
n14623.in[0] (.names)                                            1.014    21.192
n14623.out[0] (.names)                                           0.261    21.453
n14625.in[0] (.names)                                            1.014    22.467
n14625.out[0] (.names)                                           0.261    22.728
n14627.in[1] (.names)                                            1.014    23.742
n14627.out[0] (.names)                                           0.261    24.003
n14628.in[0] (.names)                                            1.014    25.016
n14628.out[0] (.names)                                           0.261    25.277
n14434.in[0] (.names)                                            1.014    26.291
n14434.out[0] (.names)                                           0.261    26.552
n14629.in[0] (.names)                                            1.014    27.566
n14629.out[0] (.names)                                           0.261    27.827
n14599.in[1] (.names)                                            1.014    28.841
n14599.out[0] (.names)                                           0.261    29.102
n14630.in[0] (.names)                                            1.014    30.116
n14630.out[0] (.names)                                           0.261    30.377
n14631.in[0] (.names)                                            1.014    31.390
n14631.out[0] (.names)                                           0.261    31.651
n14602.in[1] (.names)                                            1.014    32.665
n14602.out[0] (.names)                                           0.261    32.926
n14603.in[2] (.names)                                            1.014    33.940
n14603.out[0] (.names)                                           0.261    34.201
n14605.in[0] (.names)                                            1.014    35.215
n14605.out[0] (.names)                                           0.261    35.476
n524.in[1] (.names)                                              1.014    36.490
n524.out[0] (.names)                                             0.261    36.751
n14611.in[0] (.names)                                            1.014    37.765
n14611.out[0] (.names)                                           0.261    38.026
n14612.in[1] (.names)                                            1.014    39.039
n14612.out[0] (.names)                                           0.261    39.300
n14613.in[1] (.names)                                            1.014    40.314
n14613.out[0] (.names)                                           0.261    40.575
n14615.in[0] (.names)                                            1.014    41.589
n14615.out[0] (.names)                                           0.261    41.850
n14604.in[0] (.names)                                            1.014    42.864
n14604.out[0] (.names)                                           0.261    43.125
n545.in[0] (.names)                                              1.014    44.139
n545.out[0] (.names)                                             0.261    44.400
n14616.in[1] (.names)                                            1.014    45.413
n14616.out[0] (.names)                                           0.261    45.674
n13726.in[1] (.names)                                            1.014    46.688
n13726.out[0] (.names)                                           0.261    46.949
n14619.in[0] (.names)                                            1.014    47.963
n14619.out[0] (.names)                                           0.261    48.224
n13730.in[0] (.names)                                            1.014    49.238
n13730.out[0] (.names)                                           0.261    49.499
n13633.in[0] (.names)                                            1.014    50.513
n13633.out[0] (.names)                                           0.261    50.774
n13634.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13634.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 85
Startpoint: n8668.Q[0] (.latch clocked by pclk)
Endpoint  : n11623.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
n8668.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9039.in[0] (.names)                                             1.014     2.070
n9039.out[0] (.names)                                            0.261     2.331
n9041.in[1] (.names)                                             1.014     3.344
n9041.out[0] (.names)                                            0.261     3.605
n9044.in[0] (.names)                                             1.014     4.619
n9044.out[0] (.names)                                            0.261     4.880
n8960.in[0] (.names)                                             1.014     5.894
n8960.out[0] (.names)                                            0.261     6.155
n9030.in[0] (.names)                                             1.014     7.169
n9030.out[0] (.names)                                            0.261     7.430
n9034.in[1] (.names)                                             1.014     8.444
n9034.out[0] (.names)                                            0.261     8.705
n9035.in[0] (.names)                                             1.014     9.719
n9035.out[0] (.names)                                            0.261     9.980
n9036.in[0] (.names)                                             1.014    10.993
n9036.out[0] (.names)                                            0.261    11.254
n8918.in[0] (.names)                                             1.014    12.268
n8918.out[0] (.names)                                            0.261    12.529
n9038.in[0] (.names)                                             1.014    13.543
n9038.out[0] (.names)                                            0.261    13.804
n9046.in[1] (.names)                                             1.014    14.818
n9046.out[0] (.names)                                            0.261    15.079
n9000.in[2] (.names)                                             1.014    16.093
n9000.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n525.in[1] (.names)                                              1.014    19.917
n525.out[0] (.names)                                             0.261    20.178
n9546.in[0] (.names)                                             1.014    21.192
n9546.out[0] (.names)                                            0.261    21.453
n9375.in[0] (.names)                                             1.014    22.467
n9375.out[0] (.names)                                            0.261    22.728
n9413.in[2] (.names)                                             1.014    23.742
n9413.out[0] (.names)                                            0.261    24.003
n9420.in[1] (.names)                                             1.014    25.016
n9420.out[0] (.names)                                            0.261    25.277
n9608.in[3] (.names)                                             1.014    26.291
n9608.out[0] (.names)                                            0.261    26.552
n9610.in[1] (.names)                                             1.014    27.566
n9610.out[0] (.names)                                            0.261    27.827
n9498.in[1] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9145.in[0] (.names)                                             1.014    30.116
n9145.out[0] (.names)                                            0.261    30.377
n9611.in[1] (.names)                                             1.014    31.390
n9611.out[0] (.names)                                            0.261    31.651
n9731.in[2] (.names)                                             1.014    32.665
n9731.out[0] (.names)                                            0.261    32.926
n9741.in[0] (.names)                                             1.014    33.940
n9741.out[0] (.names)                                            0.261    34.201
n9742.in[1] (.names)                                             1.014    35.215
n9742.out[0] (.names)                                            0.261    35.476
n9744.in[1] (.names)                                             1.014    36.490
n9744.out[0] (.names)                                            0.261    36.751
n9646.in[0] (.names)                                             1.014    37.765
n9646.out[0] (.names)                                            0.261    38.026
n9740.in[0] (.names)                                             1.014    39.039
n9740.out[0] (.names)                                            0.261    39.300
n8722.in[0] (.names)                                             1.014    40.314
n8722.out[0] (.names)                                            0.261    40.575
n9656.in[0] (.names)                                             1.014    41.589
n9656.out[0] (.names)                                            0.261    41.850
n13529.in[0] (.names)                                            1.014    42.864
n13529.out[0] (.names)                                           0.261    43.125
n11616.in[0] (.names)                                            1.014    44.139
n11616.out[0] (.names)                                           0.261    44.400
n8179.in[0] (.names)                                             1.014    45.413
n8179.out[0] (.names)                                            0.261    45.674
n13560.in[1] (.names)                                            1.014    46.688
n13560.out[0] (.names)                                           0.261    46.949
n13561.in[1] (.names)                                            1.014    47.963
n13561.out[0] (.names)                                           0.261    48.224
n8206.in[1] (.names)                                             1.014    49.238
n8206.out[0] (.names)                                            0.261    49.499
n11622.in[0] (.names)                                            1.014    50.513
n11622.out[0] (.names)                                           0.261    50.774
n11623.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11623.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 86
Startpoint: n15030.Q[0] (.latch clocked by pclk)
Endpoint  : n15054.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15030.clk[0] (.latch)                                           1.014     1.014
n15030.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15031.in[0] (.names)                                            1.014     2.070
n15031.out[0] (.names)                                           0.261     2.331
n15412.in[1] (.names)                                            1.014     3.344
n15412.out[0] (.names)                                           0.261     3.605
n15413.in[1] (.names)                                            1.014     4.619
n15413.out[0] (.names)                                           0.261     4.880
n15415.in[1] (.names)                                            1.014     5.894
n15415.out[0] (.names)                                           0.261     6.155
n15416.in[2] (.names)                                            1.014     7.169
n15416.out[0] (.names)                                           0.261     7.430
n15219.in[0] (.names)                                            1.014     8.444
n15219.out[0] (.names)                                           0.261     8.705
n15157.in[0] (.names)                                            1.014     9.719
n15157.out[0] (.names)                                           0.261     9.980
n15294.in[0] (.names)                                            1.014    10.993
n15294.out[0] (.names)                                           0.261    11.254
n15291.in[1] (.names)                                            1.014    12.268
n15291.out[0] (.names)                                           0.261    12.529
n15296.in[0] (.names)                                            1.014    13.543
n15296.out[0] (.names)                                           0.261    13.804
n15299.in[0] (.names)                                            1.014    14.818
n15299.out[0] (.names)                                           0.261    15.079
n15300.in[3] (.names)                                            1.014    16.093
n15300.out[0] (.names)                                           0.261    16.354
n15302.in[3] (.names)                                            1.014    17.367
n15302.out[0] (.names)                                           0.261    17.628
n15303.in[0] (.names)                                            1.014    18.642
n15303.out[0] (.names)                                           0.261    18.903
n15304.in[0] (.names)                                            1.014    19.917
n15304.out[0] (.names)                                           0.261    20.178
n15221.in[2] (.names)                                            1.014    21.192
n15221.out[0] (.names)                                           0.261    21.453
n15140.in[0] (.names)                                            1.014    22.467
n15140.out[0] (.names)                                           0.261    22.728
n15266.in[0] (.names)                                            1.014    23.742
n15266.out[0] (.names)                                           0.261    24.003
n15267.in[3] (.names)                                            1.014    25.016
n15267.out[0] (.names)                                           0.261    25.277
n15280.in[1] (.names)                                            1.014    26.291
n15280.out[0] (.names)                                           0.261    26.552
n15281.in[2] (.names)                                            1.014    27.566
n15281.out[0] (.names)                                           0.261    27.827
n689.in[0] (.names)                                              1.014    28.841
n689.out[0] (.names)                                             0.261    29.102
n15286.in[2] (.names)                                            1.014    30.116
n15286.out[0] (.names)                                           0.261    30.377
n15283.in[0] (.names)                                            1.014    31.390
n15283.out[0] (.names)                                           0.261    31.651
n15288.in[0] (.names)                                            1.014    32.665
n15288.out[0] (.names)                                           0.261    32.926
n15108.in[0] (.names)                                            1.014    33.940
n15108.out[0] (.names)                                           0.261    34.201
n15080.in[0] (.names)                                            1.014    35.215
n15080.out[0] (.names)                                           0.261    35.476
n15081.in[0] (.names)                                            1.014    36.490
n15081.out[0] (.names)                                           0.261    36.751
n15085.in[1] (.names)                                            1.014    37.765
n15085.out[0] (.names)                                           0.261    38.026
n15084.in[0] (.names)                                            1.014    39.039
n15084.out[0] (.names)                                           0.261    39.300
n15056.in[0] (.names)                                            1.014    40.314
n15056.out[0] (.names)                                           0.261    40.575
n14973.in[2] (.names)                                            1.014    41.589
n14973.out[0] (.names)                                           0.261    41.850
n15060.in[2] (.names)                                            1.014    42.864
n15060.out[0] (.names)                                           0.261    43.125
n15061.in[0] (.names)                                            1.014    44.139
n15061.out[0] (.names)                                           0.261    44.400
n15057.in[0] (.names)                                            1.014    45.413
n15057.out[0] (.names)                                           0.261    45.674
n15058.in[0] (.names)                                            1.014    46.688
n15058.out[0] (.names)                                           0.261    46.949
n14970.in[0] (.names)                                            1.014    47.963
n14970.out[0] (.names)                                           0.261    48.224
n15062.in[1] (.names)                                            1.014    49.238
n15062.out[0] (.names)                                           0.261    49.499
n14964.in[0] (.names)                                            1.014    50.513
n14964.out[0] (.names)                                           0.261    50.774
n15054.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15054.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 87
Startpoint: n15048.Q[0] (.latch clocked by pclk)
Endpoint  : n14985.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15048.clk[0] (.latch)                                           1.014     1.014
n15048.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15050.in[0] (.names)                                            1.014     2.070
n15050.out[0] (.names)                                           0.261     2.331
n15051.in[0] (.names)                                            1.014     3.344
n15051.out[0] (.names)                                           0.261     3.605
n15052.in[1] (.names)                                            1.014     4.619
n15052.out[0] (.names)                                           0.261     4.880
n15053.in[0] (.names)                                            1.014     5.894
n15053.out[0] (.names)                                           0.261     6.155
n15113.in[2] (.names)                                            1.014     7.169
n15113.out[0] (.names)                                           0.261     7.430
n15150.in[2] (.names)                                            1.014     8.444
n15150.out[0] (.names)                                           0.261     8.705
n15153.in[0] (.names)                                            1.014     9.719
n15153.out[0] (.names)                                           0.261     9.980
n15154.in[0] (.names)                                            1.014    10.993
n15154.out[0] (.names)                                           0.261    11.254
n15155.in[2] (.names)                                            1.014    12.268
n15155.out[0] (.names)                                           0.261    12.529
n15158.in[0] (.names)                                            1.014    13.543
n15158.out[0] (.names)                                           0.261    13.804
n15137.in[0] (.names)                                            1.014    14.818
n15137.out[0] (.names)                                           0.261    15.079
n15183.in[0] (.names)                                            1.014    16.093
n15183.out[0] (.names)                                           0.261    16.354
n15184.in[2] (.names)                                            1.014    17.367
n15184.out[0] (.names)                                           0.261    17.628
n15038.in[0] (.names)                                            1.014    18.642
n15038.out[0] (.names)                                           0.261    18.903
n15456.in[3] (.names)                                            1.014    19.917
n15456.out[0] (.names)                                           0.261    20.178
n15457.in[0] (.names)                                            1.014    21.192
n15457.out[0] (.names)                                           0.261    21.453
n15458.in[0] (.names)                                            1.014    22.467
n15458.out[0] (.names)                                           0.261    22.728
n15386.in[0] (.names)                                            1.014    23.742
n15386.out[0] (.names)                                           0.261    24.003
n15477.in[1] (.names)                                            1.014    25.016
n15477.out[0] (.names)                                           0.261    25.277
n15479.in[0] (.names)                                            1.014    26.291
n15479.out[0] (.names)                                           0.261    26.552
n15480.in[0] (.names)                                            1.014    27.566
n15480.out[0] (.names)                                           0.261    27.827
n15483.in[0] (.names)                                            1.014    28.841
n15483.out[0] (.names)                                           0.261    29.102
n15484.in[1] (.names)                                            1.014    30.116
n15484.out[0] (.names)                                           0.261    30.377
n15422.in[1] (.names)                                            1.014    31.390
n15422.out[0] (.names)                                           0.261    31.651
n15463.in[1] (.names)                                            1.014    32.665
n15463.out[0] (.names)                                           0.261    32.926
n15464.in[1] (.names)                                            1.014    33.940
n15464.out[0] (.names)                                           0.261    34.201
n15466.in[1] (.names)                                            1.014    35.215
n15466.out[0] (.names)                                           0.261    35.476
n15467.in[0] (.names)                                            1.014    36.490
n15467.out[0] (.names)                                           0.261    36.751
n15468.in[0] (.names)                                            1.014    37.765
n15468.out[0] (.names)                                           0.261    38.026
n15469.in[0] (.names)                                            1.014    39.039
n15469.out[0] (.names)                                           0.261    39.300
n15471.in[0] (.names)                                            1.014    40.314
n15471.out[0] (.names)                                           0.261    40.575
n13564.in[1] (.names)                                            1.014    41.589
n13564.out[0] (.names)                                           0.261    41.850
n15472.in[0] (.names)                                            1.014    42.864
n15472.out[0] (.names)                                           0.261    43.125
n14994.in[2] (.names)                                            1.014    44.139
n14994.out[0] (.names)                                           0.261    44.400
n14962.in[0] (.names)                                            1.014    45.413
n14962.out[0] (.names)                                           0.261    45.674
n15474.in[0] (.names)                                            1.014    46.688
n15474.out[0] (.names)                                           0.261    46.949
n15475.in[0] (.names)                                            1.014    47.963
n15475.out[0] (.names)                                           0.261    48.224
n13569.in[0] (.names)                                            1.014    49.238
n13569.out[0] (.names)                                           0.261    49.499
n14984.in[0] (.names)                                            1.014    50.513
n14984.out[0] (.names)                                           0.261    50.774
n14985.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14985.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 88
Startpoint: n15030.Q[0] (.latch clocked by pclk)
Endpoint  : n471.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15030.clk[0] (.latch)                                           1.014     1.014
n15030.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15031.in[0] (.names)                                            1.014     2.070
n15031.out[0] (.names)                                           0.261     2.331
n15412.in[1] (.names)                                            1.014     3.344
n15412.out[0] (.names)                                           0.261     3.605
n15413.in[1] (.names)                                            1.014     4.619
n15413.out[0] (.names)                                           0.261     4.880
n15415.in[1] (.names)                                            1.014     5.894
n15415.out[0] (.names)                                           0.261     6.155
n15416.in[2] (.names)                                            1.014     7.169
n15416.out[0] (.names)                                           0.261     7.430
n15219.in[0] (.names)                                            1.014     8.444
n15219.out[0] (.names)                                           0.261     8.705
n15157.in[0] (.names)                                            1.014     9.719
n15157.out[0] (.names)                                           0.261     9.980
n15294.in[0] (.names)                                            1.014    10.993
n15294.out[0] (.names)                                           0.261    11.254
n15291.in[1] (.names)                                            1.014    12.268
n15291.out[0] (.names)                                           0.261    12.529
n15296.in[0] (.names)                                            1.014    13.543
n15296.out[0] (.names)                                           0.261    13.804
n15299.in[0] (.names)                                            1.014    14.818
n15299.out[0] (.names)                                           0.261    15.079
n15300.in[3] (.names)                                            1.014    16.093
n15300.out[0] (.names)                                           0.261    16.354
n15302.in[3] (.names)                                            1.014    17.367
n15302.out[0] (.names)                                           0.261    17.628
n15303.in[0] (.names)                                            1.014    18.642
n15303.out[0] (.names)                                           0.261    18.903
n15304.in[0] (.names)                                            1.014    19.917
n15304.out[0] (.names)                                           0.261    20.178
n15221.in[2] (.names)                                            1.014    21.192
n15221.out[0] (.names)                                           0.261    21.453
n15140.in[0] (.names)                                            1.014    22.467
n15140.out[0] (.names)                                           0.261    22.728
n15266.in[0] (.names)                                            1.014    23.742
n15266.out[0] (.names)                                           0.261    24.003
n15267.in[3] (.names)                                            1.014    25.016
n15267.out[0] (.names)                                           0.261    25.277
n15280.in[1] (.names)                                            1.014    26.291
n15280.out[0] (.names)                                           0.261    26.552
n15281.in[2] (.names)                                            1.014    27.566
n15281.out[0] (.names)                                           0.261    27.827
n689.in[0] (.names)                                              1.014    28.841
n689.out[0] (.names)                                             0.261    29.102
n15286.in[2] (.names)                                            1.014    30.116
n15286.out[0] (.names)                                           0.261    30.377
n15283.in[0] (.names)                                            1.014    31.390
n15283.out[0] (.names)                                           0.261    31.651
n15288.in[0] (.names)                                            1.014    32.665
n15288.out[0] (.names)                                           0.261    32.926
n15108.in[0] (.names)                                            1.014    33.940
n15108.out[0] (.names)                                           0.261    34.201
n15080.in[0] (.names)                                            1.014    35.215
n15080.out[0] (.names)                                           0.261    35.476
n15238.in[1] (.names)                                            1.014    36.490
n15238.out[0] (.names)                                           0.261    36.751
n14968.in[2] (.names)                                            1.014    37.765
n14968.out[0] (.names)                                           0.261    38.026
n15055.in[1] (.names)                                            1.014    39.039
n15055.out[0] (.names)                                           0.261    39.300
n15245.in[0] (.names)                                            1.014    40.314
n15245.out[0] (.names)                                           0.261    40.575
n15246.in[3] (.names)                                            1.014    41.589
n15246.out[0] (.names)                                           0.261    41.850
n15258.in[0] (.names)                                            1.014    42.864
n15258.out[0] (.names)                                           0.261    43.125
n15252.in[0] (.names)                                            1.014    44.139
n15252.out[0] (.names)                                           0.261    44.400
n15249.in[1] (.names)                                            1.014    45.413
n15249.out[0] (.names)                                           0.261    45.674
n15251.in[0] (.names)                                            1.014    46.688
n15251.out[0] (.names)                                           0.261    46.949
n14992.in[3] (.names)                                            1.014    47.963
n14992.out[0] (.names)                                           0.261    48.224
n15256.in[0] (.names)                                            1.014    49.238
n15256.out[0] (.names)                                           0.261    49.499
n13594.in[1] (.names)                                            1.014    50.513
n13594.out[0] (.names)                                           0.261    50.774
n471.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n471.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 89
Startpoint: n555.Q[0] (.latch clocked by pclk)
Endpoint  : n15513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n555.clk[0] (.latch)                                             1.014     1.014
n555.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n15524.in[0] (.names)                                            1.014     2.070
n15524.out[0] (.names)                                           0.261     2.331
n15526.in[1] (.names)                                            1.014     3.344
n15526.out[0] (.names)                                           0.261     3.605
n15677.in[0] (.names)                                            1.014     4.619
n15677.out[0] (.names)                                           0.261     4.880
n15678.in[0] (.names)                                            1.014     5.894
n15678.out[0] (.names)                                           0.261     6.155
n15679.in[0] (.names)                                            1.014     7.169
n15679.out[0] (.names)                                           0.261     7.430
n15709.in[0] (.names)                                            1.014     8.444
n15709.out[0] (.names)                                           0.261     8.705
n15710.in[1] (.names)                                            1.014     9.719
n15710.out[0] (.names)                                           0.261     9.980
n15713.in[1] (.names)                                            1.014    10.993
n15713.out[0] (.names)                                           0.261    11.254
n15711.in[0] (.names)                                            1.014    12.268
n15711.out[0] (.names)                                           0.261    12.529
n15712.in[0] (.names)                                            1.014    13.543
n15712.out[0] (.names)                                           0.261    13.804
n15575.in[3] (.names)                                            1.014    14.818
n15575.out[0] (.names)                                           0.261    15.079
n15609.in[1] (.names)                                            1.014    16.093
n15609.out[0] (.names)                                           0.261    16.354
n15681.in[3] (.names)                                            1.014    17.367
n15681.out[0] (.names)                                           0.261    17.628
n15783.in[1] (.names)                                            1.014    18.642
n15783.out[0] (.names)                                           0.261    18.903
n15786.in[0] (.names)                                            1.014    19.917
n15786.out[0] (.names)                                           0.261    20.178
n15787.in[2] (.names)                                            1.014    21.192
n15787.out[0] (.names)                                           0.261    21.453
n15788.in[0] (.names)                                            1.014    22.467
n15788.out[0] (.names)                                           0.261    22.728
n15790.in[0] (.names)                                            1.014    23.742
n15790.out[0] (.names)                                           0.261    24.003
n15791.in[0] (.names)                                            1.014    25.016
n15791.out[0] (.names)                                           0.261    25.277
n15798.in[1] (.names)                                            1.014    26.291
n15798.out[0] (.names)                                           0.261    26.552
n15799.in[0] (.names)                                            1.014    27.566
n15799.out[0] (.names)                                           0.261    27.827
n15815.in[1] (.names)                                            1.014    28.841
n15815.out[0] (.names)                                           0.261    29.102
n15792.in[1] (.names)                                            1.014    30.116
n15792.out[0] (.names)                                           0.261    30.377
n15793.in[1] (.names)                                            1.014    31.390
n15793.out[0] (.names)                                           0.261    31.651
n15794.in[0] (.names)                                            1.014    32.665
n15794.out[0] (.names)                                           0.261    32.926
n15795.in[0] (.names)                                            1.014    33.940
n15795.out[0] (.names)                                           0.261    34.201
n15796.in[0] (.names)                                            1.014    35.215
n15796.out[0] (.names)                                           0.261    35.476
n15808.in[1] (.names)                                            1.014    36.490
n15808.out[0] (.names)                                           0.261    36.751
n15806.in[0] (.names)                                            1.014    37.765
n15806.out[0] (.names)                                           0.261    38.026
n15807.in[1] (.names)                                            1.014    39.039
n15807.out[0] (.names)                                           0.261    39.300
n15810.in[0] (.names)                                            1.014    40.314
n15810.out[0] (.names)                                           0.261    40.575
n15823.in[0] (.names)                                            1.014    41.589
n15823.out[0] (.names)                                           0.261    41.850
n15820.in[0] (.names)                                            1.014    42.864
n15820.out[0] (.names)                                           0.261    43.125
n15828.in[0] (.names)                                            1.014    44.139
n15828.out[0] (.names)                                           0.261    44.400
n15837.in[2] (.names)                                            1.014    45.413
n15837.out[0] (.names)                                           0.261    45.674
n15514.in[1] (.names)                                            1.014    46.688
n15514.out[0] (.names)                                           0.261    46.949
n15839.in[0] (.names)                                            1.014    47.963
n15839.out[0] (.names)                                           0.261    48.224
n15840.in[0] (.names)                                            1.014    49.238
n15840.out[0] (.names)                                           0.261    49.499
n15512.in[0] (.names)                                            1.014    50.513
n15512.out[0] (.names)                                           0.261    50.774
n15513.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15513.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 90
Startpoint: n555.Q[0] (.latch clocked by pclk)
Endpoint  : n15861.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n555.clk[0] (.latch)                                             1.014     1.014
n555.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n15524.in[0] (.names)                                            1.014     2.070
n15524.out[0] (.names)                                           0.261     2.331
n15526.in[1] (.names)                                            1.014     3.344
n15526.out[0] (.names)                                           0.261     3.605
n15677.in[0] (.names)                                            1.014     4.619
n15677.out[0] (.names)                                           0.261     4.880
n15678.in[0] (.names)                                            1.014     5.894
n15678.out[0] (.names)                                           0.261     6.155
n15679.in[0] (.names)                                            1.014     7.169
n15679.out[0] (.names)                                           0.261     7.430
n15709.in[0] (.names)                                            1.014     8.444
n15709.out[0] (.names)                                           0.261     8.705
n15710.in[1] (.names)                                            1.014     9.719
n15710.out[0] (.names)                                           0.261     9.980
n15713.in[1] (.names)                                            1.014    10.993
n15713.out[0] (.names)                                           0.261    11.254
n15711.in[0] (.names)                                            1.014    12.268
n15711.out[0] (.names)                                           0.261    12.529
n15712.in[0] (.names)                                            1.014    13.543
n15712.out[0] (.names)                                           0.261    13.804
n15575.in[3] (.names)                                            1.014    14.818
n15575.out[0] (.names)                                           0.261    15.079
n15609.in[1] (.names)                                            1.014    16.093
n15609.out[0] (.names)                                           0.261    16.354
n15681.in[3] (.names)                                            1.014    17.367
n15681.out[0] (.names)                                           0.261    17.628
n15783.in[1] (.names)                                            1.014    18.642
n15783.out[0] (.names)                                           0.261    18.903
n15786.in[0] (.names)                                            1.014    19.917
n15786.out[0] (.names)                                           0.261    20.178
n15787.in[2] (.names)                                            1.014    21.192
n15787.out[0] (.names)                                           0.261    21.453
n15788.in[0] (.names)                                            1.014    22.467
n15788.out[0] (.names)                                           0.261    22.728
n15790.in[0] (.names)                                            1.014    23.742
n15790.out[0] (.names)                                           0.261    24.003
n15791.in[0] (.names)                                            1.014    25.016
n15791.out[0] (.names)                                           0.261    25.277
n15798.in[1] (.names)                                            1.014    26.291
n15798.out[0] (.names)                                           0.261    26.552
n15799.in[0] (.names)                                            1.014    27.566
n15799.out[0] (.names)                                           0.261    27.827
n15815.in[1] (.names)                                            1.014    28.841
n15815.out[0] (.names)                                           0.261    29.102
n15792.in[1] (.names)                                            1.014    30.116
n15792.out[0] (.names)                                           0.261    30.377
n15793.in[1] (.names)                                            1.014    31.390
n15793.out[0] (.names)                                           0.261    31.651
n15794.in[0] (.names)                                            1.014    32.665
n15794.out[0] (.names)                                           0.261    32.926
n15795.in[0] (.names)                                            1.014    33.940
n15795.out[0] (.names)                                           0.261    34.201
n15796.in[0] (.names)                                            1.014    35.215
n15796.out[0] (.names)                                           0.261    35.476
n15808.in[1] (.names)                                            1.014    36.490
n15808.out[0] (.names)                                           0.261    36.751
n15806.in[0] (.names)                                            1.014    37.765
n15806.out[0] (.names)                                           0.261    38.026
n15807.in[1] (.names)                                            1.014    39.039
n15807.out[0] (.names)                                           0.261    39.300
n15810.in[0] (.names)                                            1.014    40.314
n15810.out[0] (.names)                                           0.261    40.575
n15823.in[0] (.names)                                            1.014    41.589
n15823.out[0] (.names)                                           0.261    41.850
n15820.in[0] (.names)                                            1.014    42.864
n15820.out[0] (.names)                                           0.261    43.125
n15828.in[0] (.names)                                            1.014    44.139
n15828.out[0] (.names)                                           0.261    44.400
n15837.in[2] (.names)                                            1.014    45.413
n15837.out[0] (.names)                                           0.261    45.674
n15514.in[1] (.names)                                            1.014    46.688
n15514.out[0] (.names)                                           0.261    46.949
n15839.in[0] (.names)                                            1.014    47.963
n15839.out[0] (.names)                                           0.261    48.224
n15840.in[0] (.names)                                            1.014    49.238
n15840.out[0] (.names)                                           0.261    49.499
n15512.in[0] (.names)                                            1.014    50.513
n15512.out[0] (.names)                                           0.261    50.774
n15861.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15861.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 91
Startpoint: n15748.Q[0] (.latch clocked by pclk)
Endpoint  : n16259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15748.clk[0] (.latch)                                           1.014     1.014
n15748.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15749.in[0] (.names)                                            1.014     2.070
n15749.out[0] (.names)                                           0.261     2.331
n15750.in[0] (.names)                                            1.014     3.344
n15750.out[0] (.names)                                           0.261     3.605
n15754.in[2] (.names)                                            1.014     4.619
n15754.out[0] (.names)                                           0.261     4.880
n15755.in[0] (.names)                                            1.014     5.894
n15755.out[0] (.names)                                           0.261     6.155
n15722.in[0] (.names)                                            1.014     7.169
n15722.out[0] (.names)                                           0.261     7.430
n15724.in[0] (.names)                                            1.014     8.444
n15724.out[0] (.names)                                           0.261     8.705
n15729.in[1] (.names)                                            1.014     9.719
n15729.out[0] (.names)                                           0.261     9.980
n15598.in[0] (.names)                                            1.014    10.993
n15598.out[0] (.names)                                           0.261    11.254
n15601.in[1] (.names)                                            1.014    12.268
n15601.out[0] (.names)                                           0.261    12.529
n15602.in[1] (.names)                                            1.014    13.543
n15602.out[0] (.names)                                           0.261    13.804
n15597.in[3] (.names)                                            1.014    14.818
n15597.out[0] (.names)                                           0.261    15.079
n15610.in[0] (.names)                                            1.014    16.093
n15610.out[0] (.names)                                           0.261    16.354
n15612.in[0] (.names)                                            1.014    17.367
n15612.out[0] (.names)                                           0.261    17.628
n15608.in[1] (.names)                                            1.014    18.642
n15608.out[0] (.names)                                           0.261    18.903
n15613.in[1] (.names)                                            1.014    19.917
n15613.out[0] (.names)                                           0.261    20.178
n15607.in[0] (.names)                                            1.014    21.192
n15607.out[0] (.names)                                           0.261    21.453
n15605.in[0] (.names)                                            1.014    22.467
n15605.out[0] (.names)                                           0.261    22.728
n15603.in[0] (.names)                                            1.014    23.742
n15603.out[0] (.names)                                           0.261    24.003
n15604.in[0] (.names)                                            1.014    25.016
n15604.out[0] (.names)                                           0.261    25.277
n15669.in[1] (.names)                                            1.014    26.291
n15669.out[0] (.names)                                           0.261    26.552
n15670.in[1] (.names)                                            1.014    27.566
n15670.out[0] (.names)                                           0.261    27.827
n16272.in[1] (.names)                                            1.014    28.841
n16272.out[0] (.names)                                           0.261    29.102
n16268.in[0] (.names)                                            1.014    30.116
n16268.out[0] (.names)                                           0.261    30.377
n16275.in[2] (.names)                                            1.014    31.390
n16275.out[0] (.names)                                           0.261    31.651
n16276.in[0] (.names)                                            1.014    32.665
n16276.out[0] (.names)                                           0.261    32.926
n16269.in[0] (.names)                                            1.014    33.940
n16269.out[0] (.names)                                           0.261    34.201
n16270.in[2] (.names)                                            1.014    35.215
n16270.out[0] (.names)                                           0.261    35.476
n15843.in[1] (.names)                                            1.014    36.490
n15843.out[0] (.names)                                           0.261    36.751
n16277.in[1] (.names)                                            1.014    37.765
n16277.out[0] (.names)                                           0.261    38.026
n16278.in[1] (.names)                                            1.014    39.039
n16278.out[0] (.names)                                           0.261    39.300
n593.in[0] (.names)                                              1.014    40.314
n593.out[0] (.names)                                             0.261    40.575
n16229.in[0] (.names)                                            1.014    41.589
n16229.out[0] (.names)                                           0.261    41.850
n16262.in[1] (.names)                                            1.014    42.864
n16262.out[0] (.names)                                           0.261    43.125
n16257.in[0] (.names)                                            1.014    44.139
n16257.out[0] (.names)                                           0.261    44.400
n16258.in[0] (.names)                                            1.014    45.413
n16258.out[0] (.names)                                           0.261    45.674
n16260.in[0] (.names)                                            1.014    46.688
n16260.out[0] (.names)                                           0.261    46.949
n16263.in[1] (.names)                                            1.014    47.963
n16263.out[0] (.names)                                           0.261    48.224
n16265.in[1] (.names)                                            1.014    49.238
n16265.out[0] (.names)                                           0.261    49.499
n591.in[0] (.names)                                              1.014    50.513
n591.out[0] (.names)                                             0.261    50.774
n16259.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16259.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 92
Startpoint: n16285.Q[0] (.latch clocked by pclk)
Endpoint  : n467.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16285.clk[0] (.latch)                                           1.014     1.014
n16285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16293.in[0] (.names)                                            1.014     2.070
n16293.out[0] (.names)                                           0.261     2.331
n15728.in[0] (.names)                                            1.014     3.344
n15728.out[0] (.names)                                           0.261     3.605
n16292.in[0] (.names)                                            1.014     4.619
n16292.out[0] (.names)                                           0.261     4.880
n16294.in[1] (.names)                                            1.014     5.894
n16294.out[0] (.names)                                           0.261     6.155
n16295.in[0] (.names)                                            1.014     7.169
n16295.out[0] (.names)                                           0.261     7.430
n16296.in[1] (.names)                                            1.014     8.444
n16296.out[0] (.names)                                           0.261     8.705
n16297.in[0] (.names)                                            1.014     9.719
n16297.out[0] (.names)                                           0.261     9.980
n16298.in[2] (.names)                                            1.014    10.993
n16298.out[0] (.names)                                           0.261    11.254
n15570.in[1] (.names)                                            1.014    12.268
n15570.out[0] (.names)                                           0.261    12.529
n16299.in[0] (.names)                                            1.014    13.543
n16299.out[0] (.names)                                           0.261    13.804
n16236.in[0] (.names)                                            1.014    14.818
n16236.out[0] (.names)                                           0.261    15.079
n16286.in[0] (.names)                                            1.014    16.093
n16286.out[0] (.names)                                           0.261    16.354
n16287.in[0] (.names)                                            1.014    17.367
n16287.out[0] (.names)                                           0.261    17.628
n16288.in[0] (.names)                                            1.014    18.642
n16288.out[0] (.names)                                           0.261    18.903
n16196.in[0] (.names)                                            1.014    19.917
n16196.out[0] (.names)                                           0.261    20.178
n16103.in[0] (.names)                                            1.014    21.192
n16103.out[0] (.names)                                           0.261    21.453
n16104.in[2] (.names)                                            1.014    22.467
n16104.out[0] (.names)                                           0.261    22.728
n16097.in[1] (.names)                                            1.014    23.742
n16097.out[0] (.names)                                           0.261    24.003
n16099.in[0] (.names)                                            1.014    25.016
n16099.out[0] (.names)                                           0.261    25.277
n16111.in[0] (.names)                                            1.014    26.291
n16111.out[0] (.names)                                           0.261    26.552
n16096.in[0] (.names)                                            1.014    27.566
n16096.out[0] (.names)                                           0.261    27.827
n16101.in[1] (.names)                                            1.014    28.841
n16101.out[0] (.names)                                           0.261    29.102
n15492.in[0] (.names)                                            1.014    30.116
n15492.out[0] (.names)                                           0.261    30.377
n16108.in[0] (.names)                                            1.014    31.390
n16108.out[0] (.names)                                           0.261    31.651
n15943.in[1] (.names)                                            1.014    32.665
n15943.out[0] (.names)                                           0.261    32.926
n16114.in[0] (.names)                                            1.014    33.940
n16114.out[0] (.names)                                           0.261    34.201
n16130.in[1] (.names)                                            1.014    35.215
n16130.out[0] (.names)                                           0.261    35.476
n13681.in[0] (.names)                                            1.014    36.490
n13681.out[0] (.names)                                           0.261    36.751
n13683.in[0] (.names)                                            1.014    37.765
n13683.out[0] (.names)                                           0.261    38.026
n13684.in[1] (.names)                                            1.014    39.039
n13684.out[0] (.names)                                           0.261    39.300
n13685.in[0] (.names)                                            1.014    40.314
n13685.out[0] (.names)                                           0.261    40.575
n13686.in[0] (.names)                                            1.014    41.589
n13686.out[0] (.names)                                           0.261    41.850
n13687.in[0] (.names)                                            1.014    42.864
n13687.out[0] (.names)                                           0.261    43.125
n13688.in[0] (.names)                                            1.014    44.139
n13688.out[0] (.names)                                           0.261    44.400
n13689.in[2] (.names)                                            1.014    45.413
n13689.out[0] (.names)                                           0.261    45.674
n13690.in[0] (.names)                                            1.014    46.688
n13690.out[0] (.names)                                           0.261    46.949
n13691.in[1] (.names)                                            1.014    47.963
n13691.out[0] (.names)                                           0.261    48.224
n13646.in[1] (.names)                                            1.014    49.238
n13646.out[0] (.names)                                           0.261    49.499
n13583.in[0] (.names)                                            1.014    50.513
n13583.out[0] (.names)                                           0.261    50.774
n467.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n467.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 93
Startpoint: n16316.Q[0] (.latch clocked by pclk)
Endpoint  : n12061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16316.clk[0] (.latch)                                           1.014     1.014
n16316.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16317.in[0] (.names)                                            1.014     2.070
n16317.out[0] (.names)                                           0.261     2.331
n16318.in[0] (.names)                                            1.014     3.344
n16318.out[0] (.names)                                           0.261     3.605
n16319.in[1] (.names)                                            1.014     4.619
n16319.out[0] (.names)                                           0.261     4.880
n16320.in[1] (.names)                                            1.014     5.894
n16320.out[0] (.names)                                           0.261     6.155
n16322.in[0] (.names)                                            1.014     7.169
n16322.out[0] (.names)                                           0.261     7.430
n16323.in[1] (.names)                                            1.014     8.444
n16323.out[0] (.names)                                           0.261     8.705
n16324.in[0] (.names)                                            1.014     9.719
n16324.out[0] (.names)                                           0.261     9.980
n16301.in[0] (.names)                                            1.014    10.993
n16301.out[0] (.names)                                           0.261    11.254
n16346.in[1] (.names)                                            1.014    12.268
n16346.out[0] (.names)                                           0.261    12.529
n16325.in[3] (.names)                                            1.014    13.543
n16325.out[0] (.names)                                           0.261    13.804
n16326.in[1] (.names)                                            1.014    14.818
n16326.out[0] (.names)                                           0.261    15.079
n16327.in[3] (.names)                                            1.014    16.093
n16327.out[0] (.names)                                           0.261    16.354
n16328.in[1] (.names)                                            1.014    17.367
n16328.out[0] (.names)                                           0.261    17.628
n16315.in[0] (.names)                                            1.014    18.642
n16315.out[0] (.names)                                           0.261    18.903
n16330.in[1] (.names)                                            1.014    19.917
n16330.out[0] (.names)                                           0.261    20.178
n16302.in[0] (.names)                                            1.014    21.192
n16302.out[0] (.names)                                           0.261    21.453
n16303.in[2] (.names)                                            1.014    22.467
n16303.out[0] (.names)                                           0.261    22.728
n16306.in[1] (.names)                                            1.014    23.742
n16306.out[0] (.names)                                           0.261    24.003
n16307.in[0] (.names)                                            1.014    25.016
n16307.out[0] (.names)                                           0.261    25.277
n16304.in[0] (.names)                                            1.014    26.291
n16304.out[0] (.names)                                           0.261    26.552
n15980.in[0] (.names)                                            1.014    27.566
n15980.out[0] (.names)                                           0.261    27.827
n15965.in[1] (.names)                                            1.014    28.841
n15965.out[0] (.names)                                           0.261    29.102
n15984.in[1] (.names)                                            1.014    30.116
n15984.out[0] (.names)                                           0.261    30.377
n15959.in[0] (.names)                                            1.014    31.390
n15959.out[0] (.names)                                           0.261    31.651
n15985.in[2] (.names)                                            1.014    32.665
n15985.out[0] (.names)                                           0.261    32.926
n15986.in[0] (.names)                                            1.014    33.940
n15986.out[0] (.names)                                           0.261    34.201
n15988.in[1] (.names)                                            1.014    35.215
n15988.out[0] (.names)                                           0.261    35.476
n15989.in[0] (.names)                                            1.014    36.490
n15989.out[0] (.names)                                           0.261    36.751
n15956.in[1] (.names)                                            1.014    37.765
n15956.out[0] (.names)                                           0.261    38.026
n15958.in[1] (.names)                                            1.014    39.039
n15958.out[0] (.names)                                           0.261    39.300
n15960.in[0] (.names)                                            1.014    40.314
n15960.out[0] (.names)                                           0.261    40.575
n15961.in[0] (.names)                                            1.014    41.589
n15961.out[0] (.names)                                           0.261    41.850
n15962.in[0] (.names)                                            1.014    42.864
n15962.out[0] (.names)                                           0.261    43.125
n15968.in[0] (.names)                                            1.014    44.139
n15968.out[0] (.names)                                           0.261    44.400
n15969.in[1] (.names)                                            1.014    45.413
n15969.out[0] (.names)                                           0.261    45.674
n15970.in[1] (.names)                                            1.014    46.688
n15970.out[0] (.names)                                           0.261    46.949
n15971.in[1] (.names)                                            1.014    47.963
n15971.out[0] (.names)                                           0.261    48.224
n15973.in[0] (.names)                                            1.014    49.238
n15973.out[0] (.names)                                           0.261    49.499
n15494.in[1] (.names)                                            1.014    50.513
n15494.out[0] (.names)                                           0.261    50.774
n12061.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12061.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 94
Startpoint: n16316.Q[0] (.latch clocked by pclk)
Endpoint  : n688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16316.clk[0] (.latch)                                           1.014     1.014
n16316.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16317.in[0] (.names)                                            1.014     2.070
n16317.out[0] (.names)                                           0.261     2.331
n16318.in[0] (.names)                                            1.014     3.344
n16318.out[0] (.names)                                           0.261     3.605
n16319.in[1] (.names)                                            1.014     4.619
n16319.out[0] (.names)                                           0.261     4.880
n16320.in[1] (.names)                                            1.014     5.894
n16320.out[0] (.names)                                           0.261     6.155
n16322.in[0] (.names)                                            1.014     7.169
n16322.out[0] (.names)                                           0.261     7.430
n16323.in[1] (.names)                                            1.014     8.444
n16323.out[0] (.names)                                           0.261     8.705
n16324.in[0] (.names)                                            1.014     9.719
n16324.out[0] (.names)                                           0.261     9.980
n16301.in[0] (.names)                                            1.014    10.993
n16301.out[0] (.names)                                           0.261    11.254
n16346.in[1] (.names)                                            1.014    12.268
n16346.out[0] (.names)                                           0.261    12.529
n16325.in[3] (.names)                                            1.014    13.543
n16325.out[0] (.names)                                           0.261    13.804
n16326.in[1] (.names)                                            1.014    14.818
n16326.out[0] (.names)                                           0.261    15.079
n16327.in[3] (.names)                                            1.014    16.093
n16327.out[0] (.names)                                           0.261    16.354
n16328.in[1] (.names)                                            1.014    17.367
n16328.out[0] (.names)                                           0.261    17.628
n16315.in[0] (.names)                                            1.014    18.642
n16315.out[0] (.names)                                           0.261    18.903
n16330.in[1] (.names)                                            1.014    19.917
n16330.out[0] (.names)                                           0.261    20.178
n16302.in[0] (.names)                                            1.014    21.192
n16302.out[0] (.names)                                           0.261    21.453
n16303.in[2] (.names)                                            1.014    22.467
n16303.out[0] (.names)                                           0.261    22.728
n16306.in[1] (.names)                                            1.014    23.742
n16306.out[0] (.names)                                           0.261    24.003
n16307.in[0] (.names)                                            1.014    25.016
n16307.out[0] (.names)                                           0.261    25.277
n16304.in[0] (.names)                                            1.014    26.291
n16304.out[0] (.names)                                           0.261    26.552
n15980.in[0] (.names)                                            1.014    27.566
n15980.out[0] (.names)                                           0.261    27.827
n15965.in[1] (.names)                                            1.014    28.841
n15965.out[0] (.names)                                           0.261    29.102
n15984.in[1] (.names)                                            1.014    30.116
n15984.out[0] (.names)                                           0.261    30.377
n15959.in[0] (.names)                                            1.014    31.390
n15959.out[0] (.names)                                           0.261    31.651
n15985.in[2] (.names)                                            1.014    32.665
n15985.out[0] (.names)                                           0.261    32.926
n15986.in[0] (.names)                                            1.014    33.940
n15986.out[0] (.names)                                           0.261    34.201
n15988.in[1] (.names)                                            1.014    35.215
n15988.out[0] (.names)                                           0.261    35.476
n15989.in[0] (.names)                                            1.014    36.490
n15989.out[0] (.names)                                           0.261    36.751
n15956.in[1] (.names)                                            1.014    37.765
n15956.out[0] (.names)                                           0.261    38.026
n15995.in[2] (.names)                                            1.014    39.039
n15995.out[0] (.names)                                           0.261    39.300
n15996.in[0] (.names)                                            1.014    40.314
n15996.out[0] (.names)                                           0.261    40.575
n15993.in[0] (.names)                                            1.014    41.589
n15993.out[0] (.names)                                           0.261    41.850
n15994.in[0] (.names)                                            1.014    42.864
n15994.out[0] (.names)                                           0.261    43.125
n15997.in[2] (.names)                                            1.014    44.139
n15997.out[0] (.names)                                           0.261    44.400
n15998.in[0] (.names)                                            1.014    45.413
n15998.out[0] (.names)                                           0.261    45.674
n16000.in[0] (.names)                                            1.014    46.688
n16000.out[0] (.names)                                           0.261    46.949
n14991.in[0] (.names)                                            1.014    47.963
n14991.out[0] (.names)                                           0.261    48.224
n15880.in[0] (.names)                                            1.014    49.238
n15880.out[0] (.names)                                           0.261    49.499
n687.in[0] (.names)                                              1.014    50.513
n687.out[0] (.names)                                             0.261    50.774
n688.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n688.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 95
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n1619.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4820.in[0] (.names)                                             1.014    19.917
n4820.out[0] (.names)                                            0.261    20.178
n4821.in[2] (.names)                                             1.014    21.192
n4821.out[0] (.names)                                            0.261    21.453
n4822.in[0] (.names)                                             1.014    22.467
n4822.out[0] (.names)                                            0.261    22.728
n4823.in[0] (.names)                                             1.014    23.742
n4823.out[0] (.names)                                            0.261    24.003
n4817.in[0] (.names)                                             1.014    25.016
n4817.out[0] (.names)                                            0.261    25.277
n4818.in[0] (.names)                                             1.014    26.291
n4818.out[0] (.names)                                            0.261    26.552
n4868.in[0] (.names)                                             1.014    27.566
n4868.out[0] (.names)                                            0.261    27.827
n4869.in[1] (.names)                                             1.014    28.841
n4869.out[0] (.names)                                            0.261    29.102
n4871.in[0] (.names)                                             1.014    30.116
n4871.out[0] (.names)                                            0.261    30.377
n4850.in[0] (.names)                                             1.014    31.390
n4850.out[0] (.names)                                            0.261    31.651
n4855.in[0] (.names)                                             1.014    32.665
n4855.out[0] (.names)                                            0.261    32.926
n5021.in[1] (.names)                                             1.014    33.940
n5021.out[0] (.names)                                            0.261    34.201
n5023.in[2] (.names)                                             1.014    35.215
n5023.out[0] (.names)                                            0.261    35.476
n5024.in[2] (.names)                                             1.014    36.490
n5024.out[0] (.names)                                            0.261    36.751
n5000.in[0] (.names)                                             1.014    37.765
n5000.out[0] (.names)                                            0.261    38.026
n5018.in[0] (.names)                                             1.014    39.039
n5018.out[0] (.names)                                            0.261    39.300
n5019.in[1] (.names)                                             1.014    40.314
n5019.out[0] (.names)                                            0.261    40.575
n5025.in[1] (.names)                                             1.014    41.589
n5025.out[0] (.names)                                            0.261    41.850
n5026.in[1] (.names)                                             1.014    42.864
n5026.out[0] (.names)                                            0.261    43.125
n698.in[0] (.names)                                              1.014    44.139
n698.out[0] (.names)                                             0.261    44.400
n5027.in[0] (.names)                                             1.014    45.413
n5027.out[0] (.names)                                            0.261    45.674
n5028.in[1] (.names)                                             1.014    46.688
n5028.out[0] (.names)                                            0.261    46.949
n5029.in[1] (.names)                                             1.014    47.963
n5029.out[0] (.names)                                            0.261    48.224
n5030.in[0] (.names)                                             1.014    49.238
n5030.out[0] (.names)                                            0.261    49.499
n2110.in[1] (.names)                                             1.014    50.513
n2110.out[0] (.names)                                            0.261    50.774
n1619.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1619.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 96
Startpoint: n13502.Q[0] (.latch clocked by pclk)
Endpoint  : n797.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13502.clk[0] (.latch)                                           1.014     1.014
n13502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13503.in[0] (.names)                                            1.014     2.070
n13503.out[0] (.names)                                           0.261     2.331
n4944.in[0] (.names)                                             1.014     3.344
n4944.out[0] (.names)                                            0.261     3.605
n4942.in[1] (.names)                                             1.014     4.619
n4942.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4884.in[3] (.names)                                             1.014     7.169
n4884.out[0] (.names)                                            0.261     7.430
n4885.in[0] (.names)                                             1.014     8.444
n4885.out[0] (.names)                                            0.261     8.705
n4886.in[0] (.names)                                             1.014     9.719
n4886.out[0] (.names)                                            0.261     9.980
n4819.in[3] (.names)                                             1.014    10.993
n4819.out[0] (.names)                                            0.261    11.254
n4826.in[1] (.names)                                             1.014    12.268
n4826.out[0] (.names)                                            0.261    12.529
n4827.in[1] (.names)                                             1.014    13.543
n4827.out[0] (.names)                                            0.261    13.804
n4828.in[1] (.names)                                             1.014    14.818
n4828.out[0] (.names)                                            0.261    15.079
n4830.in[0] (.names)                                             1.014    16.093
n4830.out[0] (.names)                                            0.261    16.354
n4831.in[0] (.names)                                             1.014    17.367
n4831.out[0] (.names)                                            0.261    17.628
n4832.in[1] (.names)                                             1.014    18.642
n4832.out[0] (.names)                                            0.261    18.903
n4846.in[0] (.names)                                             1.014    19.917
n4846.out[0] (.names)                                            0.261    20.178
n4890.in[1] (.names)                                             1.014    21.192
n4890.out[0] (.names)                                            0.261    21.453
n4893.in[1] (.names)                                             1.014    22.467
n4893.out[0] (.names)                                            0.261    22.728
n4894.in[1] (.names)                                             1.014    23.742
n4894.out[0] (.names)                                            0.261    24.003
n4888.in[2] (.names)                                             1.014    25.016
n4888.out[0] (.names)                                            0.261    25.277
n4897.in[1] (.names)                                             1.014    26.291
n4897.out[0] (.names)                                            0.261    26.552
n4895.in[1] (.names)                                             1.014    27.566
n4895.out[0] (.names)                                            0.261    27.827
n4896.in[0] (.names)                                             1.014    28.841
n4896.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n4986.in[0] (.names)                                             1.014    31.390
n4986.out[0] (.names)                                            0.261    31.651
n4971.in[0] (.names)                                             1.014    32.665
n4971.out[0] (.names)                                            0.261    32.926
n4988.in[2] (.names)                                             1.014    33.940
n4988.out[0] (.names)                                            0.261    34.201
n4989.in[0] (.names)                                             1.014    35.215
n4989.out[0] (.names)                                            0.261    35.476
n4792.in[0] (.names)                                             1.014    36.490
n4792.out[0] (.names)                                            0.261    36.751
n4793.in[1] (.names)                                             1.014    37.765
n4793.out[0] (.names)                                            0.261    38.026
n4794.in[0] (.names)                                             1.014    39.039
n4794.out[0] (.names)                                            0.261    39.300
n4835.in[2] (.names)                                             1.014    40.314
n4835.out[0] (.names)                                            0.261    40.575
n4836.in[1] (.names)                                             1.014    41.589
n4836.out[0] (.names)                                            0.261    41.850
n4837.in[1] (.names)                                             1.014    42.864
n4837.out[0] (.names)                                            0.261    43.125
n4838.in[0] (.names)                                             1.014    44.139
n4838.out[0] (.names)                                            0.261    44.400
n4839.in[0] (.names)                                             1.014    45.413
n4839.out[0] (.names)                                            0.261    45.674
n4865.in[0] (.names)                                             1.014    46.688
n4865.out[0] (.names)                                            0.261    46.949
n4866.in[0] (.names)                                             1.014    47.963
n4866.out[0] (.names)                                            0.261    48.224
n2116.in[0] (.names)                                             1.014    49.238
n2116.out[0] (.names)                                            0.261    49.499
n796.in[0] (.names)                                              1.014    50.513
n796.out[0] (.names)                                             0.261    50.774
n797.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n797.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 97
Startpoint: n12361.Q[0] (.latch clocked by pclk)
Endpoint  : n11692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12361.clk[0] (.latch)                                           1.014     1.014
n12361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13387.in[0] (.names)                                            1.014     2.070
n13387.out[0] (.names)                                           0.261     2.331
n13388.in[0] (.names)                                            1.014     3.344
n13388.out[0] (.names)                                           0.261     3.605
n13381.in[0] (.names)                                            1.014     4.619
n13381.out[0] (.names)                                           0.261     4.880
n13382.in[1] (.names)                                            1.014     5.894
n13382.out[0] (.names)                                           0.261     6.155
n13383.in[0] (.names)                                            1.014     7.169
n13383.out[0] (.names)                                           0.261     7.430
n13323.in[0] (.names)                                            1.014     8.444
n13323.out[0] (.names)                                           0.261     8.705
n13324.in[1] (.names)                                            1.014     9.719
n13324.out[0] (.names)                                           0.261     9.980
n13327.in[0] (.names)                                            1.014    10.993
n13327.out[0] (.names)                                           0.261    11.254
n12250.in[2] (.names)                                            1.014    12.268
n12250.out[0] (.names)                                           0.261    12.529
n12251.in[1] (.names)                                            1.014    13.543
n12251.out[0] (.names)                                           0.261    13.804
n12255.in[0] (.names)                                            1.014    14.818
n12255.out[0] (.names)                                           0.261    15.079
n12256.in[0] (.names)                                            1.014    16.093
n12256.out[0] (.names)                                           0.261    16.354
n12239.in[1] (.names)                                            1.014    17.367
n12239.out[0] (.names)                                           0.261    17.628
n12235.in[0] (.names)                                            1.014    18.642
n12235.out[0] (.names)                                           0.261    18.903
n12238.in[1] (.names)                                            1.014    19.917
n12238.out[0] (.names)                                           0.261    20.178
n12185.in[0] (.names)                                            1.014    21.192
n12185.out[0] (.names)                                           0.261    21.453
n12186.in[2] (.names)                                            1.014    22.467
n12186.out[0] (.names)                                           0.261    22.728
n12190.in[2] (.names)                                            1.014    23.742
n12190.out[0] (.names)                                           0.261    24.003
n12098.in[0] (.names)                                            1.014    25.016
n12098.out[0] (.names)                                           0.261    25.277
n12101.in[0] (.names)                                            1.014    26.291
n12101.out[0] (.names)                                           0.261    26.552
n12102.in[1] (.names)                                            1.014    27.566
n12102.out[0] (.names)                                           0.261    27.827
n12103.in[1] (.names)                                            1.014    28.841
n12103.out[0] (.names)                                           0.261    29.102
n12116.in[1] (.names)                                            1.014    30.116
n12116.out[0] (.names)                                           0.261    30.377
n12117.in[0] (.names)                                            1.014    31.390
n12117.out[0] (.names)                                           0.261    31.651
n12118.in[0] (.names)                                            1.014    32.665
n12118.out[0] (.names)                                           0.261    32.926
n12119.in[0] (.names)                                            1.014    33.940
n12119.out[0] (.names)                                           0.261    34.201
n12130.in[0] (.names)                                            1.014    35.215
n12130.out[0] (.names)                                           0.261    35.476
n12132.in[2] (.names)                                            1.014    36.490
n12132.out[0] (.names)                                           0.261    36.751
n12133.in[0] (.names)                                            1.014    37.765
n12133.out[0] (.names)                                           0.261    38.026
n12126.in[0] (.names)                                            1.014    39.039
n12126.out[0] (.names)                                           0.261    39.300
n12128.in[0] (.names)                                            1.014    40.314
n12128.out[0] (.names)                                           0.261    40.575
n12120.in[0] (.names)                                            1.014    41.589
n12120.out[0] (.names)                                           0.261    41.850
n12121.in[0] (.names)                                            1.014    42.864
n12121.out[0] (.names)                                           0.261    43.125
n12122.in[1] (.names)                                            1.014    44.139
n12122.out[0] (.names)                                           0.261    44.400
n12123.in[0] (.names)                                            1.014    45.413
n12123.out[0] (.names)                                           0.261    45.674
n12124.in[1] (.names)                                            1.014    46.688
n12124.out[0] (.names)                                           0.261    46.949
n12125.in[2] (.names)                                            1.014    47.963
n12125.out[0] (.names)                                           0.261    48.224
n8203.in[0] (.names)                                             1.014    49.238
n8203.out[0] (.names)                                            0.261    49.499
n11691.in[0] (.names)                                            1.014    50.513
n11691.out[0] (.names)                                           0.261    50.774
n11692.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11692.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 98
Startpoint: n12361.Q[0] (.latch clocked by pclk)
Endpoint  : n11674.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12361.clk[0] (.latch)                                           1.014     1.014
n12361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13387.in[0] (.names)                                            1.014     2.070
n13387.out[0] (.names)                                           0.261     2.331
n13388.in[0] (.names)                                            1.014     3.344
n13388.out[0] (.names)                                           0.261     3.605
n13381.in[0] (.names)                                            1.014     4.619
n13381.out[0] (.names)                                           0.261     4.880
n13382.in[1] (.names)                                            1.014     5.894
n13382.out[0] (.names)                                           0.261     6.155
n13383.in[0] (.names)                                            1.014     7.169
n13383.out[0] (.names)                                           0.261     7.430
n13323.in[0] (.names)                                            1.014     8.444
n13323.out[0] (.names)                                           0.261     8.705
n13324.in[1] (.names)                                            1.014     9.719
n13324.out[0] (.names)                                           0.261     9.980
n13327.in[0] (.names)                                            1.014    10.993
n13327.out[0] (.names)                                           0.261    11.254
n12250.in[2] (.names)                                            1.014    12.268
n12250.out[0] (.names)                                           0.261    12.529
n12251.in[1] (.names)                                            1.014    13.543
n12251.out[0] (.names)                                           0.261    13.804
n12255.in[0] (.names)                                            1.014    14.818
n12255.out[0] (.names)                                           0.261    15.079
n12256.in[0] (.names)                                            1.014    16.093
n12256.out[0] (.names)                                           0.261    16.354
n12239.in[1] (.names)                                            1.014    17.367
n12239.out[0] (.names)                                           0.261    17.628
n12235.in[0] (.names)                                            1.014    18.642
n12235.out[0] (.names)                                           0.261    18.903
n12238.in[1] (.names)                                            1.014    19.917
n12238.out[0] (.names)                                           0.261    20.178
n12185.in[0] (.names)                                            1.014    21.192
n12185.out[0] (.names)                                           0.261    21.453
n12186.in[2] (.names)                                            1.014    22.467
n12186.out[0] (.names)                                           0.261    22.728
n12190.in[2] (.names)                                            1.014    23.742
n12190.out[0] (.names)                                           0.261    24.003
n12098.in[0] (.names)                                            1.014    25.016
n12098.out[0] (.names)                                           0.261    25.277
n12312.in[2] (.names)                                            1.014    26.291
n12312.out[0] (.names)                                           0.261    26.552
n12314.in[0] (.names)                                            1.014    27.566
n12314.out[0] (.names)                                           0.261    27.827
n12316.in[0] (.names)                                            1.014    28.841
n12316.out[0] (.names)                                           0.261    29.102
n12317.in[0] (.names)                                            1.014    30.116
n12317.out[0] (.names)                                           0.261    30.377
n12318.in[0] (.names)                                            1.014    31.390
n12318.out[0] (.names)                                           0.261    31.651
n11703.in[0] (.names)                                            1.014    32.665
n11703.out[0] (.names)                                           0.261    32.926
n12297.in[0] (.names)                                            1.014    33.940
n12297.out[0] (.names)                                           0.261    34.201
n12302.in[0] (.names)                                            1.014    35.215
n12302.out[0] (.names)                                           0.261    35.476
n12265.in[1] (.names)                                            1.014    36.490
n12265.out[0] (.names)                                           0.261    36.751
n12266.in[0] (.names)                                            1.014    37.765
n12266.out[0] (.names)                                           0.261    38.026
n12268.in[0] (.names)                                            1.014    39.039
n12268.out[0] (.names)                                           0.261    39.300
n12270.in[0] (.names)                                            1.014    40.314
n12270.out[0] (.names)                                           0.261    40.575
n12271.in[0] (.names)                                            1.014    41.589
n12271.out[0] (.names)                                           0.261    41.850
n12272.in[0] (.names)                                            1.014    42.864
n12272.out[0] (.names)                                           0.261    43.125
n12274.in[0] (.names)                                            1.014    44.139
n12274.out[0] (.names)                                           0.261    44.400
n12276.in[0] (.names)                                            1.014    45.413
n12276.out[0] (.names)                                           0.261    45.674
n12277.in[2] (.names)                                            1.014    46.688
n12277.out[0] (.names)                                           0.261    46.949
n11644.in[0] (.names)                                            1.014    47.963
n11644.out[0] (.names)                                           0.261    48.224
n717.in[0] (.names)                                              1.014    49.238
n717.out[0] (.names)                                             0.261    49.499
n11673.in[0] (.names)                                            1.014    50.513
n11673.out[0] (.names)                                           0.261    50.774
n11674.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11674.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 99
Startpoint: n12361.Q[0] (.latch clocked by pclk)
Endpoint  : n1505.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12361.clk[0] (.latch)                                           1.014     1.014
n12361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13387.in[0] (.names)                                            1.014     2.070
n13387.out[0] (.names)                                           0.261     2.331
n13388.in[0] (.names)                                            1.014     3.344
n13388.out[0] (.names)                                           0.261     3.605
n13381.in[0] (.names)                                            1.014     4.619
n13381.out[0] (.names)                                           0.261     4.880
n13382.in[1] (.names)                                            1.014     5.894
n13382.out[0] (.names)                                           0.261     6.155
n13383.in[0] (.names)                                            1.014     7.169
n13383.out[0] (.names)                                           0.261     7.430
n13323.in[0] (.names)                                            1.014     8.444
n13323.out[0] (.names)                                           0.261     8.705
n13324.in[1] (.names)                                            1.014     9.719
n13324.out[0] (.names)                                           0.261     9.980
n13327.in[0] (.names)                                            1.014    10.993
n13327.out[0] (.names)                                           0.261    11.254
n12250.in[2] (.names)                                            1.014    12.268
n12250.out[0] (.names)                                           0.261    12.529
n12251.in[1] (.names)                                            1.014    13.543
n12251.out[0] (.names)                                           0.261    13.804
n12255.in[0] (.names)                                            1.014    14.818
n12255.out[0] (.names)                                           0.261    15.079
n12256.in[0] (.names)                                            1.014    16.093
n12256.out[0] (.names)                                           0.261    16.354
n12239.in[1] (.names)                                            1.014    17.367
n12239.out[0] (.names)                                           0.261    17.628
n12235.in[0] (.names)                                            1.014    18.642
n12235.out[0] (.names)                                           0.261    18.903
n12238.in[1] (.names)                                            1.014    19.917
n12238.out[0] (.names)                                           0.261    20.178
n12185.in[0] (.names)                                            1.014    21.192
n12185.out[0] (.names)                                           0.261    21.453
n12186.in[2] (.names)                                            1.014    22.467
n12186.out[0] (.names)                                           0.261    22.728
n12190.in[2] (.names)                                            1.014    23.742
n12190.out[0] (.names)                                           0.261    24.003
n12098.in[0] (.names)                                            1.014    25.016
n12098.out[0] (.names)                                           0.261    25.277
n12312.in[2] (.names)                                            1.014    26.291
n12312.out[0] (.names)                                           0.261    26.552
n12314.in[0] (.names)                                            1.014    27.566
n12314.out[0] (.names)                                           0.261    27.827
n12316.in[0] (.names)                                            1.014    28.841
n12316.out[0] (.names)                                           0.261    29.102
n12317.in[0] (.names)                                            1.014    30.116
n12317.out[0] (.names)                                           0.261    30.377
n12318.in[0] (.names)                                            1.014    31.390
n12318.out[0] (.names)                                           0.261    31.651
n11703.in[0] (.names)                                            1.014    32.665
n11703.out[0] (.names)                                           0.261    32.926
n12297.in[0] (.names)                                            1.014    33.940
n12297.out[0] (.names)                                           0.261    34.201
n12302.in[0] (.names)                                            1.014    35.215
n12302.out[0] (.names)                                           0.261    35.476
n12265.in[1] (.names)                                            1.014    36.490
n12265.out[0] (.names)                                           0.261    36.751
n12303.in[1] (.names)                                            1.014    37.765
n12303.out[0] (.names)                                           0.261    38.026
n12212.in[1] (.names)                                            1.014    39.039
n12212.out[0] (.names)                                           0.261    39.300
n11702.in[0] (.names)                                            1.014    40.314
n11702.out[0] (.names)                                           0.261    40.575
n11704.in[0] (.names)                                            1.014    41.589
n11704.out[0] (.names)                                           0.261    41.850
n11685.in[0] (.names)                                            1.014    42.864
n11685.out[0] (.names)                                           0.261    43.125
n11705.in[1] (.names)                                            1.014    44.139
n11705.out[0] (.names)                                           0.261    44.400
n11706.in[0] (.names)                                            1.014    45.413
n11706.out[0] (.names)                                           0.261    45.674
n11746.in[1] (.names)                                            1.014    46.688
n11746.out[0] (.names)                                           0.261    46.949
n11655.in[0] (.names)                                            1.014    47.963
n11655.out[0] (.names)                                           0.261    48.224
n8176.in[0] (.names)                                             1.014    49.238
n8176.out[0] (.names)                                            0.261    49.499
n5949.in[0] (.names)                                             1.014    50.513
n5949.out[0] (.names)                                            0.261    50.774
n1505.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1505.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n12361.Q[0] (.latch clocked by pclk)
Endpoint  : n11670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12361.clk[0] (.latch)                                           1.014     1.014
n12361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13387.in[0] (.names)                                            1.014     2.070
n13387.out[0] (.names)                                           0.261     2.331
n13388.in[0] (.names)                                            1.014     3.344
n13388.out[0] (.names)                                           0.261     3.605
n13381.in[0] (.names)                                            1.014     4.619
n13381.out[0] (.names)                                           0.261     4.880
n13382.in[1] (.names)                                            1.014     5.894
n13382.out[0] (.names)                                           0.261     6.155
n13383.in[0] (.names)                                            1.014     7.169
n13383.out[0] (.names)                                           0.261     7.430
n13323.in[0] (.names)                                            1.014     8.444
n13323.out[0] (.names)                                           0.261     8.705
n13324.in[1] (.names)                                            1.014     9.719
n13324.out[0] (.names)                                           0.261     9.980
n13327.in[0] (.names)                                            1.014    10.993
n13327.out[0] (.names)                                           0.261    11.254
n12250.in[2] (.names)                                            1.014    12.268
n12250.out[0] (.names)                                           0.261    12.529
n12251.in[1] (.names)                                            1.014    13.543
n12251.out[0] (.names)                                           0.261    13.804
n12255.in[0] (.names)                                            1.014    14.818
n12255.out[0] (.names)                                           0.261    15.079
n12256.in[0] (.names)                                            1.014    16.093
n12256.out[0] (.names)                                           0.261    16.354
n12239.in[1] (.names)                                            1.014    17.367
n12239.out[0] (.names)                                           0.261    17.628
n12235.in[0] (.names)                                            1.014    18.642
n12235.out[0] (.names)                                           0.261    18.903
n12238.in[1] (.names)                                            1.014    19.917
n12238.out[0] (.names)                                           0.261    20.178
n12185.in[0] (.names)                                            1.014    21.192
n12185.out[0] (.names)                                           0.261    21.453
n12240.in[0] (.names)                                            1.014    22.467
n12240.out[0] (.names)                                           0.261    22.728
n12242.in[2] (.names)                                            1.014    23.742
n12242.out[0] (.names)                                           0.261    24.003
n12244.in[1] (.names)                                            1.014    25.016
n12244.out[0] (.names)                                           0.261    25.277
n12246.in[2] (.names)                                            1.014    26.291
n12246.out[0] (.names)                                           0.261    26.552
n12247.in[1] (.names)                                            1.014    27.566
n12247.out[0] (.names)                                           0.261    27.827
n12248.in[0] (.names)                                            1.014    28.841
n12248.out[0] (.names)                                           0.261    29.102
n12299.in[0] (.names)                                            1.014    30.116
n12299.out[0] (.names)                                           0.261    30.377
n11858.in[0] (.names)                                            1.014    31.390
n11858.out[0] (.names)                                           0.261    31.651
n11855.in[0] (.names)                                            1.014    32.665
n11855.out[0] (.names)                                           0.261    32.926
n11856.in[0] (.names)                                            1.014    33.940
n11856.out[0] (.names)                                           0.261    34.201
n11857.in[1] (.names)                                            1.014    35.215
n11857.out[0] (.names)                                           0.261    35.476
n11859.in[1] (.names)                                            1.014    36.490
n11859.out[0] (.names)                                           0.261    36.751
n11861.in[0] (.names)                                            1.014    37.765
n11861.out[0] (.names)                                           0.261    38.026
n11863.in[3] (.names)                                            1.014    39.039
n11863.out[0] (.names)                                           0.261    39.300
n8171.in[1] (.names)                                             1.014    40.314
n8171.out[0] (.names)                                            0.261    40.575
n11864.in[1] (.names)                                            1.014    41.589
n11864.out[0] (.names)                                           0.261    41.850
n11875.in[2] (.names)                                            1.014    42.864
n11875.out[0] (.names)                                           0.261    43.125
n11879.in[0] (.names)                                            1.014    44.139
n11879.out[0] (.names)                                           0.261    44.400
n11877.in[0] (.names)                                            1.014    45.413
n11877.out[0] (.names)                                           0.261    45.674
n11874.in[0] (.names)                                            1.014    46.688
n11874.out[0] (.names)                                           0.261    46.949
n11876.in[0] (.names)                                            1.014    47.963
n11876.out[0] (.names)                                           0.261    48.224
n11878.in[1] (.names)                                            1.014    49.238
n11878.out[0] (.names)                                           0.261    49.499
n11669.in[1] (.names)                                            1.014    50.513
n11669.out[0] (.names)                                           0.261    50.774
n11670.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11670.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
