// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_dilate_kernel_0_0_unsigned_char_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        kernel_val_0_0_read,
        kernel_val_0_1_read,
        kernel_val_0_2_read,
        kernel_val_1_0_read,
        kernel_val_1_1_read,
        kernel_val_1_2_read,
        kernel_val_2_0_read,
        kernel_val_2_1_read,
        kernel_val_2_2_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
input  [7:0] kernel_val_0_0_read;
input  [7:0] kernel_val_0_1_read;
input  [7:0] kernel_val_0_2_read;
input  [7:0] kernel_val_1_0_read;
input  [7:0] kernel_val_1_1_read;
input  [7:0] kernel_val_1_2_read;
input  [7:0] kernel_val_2_0_read;
input  [7:0] kernel_val_2_1_read;
input  [7:0] kernel_val_2_2_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_dst_data_stream_0_V_write;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [11:0] t_V_1_reg_410;
wire   [7:0] k_buf_0_val_1_q1;
reg   [7:0] reg_488;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_9_reg_1707;
reg   [0:0] brmerge_reg_1731;
reg   [0:0] or_cond3_reg_1703;
reg   [0:0] tmp_29_reg_1716;
reg   [0:0] tmp_14_reg_1735;
reg    ap_sig_bdd_72;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it10;
reg   [0:0] brmerge1_reg_1853;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it10;
reg    ap_sig_bdd_101;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1731_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_1716_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_1735_pp0_it1;
reg   [0:0] or_cond8_reg_1780;
reg   [0:0] or_cond9_reg_1784;
wire   [0:0] indvar_next1_fu_494_p2;
wire   [0:0] indvar_next_fu_500_p2;
wire   [0:0] indvar_next3_fu_506_p2;
wire   [12:0] rows_cast1_fu_512_p1;
reg   [12:0] rows_cast1_reg_1489;
wire   [0:0] indvar2_phi_fu_392_p4;
wire   [13:0] heightloop_cast29_cast_fu_521_p1;
reg   [13:0] heightloop_cast29_cast_reg_1496;
wire   [12:0] cols_cast1_fu_525_p1;
reg   [12:0] cols_cast1_reg_1503;
wire   [12:0] widthloop_fu_528_p2;
reg   [12:0] widthloop_reg_1508;
wire   [12:0] ref_fu_534_p2;
reg   [12:0] ref_reg_1514;
wire   [13:0] cols_cast2_fu_540_p1;
reg   [13:0] cols_cast2_reg_1523;
wire   [12:0] tmp_s_fu_543_p2;
reg   [12:0] tmp_s_reg_1529;
wire   [12:0] tmp_6_fu_552_p2;
reg   [12:0] tmp_6_reg_1536;
wire   [1:0] tmp_12_fu_558_p1;
reg   [1:0] tmp_12_reg_1541;
wire   [0:0] tmp_13_fu_562_p2;
reg   [0:0] tmp_13_reg_1546;
wire   [0:0] tmp_206_0_0_1_not_fu_567_p2;
reg   [0:0] tmp_206_0_0_1_not_reg_1551;
wire   [0:0] tmp_206_0_0_2_not_fu_572_p2;
reg   [0:0] tmp_206_0_0_2_not_reg_1556;
wire   [0:0] tmp_206_0_1_0_not_fu_577_p2;
reg   [0:0] tmp_206_0_1_0_not_reg_1561;
wire   [0:0] tmp_206_0_1_1_not_fu_582_p2;
reg   [0:0] tmp_206_0_1_1_not_reg_1566;
wire   [0:0] tmp_206_0_1_2_not_fu_587_p2;
reg   [0:0] tmp_206_0_1_2_not_reg_1571;
wire   [0:0] tmp_206_0_2_0_not_fu_592_p2;
reg   [0:0] tmp_206_0_2_0_not_reg_1576;
wire   [0:0] tmp_206_0_2_1_not_fu_597_p2;
reg   [0:0] tmp_206_0_2_1_not_reg_1581;
wire   [0:0] tmp_206_0_2_2_not_fu_602_p2;
reg   [0:0] tmp_206_0_2_2_not_reg_1586;
wire   [1:0] tmp_17_fu_607_p2;
reg   [1:0] tmp_17_reg_1591;
wire   [11:0] i_V_fu_626_p2;
reg   [11:0] i_V_reg_1601;
wire   [0:0] ult_fu_632_p2;
reg   [0:0] ult_reg_1606;
wire   [0:0] tmp_7_fu_621_p2;
wire   [0:0] tmp_151_not_fu_647_p2;
reg   [0:0] tmp_151_not_reg_1611;
wire   [0:0] icmp1_fu_663_p2;
reg   [0:0] icmp1_reg_1617;
wire   [1:0] tmp_10_fu_702_p3;
reg   [1:0] tmp_10_reg_1623;
wire   [1:0] tmp_21_fu_709_p1;
reg   [1:0] tmp_21_reg_1632;
wire   [1:0] tmp_25_fu_747_p1;
reg   [1:0] tmp_25_reg_1638;
wire   [1:0] tmp_27_fu_785_p1;
reg   [1:0] tmp_27_reg_1644;
wire   [0:0] tmp_28_fu_789_p2;
reg   [0:0] tmp_28_reg_1649;
wire   [0:0] slt_fu_795_p2;
reg   [0:0] slt_reg_1654;
wire   [0:0] tmp_8_fu_800_p2;
reg   [0:0] tmp_8_reg_1659;
wire   [0:0] rev1_fu_805_p2;
reg   [0:0] rev1_reg_1664;
wire   [0:0] or_cond1_fu_810_p2;
reg   [0:0] or_cond1_reg_1669;
wire   [0:0] sel_tmp_fu_818_p2;
reg   [0:0] sel_tmp_reg_1674;
wire   [0:0] sel_tmp20_fu_822_p2;
reg   [0:0] sel_tmp20_reg_1679;
wire   [0:0] sel_tmp23_fu_832_p2;
reg   [0:0] sel_tmp23_reg_1684;
wire   [0:0] sel_tmp25_fu_836_p2;
reg   [0:0] sel_tmp25_reg_1689;
wire   [1:0] locy_0_2_t_fu_842_p2;
reg   [1:0] locy_0_2_t_reg_1694;
wire   [0:0] or_cond2_fu_851_p2;
reg   [0:0] or_cond2_reg_1698;
wire   [0:0] or_cond3_fu_861_p2;
wire   [0:0] tmp_9_fu_870_p2;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_1707_pp0_it9;
wire   [11:0] j_V_fu_875_p2;
wire   [0:0] tmp_29_fu_912_p3;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_1716_pp0_it2;
wire   [12:0] x_fu_927_p3;
reg   [12:0] x_reg_1720;
wire   [0:0] brmerge_fu_935_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1731_pp0_it2;
wire   [0:0] tmp_14_fu_939_p2;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_1735_pp0_it2;
wire   [0:0] slt1_fu_944_p2;
reg   [0:0] slt1_reg_1739;
reg   [10:0] k_buf_0_val_2_addr_1_reg_1744;
wire   [0:0] tmp_16_fu_956_p2;
reg   [0:0] tmp_16_reg_1750;
wire   [1:0] tmp_168_0_t_fu_965_p2;
reg   [1:0] tmp_168_0_t_reg_1754;
reg   [10:0] k_buf_0_val_1_addr_2_reg_1758;
reg   [10:0] k_buf_0_val_0_addr_2_reg_1764;
wire   [0:0] tmp28_fu_981_p2;
reg   [0:0] tmp28_reg_1770;
wire   [0:0] tmp29_fu_986_p2;
reg   [0:0] tmp29_reg_1775;
wire   [0:0] or_cond8_fu_1000_p2;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_1780_pp0_it2;
wire   [0:0] or_cond9_fu_1010_p2;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_1784_pp0_it2;
wire   [1:0] tmp_192_0_t_fu_1024_p2;
reg   [1:0] tmp_192_0_t_reg_1798;
reg   [1:0] ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2;
wire   [1:0] tmp_187_0_t_fu_1032_p2;
reg   [1:0] tmp_187_0_t_reg_1802;
reg   [1:0] ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] Toppixel_reg_1806;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] temp_13_reg_1811;
reg   [7:0] ap_reg_ppstg_temp_13_reg_1811_pp0_it2;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] temp_14_reg_1817;
reg   [7:0] ap_reg_ppstg_temp_14_reg_1817_pp0_it2;
wire   [0:0] brmerge1_fu_1064_p2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it5;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it6;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it7;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it8;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_1853_pp0_it9;
reg   [7:0] src_kernel_win_0_val_2_1_4_reg_1857;
wire   [7:0] k_buf_0_val_2_q1;
reg   [7:0] src_kernel_win_0_val_1_0_6_reg_1863;
wire   [7:0] k_buf_0_val_0_q1;
reg   [7:0] src_kernel_win_0_val_0_0_5_reg_1868;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_1091_p3;
reg   [7:0] src_kernel_win_0_val_0_0_2_reg_1873;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_1105_p3;
reg   [7:0] src_kernel_win_0_val_1_0_2_reg_1878;
wire   [7:0] src_kernel_win_0_val_2_1_5_fu_1136_p3;
reg   [7:0] src_kernel_win_0_val_2_1_5_reg_1883;
reg   [7:0] src_kernel_win_0_val_0_1_4_reg_1889;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it8;
reg   [7:0] src_kernel_win_0_val_1_1_4_reg_1896;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it5;
reg   [7:0] src_kernel_win_0_val_2_0_load_reg_1903;
wire   [7:0] src_kernel_win_0_val_2_1_6_fu_1192_p3;
reg   [7:0] src_kernel_win_0_val_2_1_6_reg_1909;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_1915;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it9;
reg   [7:0] src_kernel_win_0_val_1_0_load_reg_1921;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it6;
wire   [7:0] src_kernel_win_0_val_2_0_5_fu_1213_p3;
reg   [7:0] src_kernel_win_0_val_2_0_5_reg_1927;
wire   [7:0] src_kernel_win_0_val_1_1_5_fu_1232_p3;
reg   [7:0] src_kernel_win_0_val_1_1_5_reg_1933;
wire   [7:0] src_kernel_win_0_val_1_1_6_fu_1252_p3;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_1939;
wire   [7:0] src_kernel_win_0_val_1_0_8_fu_1267_p3;
reg   [7:0] src_kernel_win_0_val_1_0_8_reg_1945;
wire   [7:0] src_kernel_win_0_val_0_1_5_fu_1286_p3;
reg   [7:0] src_kernel_win_0_val_0_1_5_reg_1951;
wire   [7:0] src_kernel_win_0_val_0_1_6_fu_1306_p3;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_1957;
wire   [7:0] src_kernel_win_0_val_0_0_11_fu_1321_p3;
reg   [7:0] src_kernel_win_0_val_0_0_11_reg_1963;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [0:0] indvar_phi_fu_370_p4;
reg   [0:0] indvar_reg_366;
wire   [0:0] indvar8_phi_fu_381_p4;
reg   [0:0] indvar8_reg_377;
reg   [0:0] indvar2_reg_388;
reg   [11:0] t_V_reg_399;
wire   [63:0] tmp_15_fu_949_p1;
wire   [63:0] tmp_24_fu_1016_p1;
wire   [63:0] tmp_19_fu_1052_p1;
wire   [63:0] tmp_2_fu_1058_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_138;
reg   [7:0] right_border_buf_0_val_0_1_fu_142;
reg   [7:0] right_border_buf_0_val_0_2_fu_146;
reg   [7:0] src_kernel_win_0_val_0_0_fu_154;
reg   [7:0] src_kernel_win_0_val_0_1_fu_158;
reg   [7:0] src_kernel_win_0_val_1_0_1_fu_162;
reg   [7:0] src_kernel_win_0_val_1_0_fu_166;
reg   [7:0] src_kernel_win_0_val_1_1_fu_170;
reg   [7:0] src_kernel_win_0_val_2_0_fu_174;
reg   [7:0] src_kernel_win_0_val_0_0_1_fu_178;
reg   [7:0] src_kernel_win_0_val_2_1_fu_182;
wire   [12:0] heightloop_fu_515_p2;
wire   [1:0] tmp_11_fu_549_p1;
wire   [13:0] tmp8_cast_fu_617_p1;
wire   [12:0] tmp8_cast1_fu_613_p1;
wire   [12:0] ImagLoc_y_fu_637_p2;
wire   [11:0] tr1_fu_653_p4;
wire   [0:0] tmp_18_fu_679_p3;
wire   [0:0] tmp_5_fu_674_p2;
wire   [12:0] p_assign_2_fu_687_p3;
wire   [0:0] tmp_4_fu_669_p2;
wire   [12:0] tmp_196_v_fu_694_p3;
wire   [12:0] ImagLoc_y_1_fu_713_p2;
wire   [0:0] tmp_22_fu_724_p3;
wire   [0:0] tmp_163_0_1_fu_719_p2;
wire   [12:0] p_assign_3_fu_732_p3;
wire   [12:0] tmp_196_0_1_v_fu_739_p3;
wire   [12:0] ImagLoc_y_2_fu_751_p2;
wire   [0:0] tmp_26_fu_762_p3;
wire   [0:0] tmp_163_0_2_fu_757_p2;
wire   [12:0] p_assign_4_fu_770_p3;
wire   [12:0] tmp_196_0_2_v_fu_777_p3;
wire   [13:0] tmp_8_fu_800_p0;
wire   [1:0] locy_0_0_t_fu_814_p2;
wire   [1:0] locy_0_1_t_fu_828_p2;
wire   [0:0] rev_fu_846_p2;
wire   [0:0] brmerge2_fu_856_p2;
wire   [12:0] tmp_8_cast1_fu_866_p1;
wire   [10:0] tr_fu_881_p4;
wire   [12:0] ImagLoc_x_fu_897_p2;
wire   [0:0] tmp_3_fu_907_p2;
wire   [12:0] p_assign_1_fu_920_p3;
wire   [13:0] tmp_14_fu_939_p0;
wire   [13:0] ImagLoc_x_cast1_fu_903_p1;
wire   [13:0] slt1_fu_944_p0;
wire   [1:0] tmp_31_fu_961_p1;
wire   [0:0] ult1_fu_970_p2;
wire   [0:0] icmp_fu_891_p2;
wire   [0:0] rev3_fu_975_p2;
wire   [0:0] rev2_fu_991_p2;
wire   [0:0] tmp_20_fu_996_p2;
wire   [0:0] tmp_23_fu_1006_p2;
wire   [1:0] tmp_34_fu_1021_p1;
wire   [1:0] tmp_32_fu_1029_p1;
wire   [7:0] sel_tmp19_fu_1084_p3;
wire   [7:0] sel_tmp24_fu_1098_p3;
wire   [0:0] tmp_30_fu_1125_p2;
wire   [0:0] or_cond4_fu_1131_p2;
wire   [0:0] tmp_207_0_0_1_fu_1183_p2;
wire   [0:0] or_cond5_fu_1187_p2;
wire   [0:0] tmp_207_0_0_2_fu_1204_p2;
wire   [0:0] or_cond6_fu_1208_p2;
wire   [0:0] tmp_207_0_1_fu_1222_p2;
wire   [0:0] or_cond7_fu_1227_p2;
wire   [0:0] tmp_207_0_1_1_fu_1243_p2;
wire   [0:0] or_cond_fu_1247_p2;
wire   [0:0] tmp_207_0_1_2_fu_1258_p2;
wire   [0:0] or_cond10_fu_1262_p2;
wire   [0:0] tmp_207_0_2_fu_1276_p2;
wire   [0:0] or_cond11_fu_1281_p2;
wire   [0:0] tmp_207_0_2_1_fu_1297_p2;
wire   [0:0] or_cond12_fu_1301_p2;
wire   [0:0] tmp_207_0_2_2_fu_1312_p2;
wire   [0:0] or_cond13_fu_1316_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_1304;
reg    ap_sig_bdd_1307;
reg    ap_sig_bdd_1035;
reg    ap_sig_bdd_1312;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_pp0_stg0_fsm_6 = 3'b110;
parameter    ap_ST_st19_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_true = 1'b1;


filter_opr_dilate_kernel_0_0_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_dilate_kernel_0_0_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_dilate_kernel_0_0_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_9_fu_870_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == indvar8_phi_fu_381_p4))) begin
        indvar2_reg_388 <= ap_const_lv1_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == indvar2_phi_fu_392_p4))) begin
        indvar2_reg_388 <= indvar_next3_fu_506_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == indvar_phi_fu_370_p4))) begin
        indvar8_reg_377 <= ap_const_lv1_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == indvar8_phi_fu_381_p4))) begin
        indvar8_reg_377 <= indvar_next_fu_500_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        indvar_reg_366 <= ap_const_lv1_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == indvar_phi_fu_370_p4))) begin
        indvar_reg_366 <= indvar_next1_fu_494_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (locy_0_2_t_reg_1694 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (locy_0_2_t_reg_1694 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_1_fu_178 <= reg_488;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2))) begin
        src_kernel_win_0_val_0_0_1_fu_178 <= ap_reg_ppstg_temp_14_reg_1817_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (locy_0_2_t_reg_1694 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (locy_0_2_t_reg_1694 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_154 <= src_kernel_win_0_val_0_0_2_reg_1873;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_154 <= src_kernel_win_0_val_0_0_5_reg_1868;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_154 <= ap_reg_ppstg_temp_14_reg_1817_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & (ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & (ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_154 <= src_kernel_win_0_val_0_0_1_fu_178;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond9_reg_1784_pp0_it2) & (ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond9_reg_1784_pp0_it2) & (ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond9_reg_1784_pp0_it2) & ~(ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_154 <= reg_488;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (locy_0_2_t_reg_1694 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (locy_0_2_t_reg_1694 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_1_fu_162 <= k_buf_0_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1))) begin
        src_kernel_win_0_val_1_0_1_fu_162 <= temp_13_reg_1811;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (locy_0_2_t_reg_1694 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (locy_0_2_t_reg_1694 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_166 <= src_kernel_win_0_val_1_0_2_reg_1878;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_166 <= reg_488;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_166 <= ap_reg_ppstg_temp_13_reg_1811_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & (ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & (ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_166 <= src_kernel_win_0_val_1_0_1_fu_162;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond9_reg_1784_pp0_it2) & (ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond9_reg_1784_pp0_it2) & (ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_1780_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond9_reg_1784_pp0_it2) & ~(ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_166 <= src_kernel_win_0_val_1_0_6_reg_1863;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (locy_0_2_t_reg_1694 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_174 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (locy_0_2_t_reg_1694 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_174 <= k_buf_0_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_1) & ~(locy_0_2_t_reg_1694 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_174 <= k_buf_0_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1))) begin
        src_kernel_win_0_val_2_0_fu_174 <= Toppixel_reg_1806;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & (ap_const_lv1_0 == or_cond8_reg_1780) & ~(ap_const_lv1_0 == or_cond9_reg_1784) & ~(tmp_192_0_t_reg_1798 == ap_const_lv2_1) & ~(tmp_192_0_t_reg_1798 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & ~(ap_const_lv1_0 == or_cond8_reg_1780) & ~(tmp_187_0_t_reg_1802 == ap_const_lv2_1) & ~(tmp_187_0_t_reg_1802 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_174 <= right_border_buf_0_val_0_2_fu_146;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & (ap_const_lv1_0 == or_cond8_reg_1780) & ~(ap_const_lv1_0 == or_cond9_reg_1784) & (tmp_192_0_t_reg_1798 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & ~(ap_const_lv1_0 == or_cond8_reg_1780) & (tmp_187_0_t_reg_1802 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_174 <= right_border_buf_0_val_0_0_fu_138;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & (ap_const_lv1_0 == or_cond8_reg_1780) & ~(ap_const_lv1_0 == or_cond9_reg_1784) & (tmp_192_0_t_reg_1798 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & ~(ap_const_lv1_0 == or_cond8_reg_1780) & (tmp_187_0_t_reg_1802 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_174 <= right_border_buf_0_val_0_1_fu_142;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2))) begin
        t_V_1_reg_410 <= j_V_fu_875_p2;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        t_V_1_reg_410 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st19_fsm_7 == ap_CS_fsm)) begin
        t_V_reg_399 <= i_V_reg_1601;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == indvar2_phi_fu_392_p4))) begin
        t_V_reg_399 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_reg_1806 <= k_buf_0_val_2_q0;
        temp_13_reg_1811 <= k_buf_0_val_1_q0;
        temp_14_reg_1817 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it10 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it9;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it2 <= brmerge1_reg_1853;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it2;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it4 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it3;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it5 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it4;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it6 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it5;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it7 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it6;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it8 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it7;
        ap_reg_ppstg_brmerge1_reg_1853_pp0_it9 <= ap_reg_ppstg_brmerge1_reg_1853_pp0_it8;
        ap_reg_ppstg_brmerge_reg_1731_pp0_it1 <= brmerge_reg_1731;
        ap_reg_ppstg_brmerge_reg_1731_pp0_it2 <= ap_reg_ppstg_brmerge_reg_1731_pp0_it1;
        ap_reg_ppstg_or_cond8_reg_1780_pp0_it2 <= or_cond8_reg_1780;
        ap_reg_ppstg_or_cond9_reg_1784_pp0_it2 <= or_cond9_reg_1784;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it5 <= src_kernel_win_0_val_0_0_load_reg_1915;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it4 <= src_kernel_win_0_val_0_1_4_reg_1889;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it5 <= src_kernel_win_0_val_1_0_load_reg_1921;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it4 <= src_kernel_win_0_val_1_1_4_reg_1896;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it4;
        ap_reg_ppstg_temp_13_reg_1811_pp0_it2 <= temp_13_reg_1811;
        ap_reg_ppstg_temp_14_reg_1817_pp0_it2 <= temp_14_reg_1817;
        ap_reg_ppstg_tmp_14_reg_1735_pp0_it1 <= tmp_14_reg_1735;
        ap_reg_ppstg_tmp_14_reg_1735_pp0_it2 <= ap_reg_ppstg_tmp_14_reg_1735_pp0_it1;
        ap_reg_ppstg_tmp_187_0_t_reg_1802_pp0_it2 <= tmp_187_0_t_reg_1802;
        ap_reg_ppstg_tmp_192_0_t_reg_1798_pp0_it2 <= tmp_192_0_t_reg_1798;
        ap_reg_ppstg_tmp_29_reg_1716_pp0_it1 <= tmp_29_reg_1716;
        ap_reg_ppstg_tmp_29_reg_1716_pp0_it2 <= ap_reg_ppstg_tmp_29_reg_1716_pp0_it1;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it1 <= tmp_9_reg_1707;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it10 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it9;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it2 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it1;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it3 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it2;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it4 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it3;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it5 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it4;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it6 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it5;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it7 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it6;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it8 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it7;
        ap_reg_ppstg_tmp_9_reg_1707_pp0_it9 <= ap_reg_ppstg_tmp_9_reg_1707_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        brmerge1_reg_1853 <= brmerge1_fu_1064_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2))) begin
        brmerge_reg_1731 <= brmerge_fu_935_p2;
        tmp28_reg_1770 <= tmp28_fu_981_p2;
        tmp29_reg_1775 <= tmp29_fu_986_p2;
        tmp_29_reg_1716 <= ImagLoc_x_fu_897_p2[ap_const_lv32_C];
        x_reg_1720 <= x_fu_927_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == indvar2_phi_fu_392_p4))) begin
        cols_cast1_reg_1503[0] <= cols_cast1_fu_525_p1[0];
cols_cast1_reg_1503[1] <= cols_cast1_fu_525_p1[1];
cols_cast1_reg_1503[2] <= cols_cast1_fu_525_p1[2];
cols_cast1_reg_1503[3] <= cols_cast1_fu_525_p1[3];
cols_cast1_reg_1503[4] <= cols_cast1_fu_525_p1[4];
cols_cast1_reg_1503[5] <= cols_cast1_fu_525_p1[5];
cols_cast1_reg_1503[6] <= cols_cast1_fu_525_p1[6];
cols_cast1_reg_1503[7] <= cols_cast1_fu_525_p1[7];
cols_cast1_reg_1503[8] <= cols_cast1_fu_525_p1[8];
cols_cast1_reg_1503[9] <= cols_cast1_fu_525_p1[9];
cols_cast1_reg_1503[10] <= cols_cast1_fu_525_p1[10];
cols_cast1_reg_1503[11] <= cols_cast1_fu_525_p1[11];
        cols_cast2_reg_1523[0] <= cols_cast2_fu_540_p1[0];
cols_cast2_reg_1523[1] <= cols_cast2_fu_540_p1[1];
cols_cast2_reg_1523[2] <= cols_cast2_fu_540_p1[2];
cols_cast2_reg_1523[3] <= cols_cast2_fu_540_p1[3];
cols_cast2_reg_1523[4] <= cols_cast2_fu_540_p1[4];
cols_cast2_reg_1523[5] <= cols_cast2_fu_540_p1[5];
cols_cast2_reg_1523[6] <= cols_cast2_fu_540_p1[6];
cols_cast2_reg_1523[7] <= cols_cast2_fu_540_p1[7];
cols_cast2_reg_1523[8] <= cols_cast2_fu_540_p1[8];
cols_cast2_reg_1523[9] <= cols_cast2_fu_540_p1[9];
cols_cast2_reg_1523[10] <= cols_cast2_fu_540_p1[10];
cols_cast2_reg_1523[11] <= cols_cast2_fu_540_p1[11];
        heightloop_cast29_cast_reg_1496[0] <= heightloop_cast29_cast_fu_521_p1[0];
heightloop_cast29_cast_reg_1496[1] <= heightloop_cast29_cast_fu_521_p1[1];
heightloop_cast29_cast_reg_1496[2] <= heightloop_cast29_cast_fu_521_p1[2];
heightloop_cast29_cast_reg_1496[3] <= heightloop_cast29_cast_fu_521_p1[3];
heightloop_cast29_cast_reg_1496[4] <= heightloop_cast29_cast_fu_521_p1[4];
heightloop_cast29_cast_reg_1496[5] <= heightloop_cast29_cast_fu_521_p1[5];
heightloop_cast29_cast_reg_1496[6] <= heightloop_cast29_cast_fu_521_p1[6];
heightloop_cast29_cast_reg_1496[7] <= heightloop_cast29_cast_fu_521_p1[7];
heightloop_cast29_cast_reg_1496[8] <= heightloop_cast29_cast_fu_521_p1[8];
heightloop_cast29_cast_reg_1496[9] <= heightloop_cast29_cast_fu_521_p1[9];
heightloop_cast29_cast_reg_1496[10] <= heightloop_cast29_cast_fu_521_p1[10];
heightloop_cast29_cast_reg_1496[11] <= heightloop_cast29_cast_fu_521_p1[11];
heightloop_cast29_cast_reg_1496[12] <= heightloop_cast29_cast_fu_521_p1[12];
        ref_reg_1514 <= ref_fu_534_p2;
        rows_cast1_reg_1489[0] <= rows_cast1_fu_512_p1[0];
rows_cast1_reg_1489[1] <= rows_cast1_fu_512_p1[1];
rows_cast1_reg_1489[2] <= rows_cast1_fu_512_p1[2];
rows_cast1_reg_1489[3] <= rows_cast1_fu_512_p1[3];
rows_cast1_reg_1489[4] <= rows_cast1_fu_512_p1[4];
rows_cast1_reg_1489[5] <= rows_cast1_fu_512_p1[5];
rows_cast1_reg_1489[6] <= rows_cast1_fu_512_p1[6];
rows_cast1_reg_1489[7] <= rows_cast1_fu_512_p1[7];
rows_cast1_reg_1489[8] <= rows_cast1_fu_512_p1[8];
rows_cast1_reg_1489[9] <= rows_cast1_fu_512_p1[9];
rows_cast1_reg_1489[10] <= rows_cast1_fu_512_p1[10];
rows_cast1_reg_1489[11] <= rows_cast1_fu_512_p1[11];
        tmp_12_reg_1541 <= tmp_12_fu_558_p1;
        tmp_13_reg_1546 <= tmp_13_fu_562_p2;
        tmp_17_reg_1591 <= tmp_17_fu_607_p2;
        tmp_206_0_0_1_not_reg_1551 <= tmp_206_0_0_1_not_fu_567_p2;
        tmp_206_0_0_2_not_reg_1556 <= tmp_206_0_0_2_not_fu_572_p2;
        tmp_206_0_1_0_not_reg_1561 <= tmp_206_0_1_0_not_fu_577_p2;
        tmp_206_0_1_1_not_reg_1566 <= tmp_206_0_1_1_not_fu_582_p2;
        tmp_206_0_1_2_not_reg_1571 <= tmp_206_0_1_2_not_fu_587_p2;
        tmp_206_0_2_0_not_reg_1576 <= tmp_206_0_2_0_not_fu_592_p2;
        tmp_206_0_2_1_not_reg_1581 <= tmp_206_0_2_1_not_fu_597_p2;
        tmp_206_0_2_2_not_reg_1586 <= tmp_206_0_2_2_not_fu_602_p2;
        tmp_6_reg_1536 <= tmp_6_fu_552_p2;
        tmp_s_reg_1529 <= tmp_s_fu_543_p2;
        widthloop_reg_1508 <= widthloop_fu_528_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_1601 <= i_V_fu_626_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_fu_621_p2))) begin
        icmp1_reg_1617 <= icmp1_fu_663_p2;
        slt_reg_1654 <= slt_fu_795_p2;
        tmp_10_reg_1623 <= tmp_10_fu_702_p3;
        tmp_151_not_reg_1611 <= tmp_151_not_fu_647_p2;
        tmp_21_reg_1632 <= tmp_21_fu_709_p1;
        tmp_25_reg_1638 <= tmp_25_fu_747_p1;
        tmp_27_reg_1644 <= tmp_27_fu_785_p1;
        tmp_28_reg_1649 <= tmp_28_fu_789_p2;
        tmp_8_reg_1659 <= tmp_8_fu_800_p2;
        ult_reg_1606 <= ult_fu_632_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3) & ~(ap_const_lv1_0 == tmp_14_fu_939_p2))) begin
        k_buf_0_val_0_addr_2_reg_1764 <= tmp_15_fu_949_p1;
        k_buf_0_val_1_addr_2_reg_1758 <= tmp_15_fu_949_p1;
        k_buf_0_val_2_addr_1_reg_1744 <= tmp_15_fu_949_p1;
        tmp_16_reg_1750 <= tmp_16_fu_956_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        locy_0_2_t_reg_1694 <= locy_0_2_t_fu_842_p2;
        or_cond1_reg_1669 <= or_cond1_fu_810_p2;
        or_cond2_reg_1698 <= or_cond2_fu_851_p2;
        or_cond3_reg_1703 <= or_cond3_fu_861_p2;
        rev1_reg_1664 <= rev1_fu_805_p2;
        sel_tmp20_reg_1679 <= sel_tmp20_fu_822_p2;
        sel_tmp23_reg_1684 <= sel_tmp23_fu_832_p2;
        sel_tmp25_reg_1689 <= sel_tmp25_fu_836_p2;
        sel_tmp_reg_1674 <= sel_tmp_fu_818_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond8_reg_1780 <= or_cond8_fu_1000_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond8_fu_1000_p2))) begin
        or_cond9_reg_1784 <= or_cond9_fu_1010_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & (ap_const_lv1_0 == or_cond8_reg_1780) & ~(ap_const_lv1_0 == or_cond9_reg_1784)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1)))) begin
        reg_488 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_16_reg_1750) & (tmp_168_0_t_reg_1754 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_138 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_16_reg_1750) & (tmp_168_0_t_reg_1754 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_142 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_16_reg_1750) & ~(tmp_168_0_t_reg_1754 == ap_const_lv2_1) & ~(tmp_168_0_t_reg_1754 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_146 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3) & (ap_const_lv1_0 == tmp_14_fu_939_p2))) begin
        slt1_reg_1739 <= slt1_fu_944_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it9))) begin
        src_kernel_win_0_val_0_0_11_reg_1963 <= src_kernel_win_0_val_0_0_11_fu_1321_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1))) begin
        src_kernel_win_0_val_0_0_2_reg_1873 <= src_kernel_win_0_val_0_0_2_fu_1091_p3;
        src_kernel_win_0_val_1_0_2_reg_1878 <= src_kernel_win_0_val_1_0_2_fu_1105_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1))) begin
        src_kernel_win_0_val_0_0_5_reg_1868 <= k_buf_0_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it3))) begin
        src_kernel_win_0_val_0_0_load_reg_1915 <= src_kernel_win_0_val_0_0_fu_154;
        src_kernel_win_0_val_1_0_load_reg_1921 <= src_kernel_win_0_val_1_0_fu_166;
        src_kernel_win_0_val_2_0_5_reg_1927 <= src_kernel_win_0_val_2_0_5_fu_1213_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_0_1_4_reg_1889 <= src_kernel_win_0_val_0_0_fu_154;
        src_kernel_win_0_val_1_1_4_reg_1896 <= src_kernel_win_0_val_1_0_fu_166;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it7))) begin
        src_kernel_win_0_val_0_1_5_reg_1951 <= src_kernel_win_0_val_0_1_5_fu_1286_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it8))) begin
        src_kernel_win_0_val_0_1_6_reg_1957 <= src_kernel_win_0_val_0_1_6_fu_1306_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it7))) begin
        src_kernel_win_0_val_0_1_fu_158 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1731_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_1716_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_1735_pp0_it1) & (ap_const_lv1_0 == or_cond8_reg_1780) & ~(ap_const_lv1_0 == or_cond9_reg_1784))) begin
        src_kernel_win_0_val_1_0_6_reg_1863 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it6))) begin
        src_kernel_win_0_val_1_0_8_reg_1945 <= src_kernel_win_0_val_1_0_8_fu_1267_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it4))) begin
        src_kernel_win_0_val_1_1_5_reg_1933 <= src_kernel_win_0_val_1_1_5_fu_1232_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it5))) begin
        src_kernel_win_0_val_1_1_6_reg_1939 <= src_kernel_win_0_val_1_1_6_fu_1252_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it4))) begin
        src_kernel_win_0_val_1_1_fu_170 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it2))) begin
        src_kernel_win_0_val_2_0_load_reg_1903 <= src_kernel_win_0_val_2_0_fu_174;
        src_kernel_win_0_val_2_1_6_reg_1909 <= src_kernel_win_0_val_2_1_6_fu_1192_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_2_1_4_reg_1857 <= src_kernel_win_0_val_2_0_fu_174;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1) & (ap_const_lv1_0 == brmerge1_reg_1853))) begin
        src_kernel_win_0_val_2_1_5_reg_1883 <= src_kernel_win_0_val_2_1_5_fu_1136_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it1))) begin
        src_kernel_win_0_val_2_1_fu_182 <= src_kernel_win_0_val_2_0_fu_174;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3))) begin
        tmp_14_reg_1735 <= tmp_14_fu_939_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3) & ~(ap_const_lv1_0 == tmp_14_fu_939_p2) & (ap_const_lv1_0 == tmp_16_fu_956_p2))) begin
        tmp_168_0_t_reg_1754 <= tmp_168_0_t_fu_965_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond8_fu_1000_p2))) begin
        tmp_187_0_t_reg_1802 <= tmp_187_0_t_fu_1032_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond8_fu_1000_p2) & ~(ap_const_lv1_0 == or_cond9_fu_1010_p2))) begin
        tmp_192_0_t_reg_1798 <= tmp_192_0_t_fu_1024_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        tmp_9_reg_1707 <= tmp_9_fu_870_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_7_fu_621_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_7_fu_621_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_621_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_7_fu_621_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (brmerge_reg_1731 or k_buf_0_val_0_addr_2_reg_1764 or tmp_19_fu_1052_p1 or tmp_2_fu_1058_p1 or ap_sig_bdd_1304 or ap_sig_bdd_1307 or ap_sig_bdd_1035)
begin
    if (ap_sig_bdd_1035) begin
        if (ap_sig_bdd_1307) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_2_reg_1764;
        end else if (~(ap_const_lv1_0 == brmerge_reg_1731)) begin
            k_buf_0_val_0_address1 = tmp_2_fu_1058_p1;
        end else if (ap_sig_bdd_1304) begin
            k_buf_0_val_0_address1 = tmp_19_fu_1052_p1;
        end else begin
            k_buf_0_val_0_address1 = tmp_2_fu_1058_p1;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_2_fu_1058_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond3_reg_1703 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11 or tmp_9_fu_870_p2 or tmp_29_fu_912_p3 or brmerge_fu_935_p2 or tmp_14_fu_939_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3) & ~(ap_const_lv1_0 == tmp_14_fu_939_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_29_reg_1716)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_1731)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (brmerge_reg_1731 or k_buf_0_val_1_addr_2_reg_1758 or tmp_24_fu_1016_p1 or tmp_19_fu_1052_p1 or tmp_2_fu_1058_p1 or ap_sig_bdd_1304 or ap_sig_bdd_1307 or ap_sig_bdd_1035 or ap_sig_bdd_1312)
begin
    if (ap_sig_bdd_1035) begin
        if (ap_sig_bdd_1307) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_2_reg_1758;
        end else if (~(ap_const_lv1_0 == brmerge_reg_1731)) begin
            k_buf_0_val_1_address1 = tmp_2_fu_1058_p1;
        end else if (ap_sig_bdd_1304) begin
            k_buf_0_val_1_address1 = tmp_19_fu_1052_p1;
        end else if (ap_sig_bdd_1312) begin
            k_buf_0_val_1_address1 = tmp_24_fu_1016_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_2_fu_1058_p1;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_2_fu_1058_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond3_reg_1703 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11 or tmp_9_fu_870_p2 or tmp_29_fu_912_p3 or brmerge_fu_935_p2 or tmp_14_fu_939_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3) & ~(ap_const_lv1_0 == tmp_14_fu_939_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11 or or_cond8_fu_1000_p2 or or_cond9_fu_1010_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond8_fu_1000_p2) & ~(ap_const_lv1_0 == or_cond9_fu_1010_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_29_reg_1716)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_1731)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (brmerge_reg_1731 or k_buf_0_val_2_addr_1_reg_1744 or tmp_24_fu_1016_p1 or tmp_19_fu_1052_p1 or tmp_2_fu_1058_p1 or ap_sig_bdd_1304 or ap_sig_bdd_1307 or ap_sig_bdd_1035 or ap_sig_bdd_1312)
begin
    if (ap_sig_bdd_1035) begin
        if (ap_sig_bdd_1307) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_1_reg_1744;
        end else if (~(ap_const_lv1_0 == brmerge_reg_1731)) begin
            k_buf_0_val_2_address1 = tmp_2_fu_1058_p1;
        end else if (ap_sig_bdd_1304) begin
            k_buf_0_val_2_address1 = tmp_19_fu_1052_p1;
        end else if (ap_sig_bdd_1312) begin
            k_buf_0_val_2_address1 = tmp_24_fu_1016_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_2_fu_1058_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_2_fu_1058_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond3_reg_1703 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11 or tmp_9_fu_870_p2 or tmp_29_fu_912_p3 or brmerge_fu_935_p2 or tmp_14_fu_939_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_9_fu_870_p2) & (ap_const_lv1_0 == brmerge_fu_935_p2) & (ap_const_lv1_0 == tmp_29_fu_912_p3) & ~(ap_const_lv1_0 == tmp_14_fu_939_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11 or or_cond8_fu_1000_p2 or or_cond9_fu_1010_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond8_fu_1000_p2) & ~(ap_const_lv1_0 == or_cond9_fu_1010_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_29_reg_1716)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_1731)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_9_reg_1707_pp0_it10 or ap_reg_ppstg_brmerge1_reg_1853_pp0_it10 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it10 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it11 or indvar2_phi_fu_392_p4 or tmp_7_fu_621_p2 or indvar_phi_fu_370_p4 or indvar8_phi_fu_381_p4)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == indvar_phi_fu_370_p4)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == indvar8_phi_fu_381_p4)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == indvar2_phi_fu_392_p4)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_7_fu_621_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        ap_ST_pp0_stg0_fsm_6 : 
            if ((~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) & ~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st19_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        ap_ST_st19_fsm_7 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast1_fu_903_p1 = $signed(ImagLoc_x_fu_897_p2);
assign ImagLoc_x_fu_897_p2 = (tmp_8_cast1_fu_866_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_1_fu_713_p2 = (tmp8_cast1_fu_613_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_2_fu_751_p2 = (tmp8_cast1_fu_613_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_fu_637_p2 = (tmp8_cast1_fu_613_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_101 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or ap_reg_ppstg_tmp_9_reg_1707_pp0_it10 or ap_reg_ppstg_brmerge1_reg_1853_pp0_it10)
begin
    ap_sig_bdd_101 = ((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_9_reg_1707_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_1853_pp0_it10));
end

/// ap_sig_bdd_1035 assign process. ///
always @ (ap_CS_fsm or tmp_9_reg_1707 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_1035 = ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_1304 assign process. ///
always @ (brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716)
begin
    ap_sig_bdd_1304 = ((ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & ~(ap_const_lv1_0 == tmp_29_reg_1716));
end

/// ap_sig_bdd_1307 assign process. ///
always @ (brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735)
begin
    ap_sig_bdd_1307 = ((ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735));
end

/// ap_sig_bdd_1312 assign process. ///
always @ (brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735 or or_cond8_fu_1000_p2 or or_cond9_fu_1010_p2)
begin
    ap_sig_bdd_1312 = ((ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & (ap_const_lv1_0 == tmp_14_reg_1735) & (ap_const_lv1_0 == or_cond8_fu_1000_p2) & ~(ap_const_lv1_0 == or_cond9_fu_1010_p2));
end

/// ap_sig_bdd_72 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or tmp_9_reg_1707 or brmerge_reg_1731 or or_cond3_reg_1703 or tmp_29_reg_1716 or tmp_14_reg_1735)
begin
    ap_sig_bdd_72 = ((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(tmp_9_reg_1707 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_1731) & (ap_const_lv1_0 == or_cond3_reg_1703) & (ap_const_lv1_0 == tmp_29_reg_1716) & ~(ap_const_lv1_0 == tmp_14_reg_1735));
end
assign brmerge1_fu_1064_p2 = (tmp29_reg_1775 | tmp28_reg_1770);
assign brmerge2_fu_856_p2 = (icmp1_reg_1617 | rev_fu_846_p2);
assign brmerge_fu_935_p2 = (or_cond1_reg_1669 | or_cond2_reg_1698);
assign cols_cast1_fu_525_p1 = $unsigned(cols);
assign cols_cast2_fu_540_p1 = $unsigned(cols);
assign heightloop_cast29_cast_fu_521_p1 = $unsigned(heightloop_fu_515_p2);
assign heightloop_fu_515_p2 = (rows_cast1_fu_512_p1 + ap_const_lv13_5);
assign i_V_fu_626_p2 = (t_V_reg_399 + ap_const_lv12_1);
assign icmp1_fu_663_p2 = ($signed(tr1_fu_653_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp_fu_891_p2 = (tr_fu_881_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign indvar2_phi_fu_392_p4 = indvar2_reg_388;
assign indvar8_phi_fu_381_p4 = indvar8_reg_377;
assign indvar_next1_fu_494_p2 = (indvar_reg_366 ^ ap_const_lv1_1);
assign indvar_next3_fu_506_p2 = (indvar2_reg_388 ^ ap_const_lv1_1);
assign indvar_next_fu_500_p2 = (indvar8_reg_377 ^ ap_const_lv1_1);
assign indvar_phi_fu_370_p4 = indvar_reg_366;
assign j_V_fu_875_p2 = (t_V_1_reg_410 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_15_fu_949_p1;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_15_fu_949_p1;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_15_fu_949_p1;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign locy_0_0_t_fu_814_p2 = (tmp_10_reg_1623 - tmp_21_reg_1632);
assign locy_0_1_t_fu_828_p2 = (tmp_10_reg_1623 - tmp_25_reg_1638);
assign locy_0_2_t_fu_842_p2 = (tmp_10_reg_1623 - tmp_27_reg_1644);
assign or_cond10_fu_1262_p2 = (tmp_206_0_1_2_not_reg_1571 & tmp_207_0_1_2_fu_1258_p2);
assign or_cond11_fu_1281_p2 = (tmp_206_0_2_0_not_reg_1576 & tmp_207_0_2_fu_1276_p2);
assign or_cond12_fu_1301_p2 = (tmp_206_0_2_1_not_reg_1581 & tmp_207_0_2_1_fu_1297_p2);
assign or_cond13_fu_1316_p2 = (tmp_206_0_2_2_not_reg_1586 & tmp_207_0_2_2_fu_1312_p2);
assign or_cond1_fu_810_p2 = (icmp1_reg_1617 & tmp_151_not_reg_1611);
assign or_cond2_fu_851_p2 = (tmp_8_reg_1659 & rev_fu_846_p2);
assign or_cond3_fu_861_p2 = (brmerge2_fu_856_p2 & tmp_151_not_reg_1611);
assign or_cond4_fu_1131_p2 = (tmp_13_reg_1546 | tmp_30_fu_1125_p2);
assign or_cond5_fu_1187_p2 = (tmp_206_0_0_1_not_reg_1551 & tmp_207_0_0_1_fu_1183_p2);
assign or_cond6_fu_1208_p2 = (tmp_206_0_0_2_not_reg_1556 & tmp_207_0_0_2_fu_1204_p2);
assign or_cond7_fu_1227_p2 = (tmp_206_0_1_0_not_reg_1561 & tmp_207_0_1_fu_1222_p2);
assign or_cond8_fu_1000_p2 = (rev2_fu_991_p2 & tmp_20_fu_996_p2);
assign or_cond9_fu_1010_p2 = (rev2_fu_991_p2 & tmp_23_fu_1006_p2);
assign or_cond_fu_1247_p2 = (tmp_206_0_1_1_not_reg_1566 & tmp_207_0_1_1_fu_1243_p2);
assign p_assign_1_fu_920_p3 = ((tmp_29_fu_912_p3)? ap_const_lv13_0: tmp_s_reg_1529);
assign p_assign_2_fu_687_p3 = ((tmp_18_fu_679_p3)? ap_const_lv13_0: ref_reg_1514);
assign p_assign_3_fu_732_p3 = ((tmp_22_fu_724_p3)? ap_const_lv13_0: ref_reg_1514);
assign p_assign_4_fu_770_p3 = ((tmp_26_fu_762_p3)? ap_const_lv13_0: ref_reg_1514);
assign p_dst_data_stream_0_V_din = src_kernel_win_0_val_0_0_11_reg_1963;
assign ref_fu_534_p2 = (rows_cast1_fu_512_p1 + ap_const_lv13_1FFF);
assign rev1_fu_805_p2 = (ult_reg_1606 ^ ap_const_lv1_1);
assign rev2_fu_991_p2 = (slt1_reg_1739 ^ ap_const_lv1_1);
assign rev3_fu_975_p2 = (ult1_fu_970_p2 ^ ap_const_lv1_1);
assign rev_fu_846_p2 = (slt_reg_1654 ^ ap_const_lv1_1);
assign rows_cast1_fu_512_p1 = $unsigned(rows);
assign sel_tmp19_fu_1084_p3 = ((sel_tmp_reg_1674)? k_buf_0_val_0_q1: k_buf_0_val_2_q1);
assign sel_tmp20_fu_822_p2 = (locy_0_0_t_fu_814_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp23_fu_832_p2 = (tmp_10_reg_1623 == tmp_25_reg_1638? 1'b1: 1'b0);
assign sel_tmp24_fu_1098_p3 = ((sel_tmp23_reg_1684)? k_buf_0_val_0_q1: k_buf_0_val_2_q1);
assign sel_tmp25_fu_836_p2 = (locy_0_1_t_fu_828_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp_fu_818_p2 = (tmp_10_reg_1623 == tmp_21_reg_1632? 1'b1: 1'b0);
assign slt1_fu_944_p0 = ImagLoc_x_cast1_fu_903_p1;
assign slt1_fu_944_p2 = ($signed(slt1_fu_944_p0) < $signed(cols_cast2_reg_1523)? 1'b1: 1'b0);
assign slt_fu_795_p2 = ($signed(ImagLoc_y_fu_637_p2) < $signed(ref_reg_1514)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_11_fu_1321_p3 = ((or_cond13_fu_1316_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it9: src_kernel_win_0_val_0_1_6_reg_1957);
assign src_kernel_win_0_val_0_0_2_fu_1091_p3 = ((sel_tmp20_reg_1679)? k_buf_0_val_1_q1: sel_tmp19_fu_1084_p3);
assign src_kernel_win_0_val_0_1_5_fu_1286_p3 = ((or_cond11_fu_1281_p2)? src_kernel_win_0_val_0_1_fu_158: src_kernel_win_0_val_1_0_8_reg_1945);
assign src_kernel_win_0_val_0_1_6_fu_1306_p3 = ((or_cond12_fu_1301_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it8: src_kernel_win_0_val_0_1_5_reg_1951);
assign src_kernel_win_0_val_1_0_2_fu_1105_p3 = ((sel_tmp25_reg_1689)? k_buf_0_val_1_q1: sel_tmp24_fu_1098_p3);
assign src_kernel_win_0_val_1_0_8_fu_1267_p3 = ((or_cond10_fu_1262_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it6: src_kernel_win_0_val_1_1_6_reg_1939);
assign src_kernel_win_0_val_1_1_5_fu_1232_p3 = ((or_cond7_fu_1227_p2)? src_kernel_win_0_val_1_1_fu_170: src_kernel_win_0_val_2_0_5_reg_1927);
assign src_kernel_win_0_val_1_1_6_fu_1252_p3 = ((or_cond_fu_1247_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it5: src_kernel_win_0_val_1_1_5_reg_1933);
assign src_kernel_win_0_val_2_0_5_fu_1213_p3 = ((or_cond6_fu_1208_p2)? src_kernel_win_0_val_2_0_load_reg_1903: src_kernel_win_0_val_2_1_6_reg_1909);
assign src_kernel_win_0_val_2_1_5_fu_1136_p3 = ((or_cond4_fu_1131_p2)? ap_const_lv8_0: src_kernel_win_0_val_2_1_fu_182);
assign src_kernel_win_0_val_2_1_6_fu_1192_p3 = ((or_cond5_fu_1187_p2)? src_kernel_win_0_val_2_1_4_reg_1857: src_kernel_win_0_val_2_1_5_reg_1883);
assign tmp28_fu_981_p2 = (rev1_reg_1664 | icmp_fu_891_p2);
assign tmp29_fu_986_p2 = (tmp_28_reg_1649 | rev3_fu_975_p2);
assign tmp8_cast1_fu_613_p1 = $unsigned(t_V_reg_399);
assign tmp8_cast_fu_617_p1 = $unsigned(t_V_reg_399);
assign tmp_10_fu_702_p3 = ((tmp_4_fu_669_p2)? ap_const_lv2_2: tmp_12_reg_1541);
assign tmp_11_fu_549_p1 = cols[1:0];
assign tmp_12_fu_558_p1 = ref_fu_534_p2[1:0];
assign tmp_13_fu_562_p2 = (kernel_val_2_2_read == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_14_fu_939_p0 = ImagLoc_x_cast1_fu_903_p1;
assign tmp_14_fu_939_p2 = ($signed(tmp_14_fu_939_p0) < $signed(cols_cast2_reg_1523)? 1'b1: 1'b0);
assign tmp_151_not_fu_647_p2 = ($signed(ImagLoc_y_fu_637_p2) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_15_fu_949_p1 = $signed(ImagLoc_x_fu_897_p2);
assign tmp_163_0_1_fu_719_p2 = (ImagLoc_y_1_fu_713_p2 < rows_cast1_reg_1489? 1'b1: 1'b0);
assign tmp_163_0_2_fu_757_p2 = (ImagLoc_y_2_fu_751_p2 < rows_cast1_reg_1489? 1'b1: 1'b0);
assign tmp_168_0_t_fu_965_p2 = (tmp_31_fu_961_p1 + tmp_17_reg_1591);
assign tmp_16_fu_956_p2 = ($signed(ImagLoc_x_fu_897_p2) < $signed(tmp_6_reg_1536)? 1'b1: 1'b0);
assign tmp_17_fu_607_p2 = (tmp_11_fu_549_p1 ^ ap_const_lv2_3);
assign tmp_187_0_t_fu_1032_p2 = (tmp_32_fu_1029_p1 + tmp_17_reg_1591);
assign tmp_18_fu_679_p3 = ImagLoc_y_fu_637_p2[ap_const_lv32_C];
assign tmp_192_0_t_fu_1024_p2 = (tmp_34_fu_1021_p1 + tmp_17_reg_1591);
assign tmp_196_0_1_v_fu_739_p3 = ((tmp_163_0_1_fu_719_p2)? ImagLoc_y_1_fu_713_p2: p_assign_3_fu_732_p3);
assign tmp_196_0_2_v_fu_777_p3 = ((tmp_163_0_2_fu_757_p2)? ImagLoc_y_2_fu_751_p2: p_assign_4_fu_770_p3);
assign tmp_196_v_fu_694_p3 = ((tmp_5_fu_674_p2)? ImagLoc_y_fu_637_p2: p_assign_2_fu_687_p3);
assign tmp_19_fu_1052_p1 = $signed(x_reg_1720);
assign tmp_206_0_0_1_not_fu_567_p2 = (kernel_val_2_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_0_2_not_fu_572_p2 = (kernel_val_2_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_1_0_not_fu_577_p2 = (kernel_val_1_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_1_1_not_fu_582_p2 = (kernel_val_1_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_1_2_not_fu_587_p2 = (kernel_val_1_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_2_0_not_fu_592_p2 = (kernel_val_0_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_2_1_not_fu_597_p2 = (kernel_val_0_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_206_0_2_2_not_fu_602_p2 = (kernel_val_0_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_207_0_0_1_fu_1183_p2 = (src_kernel_win_0_val_2_1_5_reg_1883 < src_kernel_win_0_val_2_1_4_reg_1857? 1'b1: 1'b0);
assign tmp_207_0_0_2_fu_1204_p2 = (src_kernel_win_0_val_2_1_6_reg_1909 < src_kernel_win_0_val_2_0_load_reg_1903? 1'b1: 1'b0);
assign tmp_207_0_1_1_fu_1243_p2 = (src_kernel_win_0_val_1_1_5_reg_1933 < ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_1896_pp0_it5? 1'b1: 1'b0);
assign tmp_207_0_1_2_fu_1258_p2 = (src_kernel_win_0_val_1_1_6_reg_1939 < ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_1921_pp0_it6? 1'b1: 1'b0);
assign tmp_207_0_1_fu_1222_p2 = (src_kernel_win_0_val_2_0_5_reg_1927 < src_kernel_win_0_val_1_1_fu_170? 1'b1: 1'b0);
assign tmp_207_0_2_1_fu_1297_p2 = (src_kernel_win_0_val_0_1_5_reg_1951 < ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_1889_pp0_it8? 1'b1: 1'b0);
assign tmp_207_0_2_2_fu_1312_p2 = (src_kernel_win_0_val_0_1_6_reg_1957 < ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_1915_pp0_it9? 1'b1: 1'b0);
assign tmp_207_0_2_fu_1276_p2 = (src_kernel_win_0_val_1_0_8_reg_1945 < src_kernel_win_0_val_0_1_fu_158? 1'b1: 1'b0);
assign tmp_20_fu_996_p2 = (tmp_s_reg_1529 == x_reg_1720? 1'b1: 1'b0);
assign tmp_21_fu_709_p1 = tmp_196_v_fu_694_p3[1:0];
assign tmp_22_fu_724_p3 = ImagLoc_y_1_fu_713_p2[ap_const_lv32_C];
assign tmp_23_fu_1006_p2 = ($signed(tmp_s_reg_1529) > $signed(x_reg_1720)? 1'b1: 1'b0);
assign tmp_24_fu_1016_p1 = $signed(x_reg_1720);
assign tmp_25_fu_747_p1 = tmp_196_0_1_v_fu_739_p3[1:0];
assign tmp_26_fu_762_p3 = ImagLoc_y_2_fu_751_p2[ap_const_lv32_C];
assign tmp_27_fu_785_p1 = tmp_196_0_2_v_fu_777_p3[1:0];
assign tmp_28_fu_789_p2 = ($signed(ImagLoc_y_fu_637_p2) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_29_fu_912_p3 = ImagLoc_x_fu_897_p2[ap_const_lv32_C];
assign tmp_2_fu_1058_p1 = $signed(x_reg_1720);
assign tmp_30_fu_1125_p2 = (src_kernel_win_0_val_2_1_fu_182 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_31_fu_961_p1 = ImagLoc_x_fu_897_p2[1:0];
assign tmp_32_fu_1029_p1 = x_reg_1720[1:0];
assign tmp_34_fu_1021_p1 = x_reg_1720[1:0];
assign tmp_3_fu_907_p2 = (ImagLoc_x_fu_897_p2 < cols_cast1_reg_1503? 1'b1: 1'b0);
assign tmp_4_fu_669_p2 = ($signed(ImagLoc_y_fu_637_p2) < $signed(ref_reg_1514)? 1'b1: 1'b0);
assign tmp_5_fu_674_p2 = (ImagLoc_y_fu_637_p2 < rows_cast1_reg_1489? 1'b1: 1'b0);
assign tmp_6_fu_552_p2 = (cols_cast1_fu_525_p1 + ap_const_lv13_1FFD);
assign tmp_7_fu_621_p2 = (tmp8_cast_fu_617_p1 < heightloop_cast29_cast_reg_1496? 1'b1: 1'b0);
assign tmp_8_cast1_fu_866_p1 = $unsigned(t_V_1_reg_410);
assign tmp_8_fu_800_p0 = $signed(ImagLoc_y_fu_637_p2);
assign tmp_8_fu_800_p2 = ($signed(tmp_8_fu_800_p0) < $signed(heightloop_cast29_cast_reg_1496)? 1'b1: 1'b0);
assign tmp_9_fu_870_p2 = (tmp_8_cast1_fu_866_p1 < widthloop_reg_1508? 1'b1: 1'b0);
assign tmp_s_fu_543_p2 = (cols_cast1_fu_525_p1 + ap_const_lv13_1FFF);
assign tr1_fu_653_p4 = {{ImagLoc_y_fu_637_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_881_p4 = {{t_V_1_reg_410[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult1_fu_970_p2 = (tmp_8_cast1_fu_866_p1 < widthloop_reg_1508? 1'b1: 1'b0);
assign ult_fu_632_p2 = (tmp8_cast_fu_617_p1 < heightloop_cast29_cast_reg_1496? 1'b1: 1'b0);
assign widthloop_fu_528_p2 = (cols_cast1_fu_525_p1 + ap_const_lv13_2);
assign x_fu_927_p3 = ((tmp_3_fu_907_p2)? ImagLoc_x_fu_897_p2: p_assign_1_fu_920_p3);
always @ (posedge ap_clk)
begin
    rows_cast1_reg_1489[12] <= 1'b0;
    heightloop_cast29_cast_reg_1496[13] <= 1'b0;
    cols_cast1_reg_1503[12] <= 1'b0;
    cols_cast2_reg_1523[13:12] <= 2'b00;
end



endmodule //filter_opr_dilate_kernel_0_0_unsigned_char_int_1080_1920_3_3_s

