digraph SingleCycleRISCV {
"GoTo_Output" [shape=oval];
"PCSel" [shape=oval];
"Next_Output" [shape=oval];
"ALU_Output" [shape=oval];
"ANDGate_Output" [shape=oval];
"PC_Output" [shape=oval];
"Read_Register_1" [shape=oval];
"Read_Register_2" [shape=oval];
"WB_Data" [shape=oval];
"WB_WriteRegister" [shape=oval];
"WB_WriteControl" [shape=oval];
"Instruction" [shape=oval];
"RS1" [shape=oval];
"ALUSrc1" [shape=oval];
"RS2" [shape=oval];
"Immediate" [shape=oval];
"ALUSrc2" [shape=oval];
"ALUOP" [shape=oval];
"Mux2_Output" [shape=oval];
"Mux3_Output" [shape=oval];
"BJSIGN" [shape=oval];
"MemRead" [shape=oval];
"MemWrite" [shape=oval];
"SizeAndSign" [shape=oval];
"DM_Output" [shape=oval];
"WBSel" [shape=oval];
"clock" [shape=oval];
"Mux1_Output" [shape=oval];
"Write_Register" [shape=oval];
"CPU" [shape=oval];
"RegWrite" [shape=oval];
"Mux4_Output" [shape=oval];
"ANDGate" [shape=box];
"Mux1" [shape=box];
"Mux4" [shape=box];
"DM" [shape=box];
"Next" [shape=box];
"IM" [shape=box];
"Mux2" [shape=box];
"Register" [shape=box];
"ImmGen" [shape=box];
"Control" [shape=box];
"GoTo" [shape=box];
"Mux3" [shape=box];
"ALU" [shape=box];
"SingleCycleRISCV_Simulator" [shape=box];
"PC" [shape=box];
"WriteBuffer" [shape=box];
"GoTo_Output" -> "ANDGate";
"PCSel" -> "ANDGate";
"Next_Output" -> "Mux1";
"Next_Output" -> "Mux4";
"ALU_Output" -> "Mux1";
"ALU_Output" -> "DM";
"ALU_Output" -> "Mux4";
"ANDGate_Output" -> "Mux1";
"PC_Output" -> "Next";
"PC_Output" -> "IM";
"PC_Output" -> "Mux2";
"Read_Register_1" -> "Register";
"Read_Register_2" -> "Register";
"WB_Data" -> "Register";
"WB_WriteRegister" -> "Register";
"WB_WriteControl" -> "Register";
"Instruction" -> "ImmGen";
"Instruction" -> "Control";
"RS1" -> "Mux2";
"RS1" -> "GoTo";
"ALUSrc1" -> "Mux2";
"RS2" -> "Mux3";
"RS2" -> "GoTo";
"RS2" -> "DM";
"Immediate" -> "Mux3";
"ALUSrc2" -> "Mux3";
"ALUOP" -> "ALU";
"Mux2_Output" -> "ALU";
"Mux3_Output" -> "ALU";
"BJSIGN" -> "GoTo";
"MemRead" -> "DM";
"MemWrite" -> "DM";
"SizeAndSign" -> "DM";
"DM_Output" -> "Mux4";
"WBSel" -> "Mux4";
"SingleCycleRISCV_Simulator" -> "clock";
"ANDGate" -> "ANDGate_Output";
"Mux1" -> "Mux1_Output";
"PC" -> "PC_Output";
"Next" -> "Next_Output";
"IM" -> "Read_Register_1";
"IM" -> "Read_Register_2";
"IM" -> "Write_Register";
"IM" -> "Instruction";
"IM" -> "CPU";
"Register" -> "RS1";
"Register" -> "RS2";
"ImmGen" -> "Immediate";
"Control" -> "PCSel";
"Control" -> "RegWrite";
"Control" -> "ALUSrc1";
"Control" -> "ALUSrc2";
"Control" -> "ALUOP";
"Control" -> "BJSIGN";
"Control" -> "MemRead";
"Control" -> "MemWrite";
"Control" -> "WBSel";
"Control" -> "SizeAndSign";
"WriteBuffer" -> "WB_Data";
"WriteBuffer" -> "WB_WriteRegister";
"WriteBuffer" -> "WB_WriteControl";
"Mux2" -> "Mux2_Output";
"Mux3" -> "Mux3_Output";
"ALU" -> "ALU_Output";
"GoTo" -> "GoTo_Output";
"DM" -> "DM_Output";
"Mux4" -> "Mux4_Output";
"ANDGate_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux1_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux1_Output" -> "PC" [style=dotted];
"PC_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Next_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Instruction" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Read_Register_1" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Read_Register_2" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Write_Register" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Write_Register" -> "WriteBuffer" [style=dotted];
"RS1" -> "SingleCycleRISCV_Simulator" [style=dotted];
"RS2" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Immediate" -> "SingleCycleRISCV_Simulator" [style=dotted];
"WB_WriteRegister" -> "SingleCycleRISCV_Simulator" [style=dotted];
"WB_Data" -> "SingleCycleRISCV_Simulator" [style=dotted];
"WB_WriteControl" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux2_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux3_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"ALU_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"GoTo_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"DM_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux4_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux4_Output" -> "WriteBuffer" [style=dotted];
"CPU" -> "SingleCycleRISCV_Simulator" [style=dotted];
"clock" -> "SingleCycleRISCV_Simulator" [style=dotted];
"RegWrite" -> "WriteBuffer" [style=dotted];
}
