<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 20:34:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   99.216MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            456 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            13 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.921ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[17]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)

   Delay:              10.002ns  (25.0% logic, 75.0% route), 10 logic levels.

 Constraint Details:

     10.002ns physical path delay Streamer1/SLICE_142 to Streamer1/SLICE_361 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.921ns

 Physical Path Details:

      Data path Streamer1/SLICE_142 to Streamer1/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 Streamer1/SLICE_142 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_142.Q0 to *SLICE_1677.A0 Streamer1/txClkCount[17]
CTOF_DEL    ---     0.238 *SLICE_1677.A0 to *SLICE_1677.F0 Streamer1/SLICE_1677
ROUTE         1   e 0.908 *SLICE_1677.F0 to *SLICE_1608.B0 Streamer1/REc_25_4
CTOF_DEL    ---     0.238 *SLICE_1608.B0 to *SLICE_1608.F0 Streamer1/SLICE_1608
ROUTE         2   e 0.908 *SLICE_1608.F0 to *SLICE_1607.B0 Streamer1/REc_25
CTOF_DEL    ---     0.238 *SLICE_1607.B0 to *SLICE_1607.F0 Streamer1/SLICE_1607
ROUTE         1   e 0.908 *SLICE_1607.F0 to *SLICE_1603.C1 Streamer1/opQAMBlock_2_sqmuxa_1_i_a2_4_5
CTOF_DEL    ---     0.238 *SLICE_1603.C1 to *SLICE_1603.F1 Streamer1/SLICE_1603
ROUTE         4   e 0.908 *SLICE_1603.F1 to *SLICE_1605.A1 Streamer1/N_112
CTOF_DEL    ---     0.238 *SLICE_1605.A1 to *SLICE_1605.F1 Streamer1/SLICE_1605
ROUTE         3   e 0.908 *SLICE_1605.F1 to *SLICE_1604.A0 Streamer1/N_668
CTOF_DEL    ---     0.238 *SLICE_1604.A0 to *SLICE_1604.F0 Streamer1/SLICE_1604
ROUTE         4   e 0.908 *SLICE_1604.F0 to *SLICE_1599.A1 Streamer1/N_771
CTOF_DEL    ---     0.238 *SLICE_1599.A1 to *SLICE_1599.F1 Streamer1/SLICE_1599
ROUTE         1   e 0.232 *SLICE_1599.F1 to *SLICE_1599.C0 Streamer1/opQAMBlock_9_iv_0_0[1]
CTOF_DEL    ---     0.238 *SLICE_1599.C0 to *SLICE_1599.F0 Streamer1/SLICE_1599
ROUTE         1   e 0.908 *SLICE_1599.F0 to */SLICE_361.C1 Streamer1/opQAMBlock_9_iv_0_1[1]
CTOF_DEL    ---     0.238 */SLICE_361.C1 to */SLICE_361.F1 Streamer1/SLICE_361
ROUTE         1   e 0.001 */SLICE_361.F1 to *SLICE_361.DI1 Streamer1/opQAMBlock_9[1] (to ipClk_c)
                  --------
                   10.002   (25.0% logic, 75.0% route), 10 logic levels.

Report:   99.216MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            456 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.945ns delay ipReset to Streamer1/SLICE_362 (5.868ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1605.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1605.C1 to *SLICE_1605.F1 Streamer1/SLICE_1605
ROUTE         3   e 0.232 *SLICE_1605.F1 to *SLICE_1605.A0 Streamer1/N_668
CTOF_DEL    ---     0.238 *SLICE_1605.A0 to *SLICE_1605.F0 Streamer1/SLICE_1605
ROUTE         5   e 0.908 *SLICE_1605.F0 to *SLICE_1597.A0 Streamer1/N_684
CTOF_DEL    ---     0.238 *SLICE_1597.A0 to *SLICE_1597.F0 Streamer1/SLICE_1597
ROUTE         4   e 0.908 *SLICE_1597.F0 to *SLICE_1600.B0 Streamer1/opQAMBlock_1_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1600.B0 to *SLICE_1600.F0 Streamer1/SLICE_1600
ROUTE         1   e 0.908 *SLICE_1600.F0 to */SLICE_362.C1 Streamer1/opQAMBlock_9_iv_0_1[3]
CTOF_DEL    ---     0.238 */SLICE_362.C1 to */SLICE_362.F1 Streamer1/SLICE_362
ROUTE         1   e 0.001 */SLICE_362.F1 to *SLICE_362.DI1 Streamer1/opQAMBlock_9[3] (to ipClk_c)
                  --------
                    5.868   (34.1% logic, 65.9% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.945ns delay ipReset to Streamer1/SLICE_361 (5.868ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1605.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1605.C1 to *SLICE_1605.F1 Streamer1/SLICE_1605
ROUTE         3   e 0.232 *SLICE_1605.F1 to *SLICE_1605.A0 Streamer1/N_668
CTOF_DEL    ---     0.238 *SLICE_1605.A0 to *SLICE_1605.F0 Streamer1/SLICE_1605
ROUTE         5   e 0.908 *SLICE_1605.F0 to *SLICE_1597.A0 Streamer1/N_684
CTOF_DEL    ---     0.238 *SLICE_1597.A0 to *SLICE_1597.F0 Streamer1/SLICE_1597
ROUTE         4   e 0.908 *SLICE_1597.F0 to *SLICE_1599.B0 Streamer1/opQAMBlock_1_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1599.B0 to *SLICE_1599.F0 Streamer1/SLICE_1599
ROUTE         1   e 0.908 *SLICE_1599.F0 to */SLICE_361.C1 Streamer1/opQAMBlock_9_iv_0_1[1]
CTOF_DEL    ---     0.238 */SLICE_361.C1 to */SLICE_361.F1 Streamer1/SLICE_361
ROUTE         1   e 0.001 */SLICE_361.F1 to *SLICE_361.DI1 Streamer1/opQAMBlock_9[1] (to ipClk_c)
                  --------
                    5.868   (34.1% logic, 65.9% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.945ns delay ipReset to Streamer1/SLICE_361 (5.868ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1605.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1605.C1 to *SLICE_1605.F1 Streamer1/SLICE_1605
ROUTE         3   e 0.232 *SLICE_1605.F1 to *SLICE_1605.A0 Streamer1/N_668
CTOF_DEL    ---     0.238 *SLICE_1605.A0 to *SLICE_1605.F0 Streamer1/SLICE_1605
ROUTE         5   e 0.908 *SLICE_1605.F0 to *SLICE_1597.A0 Streamer1/N_684
CTOF_DEL    ---     0.238 *SLICE_1597.A0 to *SLICE_1597.F0 Streamer1/SLICE_1597
ROUTE         4   e 0.908 *SLICE_1597.F0 to *SLICE_1598.B0 Streamer1/opQAMBlock_1_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1598.B0 to *SLICE_1598.F0 Streamer1/SLICE_1598
ROUTE         1   e 0.908 *SLICE_1598.F0 to */SLICE_361.C0 Streamer1/opQAMBlock_9_iv_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_361.C0 to */SLICE_361.F0 Streamer1/SLICE_361
ROUTE         1   e 0.001 */SLICE_361.F0 to *SLICE_361.DI0 Streamer1/opQAMBlock_9[0] (to ipClk_c)
                  --------
                    5.868   (34.1% logic, 65.9% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.945ns delay ipReset to Streamer1/SLICE_362 (5.868ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1605.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1605.C1 to *SLICE_1605.F1 Streamer1/SLICE_1605
ROUTE         3   e 0.232 *SLICE_1605.F1 to *SLICE_1605.A0 Streamer1/N_668
CTOF_DEL    ---     0.238 *SLICE_1605.A0 to *SLICE_1605.F0 Streamer1/SLICE_1605
ROUTE         5   e 0.908 *SLICE_1605.F0 to *SLICE_1597.A0 Streamer1/N_684
CTOF_DEL    ---     0.238 *SLICE_1597.A0 to *SLICE_1597.F0 Streamer1/SLICE_1597
ROUTE         4   e 0.908 *SLICE_1597.F0 to *SLICE_1601.B0 Streamer1/opQAMBlock_1_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1601.B0 to *SLICE_1601.F0 Streamer1/SLICE_1601
ROUTE         1   e 0.908 *SLICE_1601.F0 to */SLICE_362.C0 Streamer1/opQAMBlock_9_iv_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_362.C0 to */SLICE_362.F0 Streamer1/SLICE_362
ROUTE         1   e 0.001 */SLICE_362.F0 to *SLICE_362.DI0 Streamer1/opQAMBlock_9[2] (to ipClk_c)
                  --------
                    5.868   (34.1% logic, 65.9% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.584ns delay ipReset to Packetiser/SLICE_425 (5.159ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1707.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1707.D0 to *SLICE_1707.F0 Packetiser/SLICE_1707
ROUTE         2   e 0.908 *SLICE_1707.F0 to *SLICE_1592.A0 Packetiser/N_384
CTOF_DEL    ---     0.238 *SLICE_1592.A0 to *SLICE_1592.F0 Packetiser/SLICE_1592
ROUTE         1   e 0.908 *SLICE_1592.F0 to *SLICE_1706.A0 Packetiser/N_35
CTOF_DEL    ---     0.238 *SLICE_1706.A0 to *SLICE_1706.F0 Packetiser/SLICE_1706
ROUTE         1   e 0.908 *SLICE_1706.F0 to *SLICE_425.LSR Packetiser/fb_0 (to ipClk_c)
                  --------
                    5.159   (29.6% logic, 70.4% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.438ns delay ipReset to SLICE_1712 (4.013ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1622.C0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1622.C0 to *SLICE_1622.F0 Arbiter1/SLICE_1622
ROUTE         1   e 0.908 *SLICE_1622.F0 to SLICE_1712.LSR Arbiter1/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.438ns delay ipReset to Streamer1/SLICE_424 (4.013ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1587.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1587.C0 to *SLICE_1587.F0 Streamer1/SLICE_1587
ROUTE         1   e 0.908 *SLICE_1587.F0 to *SLICE_1666.A0 Streamer1/wUpper_1_sqmuxa_i_0_0
CTOF_DEL    ---     0.238 *SLICE_1666.A0 to *SLICE_1666.F0 Streamer1/SLICE_1666
ROUTE         1   e 0.908 *SLICE_1666.F0 to *SLICE_424.LSR Streamer1/fb (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_330 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1593.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1593.C1 to *SLICE_1593.F1 Packetiser/SLICE_1593
ROUTE         2   e 0.908 *SLICE_1593.F1 to *SLICE_1644.B0 Packetiser/UART_TxData_4_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1644.B0 to *SLICE_1644.F0 Packetiser/SLICE_1644
ROUTE         1   e 0.908 *SLICE_1644.F0 to */SLICE_330.B0 Packetiser/UART_TxData_13_iv_0_0[4]
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 Packetiser/SLICE_330
ROUTE         1   e 0.001 */SLICE_330.F0 to *SLICE_330.DI0 Packetiser/UART_TxData_13_iv_i[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_331 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1642.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1642.D1 to *SLICE_1642.F1 Packetiser/SLICE_1642
ROUTE         4   e 0.908 *SLICE_1642.F1 to *SLICE_1643.A0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1643.A0 to *SLICE_1643.F0 Packetiser/SLICE_1643
ROUTE         1   e 0.908 *SLICE_1643.F0 to */SLICE_331.B1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_331.B1 to */SLICE_331.F1 Packetiser/SLICE_331
ROUTE         1   e 0.001 */SLICE_331.F1 to *SLICE_331.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_328 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1642.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1642.D1 to *SLICE_1642.F1 Packetiser/SLICE_1642
ROUTE         4   e 0.908 *SLICE_1642.F1 to *SLICE_1658.A1 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1658.A1 to *SLICE_1658.F1 Packetiser/SLICE_1658
ROUTE         1   e 0.908 *SLICE_1658.F1 to */SLICE_328.B1 Packetiser/UART_TxData_13_0_iv_0[1]
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 Packetiser/SLICE_328
ROUTE         1   e 0.001 */SLICE_328.F1 to *SLICE_328.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_329 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1642.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1642.D1 to *SLICE_1642.F1 Packetiser/SLICE_1642
ROUTE         4   e 0.908 *SLICE_1642.F1 to *SLICE_1658.A0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1658.A0 to *SLICE_1658.F0 Packetiser/SLICE_1658
ROUTE         1   e 0.908 *SLICE_1658.F0 to */SLICE_329.B1 Packetiser/UART_TxData_13_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 Packetiser/SLICE_329
ROUTE         1   e 0.001 */SLICE_329.F1 to *SLICE_329.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_330 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1643.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1643.D1 to *SLICE_1643.F1 Packetiser/SLICE_1643
ROUTE         4   e 0.908 *SLICE_1643.F1 to *SLICE_1642.B0 Packetiser/UART_TxData_5_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1642.B0 to *SLICE_1642.F0 Packetiser/SLICE_1642
ROUTE         1   e 0.908 *SLICE_1642.F0 to */SLICE_330.B1 Packetiser/UART_TxData_13_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Packetiser/SLICE_330
ROUTE         1   e 0.001 */SLICE_330.F1 to *SLICE_330.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_219 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_219.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_223 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_223.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_224 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_224.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_226 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_226.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_211 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_211.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_221 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_221.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_213 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_213.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_214 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_214.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_216 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_216.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_218 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_218.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_215 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_215.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_212 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_212.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_222 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_222.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_208 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_208.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_220 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1683.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1683.D0 to *SLICE_1683.F0 Arbiter1/SLICE_1683
ROUTE         1   e 0.908 *SLICE_1683.F0 to */SLICE_220.CE Arbiter1/EoP_RNO (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_209 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_209.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_225 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_225.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_210 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_210.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_426 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1665.D1 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1665.D1 to *SLICE_1665.F1 Arbiter1/SLICE_1665
ROUTE         1   e 0.908 *SLICE_1665.F1 to */SLICE_426.CE Arbiter1/opTxReady1_0_sqmuxa_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.239ns delay ipReset to Arbiter1/SLICE_217 (4.013ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.908 */SLICE_228.F0 to *SLICE_1590.D0 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 *SLICE_1590.D0 to *SLICE_1590.F0 Arbiter1/SLICE_1590
ROUTE        18   e 0.908 *SLICE_1590.F0 to */SLICE_217.CE Arbiter1/un1_ipReset_i (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_316 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_165.FCI to *SLICE_165.FCO Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 *SLICE_165.FCO to *SLICE_164.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *SLICE_164.FCI to */SLICE_164.F1 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.908 */SLICE_164.F1 to */SLICE_316.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Packetiser/UART_Inst/SLICE_316
ROUTE         1   e 0.001 */SLICE_316.F0 to *SLICE_316.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_316 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_165.FCI to *SLICE_165.FCO Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 *SLICE_165.FCO to *SLICE_164.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *SLICE_164.FCI to *SLICE_164.FCO Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.001 *SLICE_164.FCO to *SLICE_163.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *SLICE_163.FCI to */SLICE_163.F0 Packetiser/UART_Inst/SLICE_163
ROUTE         1   e 0.908 */SLICE_163.F0 to */SLICE_316.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_316.A1 to */SLICE_316.F1 Packetiser/UART_Inst/SLICE_316
ROUTE         1   e 0.001 */SLICE_316.F1 to *SLICE_316.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_315 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *SLICE_165.FCI to */SLICE_165.F1 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.908 */SLICE_165.F1 to */SLICE_315.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Packetiser/UART_Inst/SLICE_315
ROUTE         1   e 0.001 */SLICE_315.F0 to *SLICE_315.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_315 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_165.FCI to *SLICE_165.FCO Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 *SLICE_165.FCO to *SLICE_164.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *SLICE_164.FCI to */SLICE_164.F0 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.908 */SLICE_164.F0 to */SLICE_315.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_315.A1 to */SLICE_315.F1 Packetiser/UART_Inst/SLICE_315
ROUTE         1   e 0.001 */SLICE_315.F1 to *SLICE_315.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_314 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 *SLICE_166.FCI to */SLICE_166.F1 Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.908 */SLICE_166.F1 to */SLICE_314.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Packetiser/UART_Inst/SLICE_314
ROUTE         1   e 0.001 */SLICE_314.F0 to *SLICE_314.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_314 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *SLICE_165.FCI to */SLICE_165.F0 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.908 */SLICE_165.F0 to */SLICE_314.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_314.A1 to */SLICE_314.F1 Packetiser/UART_Inst/SLICE_314
ROUTE         1   e 0.001 */SLICE_314.F1 to *SLICE_314.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_313 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 *SLICE_167.FCI to */SLICE_167.F1 Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.908 */SLICE_167.F1 to */SLICE_313.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Packetiser/UART_Inst/SLICE_313
ROUTE         1   e 0.001 */SLICE_313.F0 to *SLICE_313.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_313 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 *SLICE_166.FCI to */SLICE_166.F0 Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.908 */SLICE_166.F0 to */SLICE_313.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_313.A1 to */SLICE_313.F1 Packetiser/UART_Inst/SLICE_313
ROUTE         1   e 0.001 */SLICE_313.F1 to *SLICE_313.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_312 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 *SLICE_167.FCI to */SLICE_167.F0 Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.908 */SLICE_167.F0 to */SLICE_312.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_312.A1 to */SLICE_312.F1 Packetiser/UART_Inst/SLICE_312
ROUTE         1   e 0.001 */SLICE_312.F1 to *SLICE_312.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_333 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.232 */SLICE_276.F0 to */SLICE_276.B1 Packetiser/EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_276.B1 to */SLICE_276.F1 Packetiser/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_333.B0 Packetiser/N_104
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         1   e 0.001 */SLICE_333.F0 to *SLICE_333.DI0 Packetiser/N_73_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_333 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.232 */SLICE_276.F0 to */SLICE_276.B1 Packetiser/EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_276.B1 to */SLICE_276.F1 Packetiser/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_333.A1 Packetiser/N_104
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Packetiser/SLICE_333
ROUTE         1   e 0.001 */SLICE_333.F1 to *SLICE_333.DI1 Packetiser/N_31s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_332 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1640.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1640.D0 to *SLICE_1640.F0 Packetiser/SLICE_1640
ROUTE         5   e 0.908 *SLICE_1640.F0 to */SLICE_332.B1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o2
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Packetiser/SLICE_332
ROUTE         1   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Packetiser/N_26
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Packetiser/SLICE_332
ROUTE         1   e 0.001 */SLICE_332.F0 to *SLICE_332.DI0 Packetiser/fb (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_331 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1593.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1593.C1 to *SLICE_1593.F1 Packetiser/SLICE_1593
ROUTE         2   e 0.232 *SLICE_1593.F1 to *SLICE_1593.B0 Packetiser/UART_TxData_4_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1593.B0 to *SLICE_1593.F0 Packetiser/SLICE_1593
ROUTE         1   e 0.908 *SLICE_1593.F0 to */SLICE_331.B0 Packetiser/UART_TxData_13_iv_0[6]
CTOF_DEL    ---     0.238 */SLICE_331.B0 to */SLICE_331.F0 Packetiser/SLICE_331
ROUTE         1   e 0.001 */SLICE_331.F0 to *SLICE_331.DI0 Packetiser/UART_TxData_13_iv_i[6] (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Arbiter1/SLICE_427 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.232 */SLICE_228.F0 to */SLICE_228.D1 Arbiter1/un1_ipReset_1_0_i
CTOF_DEL    ---     0.238 */SLICE_228.D1 to */SLICE_228.F1 Arbiter1/SLICE_228
ROUTE         1   e 0.908 */SLICE_228.F1 to */SLICE_427.CE Arbiter1/opTxReady2_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_361 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1602.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1602.D1 to *SLICE_1602.F1 Streamer1/SLICE_1602
ROUTE         1   e 0.232 *SLICE_1602.F1 to *SLICE_1602.C0 Streamer1/opQAMBlock_2_sqmuxa_1_i_0_0_0
CTOF_DEL    ---     0.238 *SLICE_1602.C0 to *SLICE_1602.F0 Streamer1/SLICE_1602
ROUTE         2   e 0.908 *SLICE_1602.F0 to */SLICE_361.CE Streamer1/N_17 (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_362 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1602.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1602.D1 to *SLICE_1602.F1 Streamer1/SLICE_1602
ROUTE         1   e 0.232 *SLICE_1602.F1 to *SLICE_1602.C0 Streamer1/opQAMBlock_2_sqmuxa_1_i_0_0_0
CTOF_DEL    ---     0.238 *SLICE_1602.C0 to *SLICE_1602.F0 Streamer1/SLICE_1602
ROUTE         2   e 0.908 *SLICE_1602.F0 to */SLICE_362.CE Streamer1/N_17 (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[0] to Register/SLICE_380 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to *SLICE_1664.B1 ipBtn_c[0]
CTOF_DEL    ---     0.238 *SLICE_1664.B1 to *SLICE_1664.F1 Register/SLICE_1664
ROUTE         1   e 0.908 *SLICE_1664.F1 to */SLICE_380.C1 Register/N_41
CTOOFX_DEL  ---     0.399 */SLICE_380.C1 to *LICE_380.OFX0 Register/SLICE_380
ROUTE         1   e 0.001 *LICE_380.OFX0 to *SLICE_380.DI0 Register/opRdData_7[0] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[1] to Register/SLICE_381 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to *SLICE_1686.B0 ipBtn_c[1]
CTOF_DEL    ---     0.238 *SLICE_1686.B0 to *SLICE_1686.F0 Register/SLICE_1686
ROUTE         1   e 0.908 *SLICE_1686.F0 to */SLICE_381.C1 Register/N_42
CTOOFX_DEL  ---     0.399 */SLICE_381.C1 to *LICE_381.OFX0 Register/SLICE_381
ROUTE         1   e 0.001 *LICE_381.OFX0 to *SLICE_381.DI0 Register/opRdData_7[1] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[2] to Register/SLICE_382 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to *SLICE_1685.B0 ipBtn_c[2]
CTOF_DEL    ---     0.238 *SLICE_1685.B0 to *SLICE_1685.F0 Register/SLICE_1685
ROUTE         1   e 0.908 *SLICE_1685.F0 to */SLICE_382.C1 Register/N_43
CTOOFX_DEL  ---     0.399 */SLICE_382.C1 to *LICE_382.OFX0 Register/SLICE_382
ROUTE         1   e 0.001 *LICE_382.OFX0 to *SLICE_382.DI0 Register/opRdData_7[2] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[3] to Register/SLICE_383 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to *SLICE_1684.B0 ipBtn_c[3]
CTOF_DEL    ---     0.238 *SLICE_1684.B0 to *SLICE_1684.F0 Register/SLICE_1684
ROUTE         1   e 0.908 *SLICE_1684.F0 to */SLICE_383.C1 Register/N_44
CTOOFX_DEL  ---     0.399 */SLICE_383.C1 to *LICE_383.OFX0 Register/SLICE_383
ROUTE         1   e 0.001 *LICE_383.OFX0 to *SLICE_383.DI0 Register/opRdData_7[3] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_312 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
CTOF1_DEL   ---     0.367 */SLICE_168.B0 to */SLICE_168.F1 Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.908 */SLICE_168.F1 to */SLICE_312.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 Packetiser/UART_Inst/SLICE_312
ROUTE         1   e 0.001 */SLICE_312.F0 to *SLICE_312.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_175 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1705.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1705.A0 to *SLICE_1705.F0 Packetiser/SLICE_1705
ROUTE         4   e 0.908 *SLICE_1705.F0 to *SLICE_175.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_301 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1634.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1634.C0 to *SLICE_1634.F0 Packetiser/UART_Inst/SLICE_1634
ROUTE         2   e 0.908 *SLICE_1634.F0 to *SLICE_301.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_141 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_141.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_142 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_142.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_146 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_146.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_145 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_145.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_149 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_149.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_208 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_208.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_150 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_150.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_135 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_135.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_139 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_139.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_143 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_143.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_147 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_147.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_423 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_423.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_210 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_210.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_212 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_212.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_216 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_216.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_222 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_222.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_209 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_209.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_214 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_214.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_223 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_223.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_225 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_225.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_229 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1588.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1588.B0 to *SLICE_1588.F0 Arbiter1/SLICE_1588
ROUTE         1   e 0.908 *SLICE_1588.F0 to *SLICE_229.LSR Arbiter1/fb_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_230 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1617.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1617.B0 to *SLICE_1617.F0 Arbiter1/SLICE_1617
ROUTE         1   e 0.908 *SLICE_1617.F0 to *SLICE_230.LSR Arbiter1/fb (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_137 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_137.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_136 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_136.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_140 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_140.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_144 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_144.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_148 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_148.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_469 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1678.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1678.B0 to *SLICE_1678.F0 Streamer1/SLICE_1678
ROUTE         1   e 0.908 *SLICE_1678.F0 to *SLICE_469.LSR Streamer1/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_211 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_211.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_218 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_218.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_226 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.C0 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1613.C0 to  SLICE_1613.F0 SLICE_1613
ROUTE        12   e 0.908  SLICE_1613.F0 to *SLICE_226.LSR Arbiter1/Valid2_RNIBN1L1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_472 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_207.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.A1 to */SLICE_207.F1 Arbiter1/SLICE_207
ROUTE         2   e 0.908 */SLICE_207.F1 to *SLICE_472.LSR Arbiter1/Busy2_1_sqmuxa_RNIM0OF1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_153 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1697.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1697.A0 to *SLICE_1697.F0 Control/SLICE_1697
ROUTE         5   e 0.908 *SLICE_1697.F0 to *SLICE_153.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_473 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_207.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.A1 to */SLICE_207.F1 Arbiter1/SLICE_207
ROUTE         2   e 0.908 */SLICE_207.F1 to *SLICE_473.LSR Arbiter1/Busy2_1_sqmuxa_RNIM0OF1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_155 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1697.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1697.A0 to *SLICE_1697.F0 Control/SLICE_1697
ROUTE         5   e 0.908 *SLICE_1697.F0 to *SLICE_155.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_152 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1697.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1697.A0 to *SLICE_1697.F0 Control/SLICE_1697
ROUTE         5   e 0.908 *SLICE_1697.F0 to *SLICE_152.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_156 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1697.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1697.A0 to *SLICE_1697.F0 Control/SLICE_1697
ROUTE         5   e 0.908 *SLICE_1697.F0 to *SLICE_156.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_276 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1714.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1714.B0 to *SLICE_1714.F0 Packetiser/SLICE_1714
ROUTE         1   e 0.908 *SLICE_1714.F0 to *SLICE_276.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_449 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.908 */SLICE_276.F0 to *SLICE_449.LSR Packetiser/EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_172 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1705.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1705.A0 to *SLICE_1705.F0 Packetiser/SLICE_1705
ROUTE         4   e 0.908 *SLICE_1705.F0 to *SLICE_172.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_154 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1697.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1697.A0 to *SLICE_1697.F0 Control/SLICE_1697
ROUTE         5   e 0.908 *SLICE_1697.F0 to *SLICE_154.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_451 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.908 */SLICE_276.F0 to *SLICE_451.LSR Packetiser/EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_173 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1705.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1705.A0 to *SLICE_1705.F0 Packetiser/SLICE_1705
ROUTE         4   e 0.908 *SLICE_1705.F0 to *SLICE_173.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_298 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1654.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1654.A1 to *SLICE_1654.F1 Packetiser/UART_Inst/SLICE_1654
ROUTE         2   e 0.908 *SLICE_1654.F1 to *SLICE_298.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_174 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1705.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1705.A0 to *SLICE_1705.F0 Packetiser/SLICE_1705
ROUTE         4   e 0.908 *SLICE_1705.F0 to *SLICE_174.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_326 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1635.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1635.C0 to *SLICE_1635.F0 Packetiser/UART_Inst/SLICE_1635
ROUTE         1   e 0.908 *SLICE_1635.F0 to *SLICE_326.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_299 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1654.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1654.A1 to *SLICE_1654.F1 Packetiser/UART_Inst/SLICE_1654
ROUTE         2   e 0.908 *SLICE_1654.F1 to *SLICE_299.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_300 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1634.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1634.C0 to *SLICE_1634.F0 Packetiser/UART_Inst/SLICE_1634
ROUTE         2   e 0.908 *SLICE_1634.F0 to *SLICE_300.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Arbiter1/SLICE_231 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1616.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1616.C0 to *SLICE_1616.F0 Arbiter1/SLICE_1616
ROUTE         1   e 0.908 *SLICE_1616.F0 to *SLICE_231.LSR Arbiter1/sendPacket_0_sqmuxa_4 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_138 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1595.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1595.D1 to *SLICE_1595.F1 Streamer1/SLICE_1595
ROUTE        17   e 0.908 *SLICE_1595.F1 to *SLICE_138.LSR Streamer1/N_23 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_329 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1663.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1663.D1 to *SLICE_1663.F1 Packetiser/SLICE_1663
ROUTE         8   e 0.908 *SLICE_1663.F1 to */SLICE_329.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Packetiser/SLICE_329
ROUTE         1   e 0.001 */SLICE_329.F0 to *SLICE_329.DI0 Packetiser/UART_TxData_13_iv_i[2] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Control/SLICE_249 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1627.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1627.D0 to *SLICE_1627.F0 Control/SLICE_1627
ROUTE         1   e 0.908 *SLICE_1627.F0 to */SLICE_249.B1 Control/State_srsts_i_1[1]
CTOF_DEL    ---     0.238 */SLICE_249.B1 to */SLICE_249.F1 Control/SLICE_249
ROUTE         1   e 0.001 */SLICE_249.F1 to *SLICE_249.DI1 Control/N_466_i (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Streamer1/SLICE_422 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_469.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_469.C1 to */SLICE_469.F1 Streamer1/SLICE_469
ROUTE         1   e 0.908 */SLICE_469.F1 to */SLICE_422.A0 Streamer1/N_632
CTOF_DEL    ---     0.238 */SLICE_422.A0 to */SLICE_422.F0 Streamer1/SLICE_422
ROUTE         1   e 0.001 */SLICE_422.F0 to *SLICE_422.DI0 Streamer1/N_12 (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_328 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1663.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1663.D1 to *SLICE_1663.F1 Packetiser/SLICE_1663
ROUTE         8   e 0.908 *SLICE_1663.F1 to */SLICE_328.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Packetiser/SLICE_328
ROUTE         1   e 0.001 */SLICE_328.F0 to *SLICE_328.DI0 Packetiser/UART_TxData_13_iv_i[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_336 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1707.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1707.D0 to *SLICE_1707.F0 Packetiser/SLICE_1707
ROUTE         2   e 0.908 *SLICE_1707.F0 to */SLICE_336.A0 Packetiser/N_384
CTOF_DEL    ---     0.238 */SLICE_336.A0 to */SLICE_336.F0 Packetiser/SLICE_336
ROUTE         1   e 0.001 */SLICE_336.F0 to *SLICE_336.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to SLICE_1712 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1618.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1618.D0 to *SLICE_1618.F0 Arbiter1/SLICE_1618
ROUTE         1   e 0.908 *SLICE_1618.F0 to  SLICE_1712.CE Arbiter1/Valid_2_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_243 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_243.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_324 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_326.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_326.D0 to */SLICE_326.F0 Packetiser/UART_Inst/SLICE_326
ROUTE         5   e 0.908 */SLICE_326.F0 to */SLICE_324.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_482 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1709.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1709.C0 to *SLICE_1709.F0 Packetiser/SLICE_1709
ROUTE         4   e 0.908 *SLICE_1709.F0 to */SLICE_482.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_449 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1639.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1639.A0 to *SLICE_1639.F0 Packetiser/SLICE_1639
ROUTE         1   e 0.908 *SLICE_1639.F0 to */SLICE_449.CE Packetiser/N_103_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_445 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1711.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1711.C0 to *SLICE_1711.F0 Packetiser/SLICE_1711
ROUTE         4   e 0.908 *SLICE_1711.F0 to */SLICE_445.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_484 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1709.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1709.C0 to *SLICE_1709.F0 Packetiser/SLICE_1709
ROUTE         4   e 0.908 *SLICE_1709.F0 to */SLICE_484.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_469 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1675.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1675.C0 to *SLICE_1675.F0 Streamer1/SLICE_1675
ROUTE         1   e 0.908 *SLICE_1675.F0 to */SLICE_469.CE Streamer1/Valid_RNO (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_325 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_326.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_326.D0 to */SLICE_326.F0 Packetiser/UART_Inst/SLICE_326
ROUTE         5   e 0.908 */SLICE_326.F0 to */SLICE_325.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_318 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1653.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1653.C1 to *SLICE_1653.F1 Packetiser/UART_Inst/SLICE_1653
ROUTE         4   e 0.908 *SLICE_1653.F1 to */SLICE_318.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_326 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1631.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1631.A0 to *SLICE_1631.F0 Packetiser/UART_Inst/SLICE_1631
ROUTE         1   e 0.908 *SLICE_1631.F0 to */SLICE_326.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_295 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_295.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_319 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1653.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1653.C1 to *SLICE_1653.F1 Packetiser/UART_Inst/SLICE_1653
ROUTE         4   e 0.908 *SLICE_1653.F1 to */SLICE_319.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_245 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_245.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_328 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1640.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1640.D0 to *SLICE_1640.F0 Packetiser/SLICE_1640
ROUTE         5   e 0.908 *SLICE_1640.F0 to */SLICE_328.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_317 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1653.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1653.C1 to *SLICE_1653.F1 Packetiser/UART_Inst/SLICE_1653
ROUTE         4   e 0.908 *SLICE_1653.F1 to */SLICE_317.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_472 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_472.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_431 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_431.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_200 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1628.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1628.D0 to *SLICE_1628.F0 Control/SLICE_1628
ROUTE         4   e 0.908 *SLICE_1628.F0 to */SLICE_200.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_284 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_284.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1638 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1652.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1652.C1 to *SLICE_1652.F1 Packetiser/UART_Inst/SLICE_1652
ROUTE         1   e 0.908 *SLICE_1652.F1 to *SLICE_1638.CE Packetiser/UART_Inst/opTxBusy_1_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_457 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_457.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_282 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_282.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_419 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_412.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_412.C1 to */SLICE_412.F1 Streamer1/SLICE_412
ROUTE         4   e 0.908 */SLICE_412.F1 to */SLICE_419.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_481 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1709.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1709.C0 to *SLICE_1709.F0 Packetiser/SLICE_1709
ROUTE         4   e 0.908 *SLICE_1709.F0 to */SLICE_481.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_454 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_454.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_248 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_248.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_461 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_461.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_478 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1650.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1650.C1 to *SLICE_1650.F1 Packetiser/SLICE_1650
ROUTE         4   e 0.908 *SLICE_1650.F1 to */SLICE_478.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_462 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_462.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_279 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_279.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_465 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_465.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_205 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_205.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_466 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_466.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_439 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_439.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_428 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_428.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_235 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_235.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_203 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_203.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_479 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1650.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1650.C1 to *SLICE_1650.F1 Packetiser/SLICE_1650
ROUTE         4   e 0.908 *SLICE_1650.F1 to */SLICE_479.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_429 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_429.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_322 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_326.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_326.D0 to */SLICE_326.F0 Packetiser/UART_Inst/SLICE_326
ROUTE         5   e 0.908 */SLICE_326.F0 to */SLICE_322.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_432 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_432.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_281 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_281.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_433 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_433.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_294 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_294.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_437 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_437.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_310 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1632.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1632.B0 to *SLICE_1632.F0 Packetiser/UART_Inst/SLICE_1632
ROUTE         4   e 0.908 *SLICE_1632.F0 to */SLICE_310.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_202.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_297 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_297.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_206 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_206.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_323 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_326.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_326.D0 to */SLICE_326.F0 Packetiser/UART_Inst/SLICE_326
ROUTE         5   e 0.908 */SLICE_326.F0 to */SLICE_323.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_436 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_436.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1648 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to *SLICE_1648.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_440 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_440.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_246 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_246.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_197 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1628.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1628.D0 to *SLICE_1628.F0 Control/SLICE_1628
ROUTE         4   e 0.908 *SLICE_1628.F0 to */SLICE_197.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_477 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1650.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1650.C1 to *SLICE_1650.F1 Packetiser/SLICE_1650
ROUTE         4   e 0.908 *SLICE_1650.F1 to */SLICE_477.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_193 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1629.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1629.B0 to *SLICE_1629.F0 Control/SLICE_1629
ROUTE         4   e 0.908 *SLICE_1629.F0 to */SLICE_193.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_331 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1640.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1640.D0 to *SLICE_1640.F0 Packetiser/SLICE_1640
ROUTE         5   e 0.908 *SLICE_1640.F0 to */SLICE_331.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_467 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_467.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_329 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1640.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1640.D0 to *SLICE_1640.F0 Packetiser/SLICE_1640
ROUTE         5   e 0.908 *SLICE_1640.F0 to */SLICE_329.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_441 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_441.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_307 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1632.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1632.B0 to *SLICE_1632.F0 Packetiser/UART_Inst/SLICE_1632
ROUTE         4   e 0.908 *SLICE_1632.F0 to */SLICE_307.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_194 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1629.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1629.B0 to *SLICE_1629.F0 Control/SLICE_1629
ROUTE         4   e 0.908 *SLICE_1629.F0 to */SLICE_194.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_473 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_473.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_195 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1629.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1629.B0 to *SLICE_1629.F0 Control/SLICE_1629
ROUTE         4   e 0.908 *SLICE_1629.F0 to */SLICE_195.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_201.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_232 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_232.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_476 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_476.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_474 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_474.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_435 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_435.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_198 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1628.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1628.D0 to *SLICE_1628.F0 Control/SLICE_1628
ROUTE         4   e 0.908 *SLICE_1628.F0 to */SLICE_198.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_443 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_443.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_233 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_233.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_196 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1629.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1629.B0 to *SLICE_1629.F0 Control/SLICE_1629
ROUTE         4   e 0.908 *SLICE_1629.F0 to */SLICE_196.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_468 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_468.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_239 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_239.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1619.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1619.D0 to *SLICE_1619.F0 Arbiter1/SLICE_1619
ROUTE         1   e 0.908 *SLICE_1619.F0 to */SLICE_207.CE Arbiter1/Busy2_0_sqmuxa_2_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_247 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_247.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_204 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_204.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_330 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1640.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1640.D0 to *SLICE_1640.F0 Packetiser/SLICE_1640
ROUTE         5   e 0.908 *SLICE_1640.F0 to */SLICE_330.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_475 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1695.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1695.A0 to *SLICE_1695.F0 Control/SLICE_1695
ROUTE         9   e 0.908 *SLICE_1695.F0 to */SLICE_475.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_308 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1632.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1632.B0 to *SLICE_1632.F0 Packetiser/UART_Inst/SLICE_1632
ROUTE         4   e 0.908 *SLICE_1632.F0 to */SLICE_308.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_430 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_430.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_280 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_280.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_434 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_434.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_277 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_277.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_438 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_438.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_288 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_288.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_442 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1696.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1696.A0 to *SLICE_1696.F0 Control/SLICE_1696
ROUTE        16   e 0.908 *SLICE_1696.F0 to */SLICE_442.CE Control/N_465_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_283 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_283.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_199 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1628.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1628.D0 to *SLICE_1628.F0 Control/SLICE_1628
ROUTE         4   e 0.908 *SLICE_1628.F0 to */SLICE_199.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1630 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to *SLICE_1630.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_234 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_234.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_296 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_296.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_236 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_236.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_278 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_278.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_237 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_237.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_293 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1641.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1641.C0 to *SLICE_1641.F0 Packetiser/SLICE_1641
ROUTE        16   e 0.908 *SLICE_1641.F0 to */SLICE_293.CE Packetiser/N_39_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_238 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_238.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_480 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1650.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1650.C1 to *SLICE_1650.F1 Packetiser/SLICE_1650
ROUTE         4   e 0.908 *SLICE_1650.F1 to */SLICE_480.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_240 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_240.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_309 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1632.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1632.B0 to *SLICE_1632.F0 Packetiser/UART_Inst/SLICE_1632
ROUTE         4   e 0.908 *SLICE_1632.F0 to */SLICE_309.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_241 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_241.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_450 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1708.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1708.B0 to *SLICE_1708.F0 Packetiser/SLICE_1708
ROUTE         2   e 0.908 *SLICE_1708.F0 to */SLICE_450.CE Packetiser/N_110_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_242 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_242.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_287 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1710.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1710.C0 to *SLICE_1710.F0 Packetiser/SLICE_1710
ROUTE         5   e 0.908 *SLICE_1710.F0 to */SLICE_287.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_244 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1659.D1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1659.D1 to  SLICE_1659.F1 SLICE_1659
ROUTE        17   e 0.908  SLICE_1659.F1 to */SLICE_244.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_483 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1709.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1709.C0 to *SLICE_1709.F0 Packetiser/SLICE_1709
ROUTE         4   e 0.908 *SLICE_1709.F0 to */SLICE_483.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_228 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1682.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1682.D0 to *SLICE_1682.F0 Arbiter1/SLICE_1682
ROUTE         1   e 0.908 *SLICE_1682.F0 to */SLICE_228.CE Arbiter1/hasBuffer1_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_290 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1710.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1710.C0 to *SLICE_1710.F0 Packetiser/SLICE_1710
ROUTE         5   e 0.908 *SLICE_1710.F0 to */SLICE_290.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_413 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1666.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1666.B1 to *SLICE_1666.F1 Streamer1/SLICE_1666
ROUTE         4   e 0.908 *SLICE_1666.F1 to */SLICE_413.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_320 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1653.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1653.C1 to *SLICE_1653.F1 Packetiser/UART_Inst/SLICE_1653
ROUTE         4   e 0.908 *SLICE_1653.F1 to */SLICE_320.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_415 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1666.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1666.B1 to *SLICE_1666.F1 Streamer1/SLICE_1666
ROUTE         4   e 0.908 *SLICE_1666.F1 to */SLICE_415.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_451 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1708.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1708.B0 to *SLICE_1708.F0 Packetiser/SLICE_1708
ROUTE         2   e 0.908 *SLICE_1708.F0 to */SLICE_451.CE Packetiser/N_110_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_416 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1666.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1666.B1 to *SLICE_1666.F1 Streamer1/SLICE_1666
ROUTE         4   e 0.908 *SLICE_1666.F1 to */SLICE_416.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_292 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1710.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1710.C0 to *SLICE_1710.F0 Packetiser/SLICE_1710
ROUTE         5   e 0.908 *SLICE_1710.F0 to */SLICE_292.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_417 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_412.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_412.C1 to */SLICE_412.F1 Streamer1/SLICE_412
ROUTE         4   e 0.908 */SLICE_412.F1 to */SLICE_417.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_289 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1710.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1710.C0 to *SLICE_1710.F0 Packetiser/SLICE_1710
ROUTE         5   e 0.908 *SLICE_1710.F0 to */SLICE_289.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_452 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_452.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_446 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1711.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1711.C0 to *SLICE_1711.F0 Packetiser/SLICE_1711
ROUTE         4   e 0.908 *SLICE_1711.F0 to */SLICE_446.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_418 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_412.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_412.C1 to */SLICE_412.F1 Streamer1/SLICE_412
ROUTE         4   e 0.908 */SLICE_412.F1 to */SLICE_418.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_447 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1711.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1711.C0 to *SLICE_1711.F0 Packetiser/SLICE_1711
ROUTE         4   e 0.908 *SLICE_1711.F0 to */SLICE_447.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_453 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_453.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_420 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_412.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_412.C1 to */SLICE_412.F1 Streamer1/SLICE_412
ROUTE         4   e 0.908 */SLICE_412.F1 to */SLICE_420.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_455 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_455.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_448 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1711.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1711.C0 to *SLICE_1711.F0 Packetiser/SLICE_1711
ROUTE         4   e 0.908 *SLICE_1711.F0 to */SLICE_448.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Arbiter1/SLICE_456 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1681.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1681.B0 to *SLICE_1681.F0 Arbiter1/SLICE_1681
ROUTE        14   e 0.908 *SLICE_1681.F0 to */SLICE_456.CE Arbiter1/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_414 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1666.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1666.B1 to *SLICE_1666.F1 Streamer1/SLICE_1666
ROUTE         4   e 0.908 *SLICE_1666.F1 to */SLICE_414.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_291 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1710.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1710.C0 to *SLICE_1710.F0 Packetiser/SLICE_1710
ROUTE         5   e 0.908 *SLICE_1710.F0 to */SLICE_291.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1633.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1633.C0 to *SLICE_1633.F0 Packetiser/UART_Inst/SLICE_1633
ROUTE         1   e 0.908 *SLICE_1633.F0 to *_Tx_MGIOL.LSR N_365_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1615.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1615.A0 to *SLICE_1615.F0 Arbiter1/SLICE_1615
ROUTE         1   e 0.908 *SLICE_1615.F0 to *set_MGIOL.LSR Arbiter1.Busy1_0_sqmuxa_3 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1702.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1702.C0 to *SLICE_1702.F0 Packetiser/UART_Inst/SLICE_1702
ROUTE         1   e 0.908 *SLICE_1702.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1701.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1701.B0 to *SLICE_1701.F0 Packetiser/UART_Inst/SLICE_1701
ROUTE         1   e 0.908 *SLICE_1701.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_1620.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1620.D0 to *SLICE_1620.F0 Arbiter1/SLICE_1620
ROUTE         1   e 0.908 *SLICE_1620.F0 to *eset_MGIOL.CE Arbiter1.Busy1_1_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.887ns delay ipReset to Arbiter1/SLICE_231 (2.661ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_231.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 Arbiter1/SLICE_231
ROUTE         2   e 0.232 */SLICE_231.F0 to */SLICE_231.B1 Arbiter1/un1_sendPacket_1_sqmuxa_3
CTOF_DEL    ---     0.238 */SLICE_231.B1 to */SLICE_231.F1 Arbiter1/SLICE_231
ROUTE         1   e 0.232 */SLICE_231.F1 to */SLICE_231.CE Arbiter1/sendPacket_en (to ipClk_c)
                  --------
                    2.661   (48.4% logic, 51.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_335 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_335.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_335.D1 to */SLICE_335.F1 Packetiser/SLICE_335
ROUTE         1   e 0.232 */SLICE_335.F1 to */SLICE_335.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 Packetiser/SLICE_335
ROUTE         1   e 0.001 */SLICE_335.F0 to *SLICE_335.DI0 Packetiser/N_80_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Streamer1/SLICE_424 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_424.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_424.C1 to */SLICE_424.F1 Streamer1/SLICE_424
ROUTE         1   e 0.232 */SLICE_424.F1 to */SLICE_424.A0 Streamer1/N_353
CTOF_DEL    ---     0.238 */SLICE_424.A0 to */SLICE_424.F0 Streamer1/SLICE_424
ROUTE         1   e 0.001 */SLICE_424.F0 to *SLICE_424.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_177 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_177.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_178 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_178.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_179 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_179.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_180 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_180.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_181 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_181.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_182 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_182.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_183 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_183.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_184 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_184.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_185 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_185.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_186 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_186.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_187 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_187.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_188 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_188.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_189 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_189.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_190 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_190.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_191 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_191.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_192 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_192.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_21 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to   SLICE_21.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_22 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to   SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_23 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to   SLICE_23.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_24 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to   SLICE_24.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_403 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_403.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_36 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_36.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_82 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_82.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_37 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_37.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_41 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_41.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_46 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_46.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_50 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_50.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_54 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_54.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_80 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_80.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_478 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_478.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_483 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_483.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_73 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_73.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_81 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_81.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_358 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_358.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_355 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_355.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_93 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_93.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_38 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_38.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_70 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_70.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_477 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_477.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_74 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_74.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_69 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_69.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_83 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_83.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_356 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_356.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_86 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_89 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_89.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_87 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_347 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_347.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_84 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_445 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_445.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_88 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_88.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_43 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_43.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_90 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_90.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_49 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_49.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_236 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_236.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_47 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_47.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_91 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_91.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_55 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_55.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_92 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_92.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_479 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_479.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_239 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_239.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_1638 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *LICE_1638.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_241 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_241.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_484 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_484.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_243 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_243.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_68 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_68.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_240 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_240.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_79 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_79.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_244 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_244.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_76 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_76.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_237 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_237.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_85 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_268 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_268.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_357 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_357.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_287 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_287.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_343 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_343.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_289 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_289.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_351 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_351.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_290 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_290.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_359 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_359.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_292 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_292.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_360 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_360.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_332 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_332.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_39 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_39.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_339 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_339.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_48 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_48.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_238 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_238.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_44 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_44.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_40 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_40.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_52 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_52.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWMI/SLICE_275 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_275.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_42 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_42.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_291 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_291.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_51 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_51.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_340 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_340.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_447 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_447.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_342 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_342.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_446 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_446.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_345 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_345.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_411 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_411.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_346 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_346.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_480 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_480.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_75 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_75.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_481 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_481.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_348 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_348.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_482 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_482.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_349 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_349.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_412 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_412.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_350 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_350.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_53 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_53.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_344 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_344.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_71 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_71.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_352 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_352.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_72 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_72.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_341 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_341.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_78 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_78.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_353 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_353.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_354 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_354.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_242 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_242.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_448 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *SLICE_448.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_408 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to   SLICE_408.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_408.A0 to   SLICE_408.F0 SLICE_408
ROUTE         1   e 0.001   SLICE_408.F0 to  SLICE_408.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_319 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_319.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Packetiser/UART_Inst/SLICE_319
ROUTE         1   e 0.001 */SLICE_319.F0 to *SLICE_319.DI0 Packetiser/UART_Inst/N_369_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_321 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_321.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_321.D0 to */SLICE_321.F0 Packetiser/UART_Inst/SLICE_321
ROUTE         1   e 0.001 */SLICE_321.F0 to *SLICE_321.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_250 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_250.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_250.D0 to */SLICE_250.F0 Control/SLICE_250
ROUTE         1   e 0.001 */SLICE_250.F0 to *SLICE_250.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_326 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_326.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_326.D0 to */SLICE_326.F0 Packetiser/UART_Inst/SLICE_326
ROUTE         5   e 0.001 */SLICE_326.F0 to *SLICE_326.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_421 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_421.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_421.C0 to */SLICE_421.F0 Streamer1/SLICE_421
ROUTE         1   e 0.001 */SLICE_421.F0 to *SLICE_421.DI0 Streamer1/N_22s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_309 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_309.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 Packetiser/UART_Inst/SLICE_309
ROUTE         1   e 0.001 */SLICE_309.F0 to *SLICE_309.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_231 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_231.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 Arbiter1/SLICE_231
ROUTE         2   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 Arbiter1/un1_sendPacket_1_sqmuxa_3 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_229 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_229.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_229.C0 to */SLICE_229.F0 Arbiter1/SLICE_229
ROUTE         1   e 0.001 */SLICE_229.F0 to *SLICE_229.DI0 Arbiter1/Data_0_sqmuxa_1 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_232 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_232.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.D1 to */SLICE_232.F1 Control/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 Control/N_313_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_334 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_334.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.D1 to */SLICE_334.F1 Packetiser/SLICE_334
ROUTE         1   e 0.001 */SLICE_334.F1 to *SLICE_334.DI1 Packetiser/N_78_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_207 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_207.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 Arbiter1/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 Arbiter1/N_245_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_412 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_412.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_412.C0 to */SLICE_412.F0 Streamer1/SLICE_412
ROUTE         1   e 0.001 */SLICE_412.F0 to *SLICE_412.DI0 Streamer1/N_297_i_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_234 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_234.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 Control/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 Control/N_346_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_319 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_319.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_319.D1 to */SLICE_319.F1 Packetiser/UART_Inst/SLICE_319
ROUTE         1   e 0.001 */SLICE_319.F1 to *SLICE_319.DI1 Packetiser/UART_Inst/N_368_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_228 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_228.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.B0 to */SLICE_228.F0 Arbiter1/SLICE_228
ROUTE         6   e 0.001 */SLICE_228.F0 to *SLICE_228.DI0 Arbiter1/un1_ipReset_1_0_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_309 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_309.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_309.C1 to */SLICE_309.F1 Packetiser/UART_Inst/SLICE_309
ROUTE         1   e 0.001 */SLICE_309.F1 to *SLICE_309.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_234 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_234.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_234.D1 to */SLICE_234.F1 Control/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F1 to *SLICE_234.DI1 Control/N_357_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_320 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_320.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 Packetiser/UART_Inst/SLICE_320
ROUTE         1   e 0.001 */SLICE_320.F1 to *SLICE_320.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_230 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_230.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.B0 to */SLICE_230.F0 Arbiter1/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 Arbiter1/sendBuffer_0_sqmuxa_2 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_334 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_334.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         1   e 0.001 */SLICE_334.F0 to *SLICE_334.DI0 Packetiser/N_76_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_245 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_245.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C1 to */SLICE_245.F1 Control/SLICE_245
ROUTE         1   e 0.001 */SLICE_245.F1 to *SLICE_245.DI1 Control/N_572 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_310 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_310.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_310.C1 to */SLICE_310.F1 Packetiser/UART_Inst/SLICE_310
ROUTE         1   e 0.001 */SLICE_310.F1 to *SLICE_310.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_426 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_426.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_426.D0 to */SLICE_426.F0 Arbiter1/SLICE_426
ROUTE         1   e 0.001 */SLICE_426.F0 to *SLICE_426.DI0 Arbiter1/N_464_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_338 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_338.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_338.D1 to */SLICE_338.F1 Packetiser/SLICE_338
ROUTE         1   e 0.001 */SLICE_338.F1 to *SLICE_338.DI1 Packetiser/N_193_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_246 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_246.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_246.C1 to */SLICE_246.F1 Control/SLICE_246
ROUTE         1   e 0.001 */SLICE_246.F1 to *SLICE_246.DI1 Control/N_586 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_450 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_450.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_450.D0 to */SLICE_450.F0 Packetiser/SLICE_450
ROUTE         1   e 0.001 */SLICE_450.F0 to *SLICE_450.DI0 Packetiser/N_126_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_232 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_232.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.D0 to */SLICE_232.F0 Control/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 Control/N_302_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Arbiter1/SLICE_427 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_427.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_427.D0 to */SLICE_427.F0 Arbiter1/SLICE_427
ROUTE         1   e 0.001 */SLICE_427.F0 to *SLICE_427.DI0 Arbiter1/opTxReady2_RNO (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_247 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_247.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.C1 to */SLICE_247.F1 Control/SLICE_247
ROUTE         1   e 0.001 */SLICE_247.F1 to *SLICE_247.DI1 Control/N_600 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_308 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_308.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_308.C1 to */SLICE_308.F1 Packetiser/UART_Inst/SLICE_308
ROUTE         1   e 0.001 */SLICE_308.F1 to *SLICE_308.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_246 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_246.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_246.C0 to */SLICE_246.F0 Control/SLICE_246
ROUTE         1   e 0.001 */SLICE_246.F0 to *SLICE_246.DI0 Control/N_579 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_307 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_307.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 Packetiser/UART_Inst/SLICE_307
ROUTE         1   e 0.001 */SLICE_307.F0 to *SLICE_307.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_248 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_248.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_248.C0 to */SLICE_248.F0 Control/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F0 to *SLICE_248.DI0 Control/N_607 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_320 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_320.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 Packetiser/UART_Inst/SLICE_320
ROUTE         1   e 0.001 */SLICE_320.F0 to *SLICE_320.DI0 Packetiser/UART_Inst/N_367_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_235 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_235.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 Control/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 Control/N_368_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_469 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_469.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_469.C0 to */SLICE_469.F0 Streamer1/SLICE_469
ROUTE         1   e 0.001 */SLICE_469.F0 to *SLICE_469.DI0 Streamer1/tState_2_sqmuxa_i_i_a2 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_248 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_248.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_248.C1 to */SLICE_248.F1 Control/SLICE_248
ROUTE         1   e 0.001 */SLICE_248.F1 to *SLICE_248.DI1 Control/N_614 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_318 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_318.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.D1 to */SLICE_318.F1 Packetiser/UART_Inst/SLICE_318
ROUTE         1   e 0.001 */SLICE_318.F1 to *SLICE_318.DI1 Packetiser/UART_Inst/N_370_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_276 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_276.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.B0 to */SLICE_276.F0 Packetiser/SLICE_276
ROUTE         4   e 0.001 */SLICE_276.F0 to *SLICE_276.DI0 Packetiser/EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_308 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_308.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_308.C0 to */SLICE_308.F0 Packetiser/UART_Inst/SLICE_308
ROUTE         1   e 0.001 */SLICE_308.F0 to *SLICE_308.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_317 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_317.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_317.D0 to */SLICE_317.F0 Packetiser/UART_Inst/SLICE_317
ROUTE         1   e 0.001 */SLICE_317.F0 to *SLICE_317.DI0 Packetiser/UART_Inst/N_373_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_336 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_336.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_336.D1 to */SLICE_336.F1 Packetiser/SLICE_336
ROUTE         1   e 0.001 */SLICE_336.F1 to *SLICE_336.DI1 Packetiser/N_201_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_233 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_233.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D0 to */SLICE_233.F0 Control/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 Control/N_324_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_337 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_337.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_337.A1 to */SLICE_337.F1 Packetiser/SLICE_337
ROUTE         1   e 0.001 */SLICE_337.F1 to *SLICE_337.DI1 Packetiser/N_197_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_317 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_317.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Packetiser/UART_Inst/SLICE_317
ROUTE         1   e 0.001 */SLICE_317.F1 to *SLICE_317.DI1 Packetiser/UART_Inst/N_372_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_311 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_311.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 Packetiser/UART_Inst/SLICE_311
ROUTE         1   e 0.001 */SLICE_311.F0 to *SLICE_311.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_249 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_249.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_249.D0 to */SLICE_249.F0 Control/SLICE_249
ROUTE         1   e 0.001 */SLICE_249.F0 to *SLICE_249.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_337 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_337.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_337.D0 to */SLICE_337.F0 Packetiser/SLICE_337
ROUTE         1   e 0.001 */SLICE_337.F0 to *SLICE_337.DI0 Packetiser/N_199_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_233 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_233.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.D1 to */SLICE_233.F1 Control/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 Control/N_335_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_338 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_338.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_338.D0 to */SLICE_338.F0 Packetiser/SLICE_338
ROUTE         1   e 0.001 */SLICE_338.F0 to *SLICE_338.DI0 Packetiser/N_195_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_245 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_245.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C0 to */SLICE_245.F0 Control/SLICE_245
ROUTE         1   e 0.001 */SLICE_245.F0 to *SLICE_245.DI0 Control/N_565 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_250 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_250.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_250.D1 to */SLICE_250.F1 Control/SLICE_250
ROUTE         1   e 0.001 */SLICE_250.F1 to *SLICE_250.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_247 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_247.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.C0 to */SLICE_247.F0 Control/SLICE_247
ROUTE         1   e 0.001 */SLICE_247.F0 to *SLICE_247.DI0 Control/N_593 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_425 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_425.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_425.C0 to */SLICE_425.F0 Packetiser/SLICE_425
ROUTE         1   e 0.001 */SLICE_425.F0 to *SLICE_425.DI0 Packetiser/N_364_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_318 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_318.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_318.D0 to */SLICE_318.F0 Packetiser/UART_Inst/SLICE_318
ROUTE         1   e 0.001 */SLICE_318.F0 to *SLICE_318.DI0 Packetiser/UART_Inst/N_371_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_451 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_451.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_451.C0 to */SLICE_451.F0 Packetiser/SLICE_451
ROUTE         1   e 0.001 */SLICE_451.F0 to *SLICE_451.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_307 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_307.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_307.C1 to */SLICE_307.F1 Packetiser/UART_Inst/SLICE_307
ROUTE         1   e 0.001 */SLICE_307.F1 to *SLICE_307.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_310 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_310.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 Packetiser/UART_Inst/SLICE_310
ROUTE         1   e 0.001 */SLICE_310.F0 to *SLICE_310.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_0_3.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_0_3.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_1_2.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_1_2.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Arbiter1/SLICE_464 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_464.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_470 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_470.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_304 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_304.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_306 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_306.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_305 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_305.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_458 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_458.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_444 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_444.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Arbiter1/SLICE_227 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_227.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_463 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_463.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_302 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_302.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_303 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_303.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Arbiter1/SLICE_459 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_459.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.872ns delay ipReset to SLICE_1613 (1.721ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1613.M0 ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.872ns delay ipReset to SLICE_1712 (1.721ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to  SLICE_1712.M0 ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.872ns delay ipReset to Packetiser/SLICE_449 (1.721ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to */SLICE_449.M0 ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMModulated_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *ated_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       292   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            13 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_404 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_404.CLK to */SLICE_404.Q1 Register/SLICE_404 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_404.Q1 to *SLICE_1688.A0 Register/LEDs_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1688.A0 to *SLICE_1688.F0 Register/SLICE_1688
ROUTE         1   e 0.908 *SLICE_1688.F0 to       45.PADDO un1_Register_i[33]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_405 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_405.CLK to */SLICE_405.Q0 Register/SLICE_405 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_405.Q0 to *SLICE_1689.A0 Register/LEDs_Q[2]
CTOF_DEL    ---     0.238 *SLICE_1689.A0 to *SLICE_1689.F0 Register/SLICE_1689
ROUTE         1   e 0.908 *SLICE_1689.F0 to       44.PADDO un1_Register_i[34]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_406 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_406.CLK to */SLICE_406.Q1 Register/SLICE_406 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_406.Q1 to *SLICE_1692.A0 Register/LEDs_Q[5]
CTOF_DEL    ---     0.238 *SLICE_1692.A0 to *SLICE_1692.F0 Register/SLICE_1692
ROUTE         1   e 0.908 *SLICE_1692.F0 to       39.PADDO un1_Register_i[37]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_407 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_407.CLK to */SLICE_407.Q0 Register/SLICE_407 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_407.Q0 to *SLICE_1693.A0 Register/LEDs_Q[6]
CTOF_DEL    ---     0.238 *SLICE_1693.A0 to *SLICE_1693.F0 Register/SLICE_1693
ROUTE         1   e 0.908 *SLICE_1693.F0 to       38.PADDO un1_Register_i[38]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_404 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_404.CLK to */SLICE_404.Q0 Register/SLICE_404 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_404.Q0 to *SLICE_1687.A0 Register/LEDs_Q[0]
CTOF_DEL    ---     0.238 *SLICE_1687.A0 to *SLICE_1687.F0 Register/SLICE_1687
ROUTE         1   e 0.908 *SLICE_1687.F0 to       46.PADDO un1_Register_i[32]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_405 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_405.CLK to */SLICE_405.Q1 Register/SLICE_405 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_405.Q1 to *SLICE_1690.A0 Register/LEDs_Q[3]
CTOF_DEL    ---     0.238 *SLICE_1690.A0 to *SLICE_1690.F0 Register/SLICE_1690
ROUTE         1   e 0.908 *SLICE_1690.F0 to       43.PADDO un1_Register_i[35]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_406 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_406.CLK to */SLICE_406.Q0 Register/SLICE_406 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_406.Q0 to *SLICE_1691.A0 Register/LEDs_Q[4]
CTOF_DEL    ---     0.238 *SLICE_1691.A0 to *SLICE_1691.F0 Register/SLICE_1691
ROUTE         1   e 0.908 *SLICE_1691.F0 to       40.PADDO un1_Register_i[36]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_407 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_407.CLK to */SLICE_407.Q1 Register/SLICE_407 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_407.Q1 to *SLICE_1694.A0 Register/LEDs_Q[7]
CTOF_DEL    ---     0.238 *SLICE_1694.A0 to *SLICE_1694.F0 Register/SLICE_1694
ROUTE         1   e 0.908 *SLICE_1694.F0 to       37.PADDO un1_Register_i[39]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|   99.216 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 439
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to         SLICE_21.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_22.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_23.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_24.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_78.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_79.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_80.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_81.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_82.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_83.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_84.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_85.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_86.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_87.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_88.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_89.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_90.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_91.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_92.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_93.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_95.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_96.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_101.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_102.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_103.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_114.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_115.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_116.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_117.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_118.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_119.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_120.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_121.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_122.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_177.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_178.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_180.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_181.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_182.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_183.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_184.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_185.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_186.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_187.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_188.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_189.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_190.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_191.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_192.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_193.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_194.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_198.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_199.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_200.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_201.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_202.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_203.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_204.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_205.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_206.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_208.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_209.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_210.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_211.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_212.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_213.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_214.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_215.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_216.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_217.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_218.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_219.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_220.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_221.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_222.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_225.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_226.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_232.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_233.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_234.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_235.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_236.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_237.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_264.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_265.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_266.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_267.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_268.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_269.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_270.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_271.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_272.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_273.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_274.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWMI/SLICE_275.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_278.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_279.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_280.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_281.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_282.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_283.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_284.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_288.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_295.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_311.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_337.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_363.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_365.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_366.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_367.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_368.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_369.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_370.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_371.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_372.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_373.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_374.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_375.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_376.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_377.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_378.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_379.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_380.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_381.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_382.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_383.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_384.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_385.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_386.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_387.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_388.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_389.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_390.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_391.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_392.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_393.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_394.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_395.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_396.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_397.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_398.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_399.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_400.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_401.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_402.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_403.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_408.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_417.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_418.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_419.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_420.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_428.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_429.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_430.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_431.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_432.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_433.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_434.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_435.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_436.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_437.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_438.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_439.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_440.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_441.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_442.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_443.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_444.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_458.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_474.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_475.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_476.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_477.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_478.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_479.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_480.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_481.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_482.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_483.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_484.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_485.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_486.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_487.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_488.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_489.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_490.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_491.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_492.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_493.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_494.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_495.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_496.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_497.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_498.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_499.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_500.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1648.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_408.F0 to        SLICE_408.DI0 ipReset_c_i
  e 0.908ns        ipReset.PADDI to         SLICE_21.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_23.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_24.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_36.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_37.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_38.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_39.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_40.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_41.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_42.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_43.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_44.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_46.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_47.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_48.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_49.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_50.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_51.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_52.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_53.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_54.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_55.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_68.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_69.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_70.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_71.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_72.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_73.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_74.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_75.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_76.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_163.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_166.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_166.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_167.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_167.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_168.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_168.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_187.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_188.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_189.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_207.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_207.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_227.CE ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_228.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_229.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_230.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_231.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_231.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_232.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_232.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_233.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_233.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_234.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_234.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_235.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_236.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_237.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_238.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_239.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_240.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_241.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_242.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_243.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_244.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_245.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_245.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_246.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_246.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_247.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_247.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_248.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_248.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_249.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_250.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_250.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_268.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWMI/SLICE_275.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_276.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_287.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_289.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_290.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_291.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_292.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_302.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_303.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_304.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_305.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_306.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_307.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_307.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_308.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_308.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_309.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_309.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_310.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_310.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_311.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_312.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_312.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_313.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_313.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_314.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_314.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_315.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_315.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_316.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_316.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_317.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_317.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_318.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_318.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_319.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_319.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_320.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_320.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_321.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_326.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_332.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_333.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_334.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_334.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_335.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_336.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_337.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_337.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_338.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_338.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_339.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_340.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_341.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_342.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_343.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_344.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_345.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_346.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_347.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_348.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_349.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_350.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_351.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_352.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_353.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_354.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_355.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_356.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_357.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_358.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_359.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_360.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_403.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_408.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_411.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_412.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_412.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_412.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_421.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_424.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_424.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_425.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_426.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_427.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_444.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_445.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_446.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_447.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_448.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_449.M0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_450.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_451.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_451.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_458.CE ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_459.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_463.CE ipReset_c
  e 0.908ns        ipReset.PADDI to rbiter1/SLICE_464.CE ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_469.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_469.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_470.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_477.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_478.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_479.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_480.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_481.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_482.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_483.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_484.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1587.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1588.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1593.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1593.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1595.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1602.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1605.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1606.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1613.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1613.M0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1615.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1616.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1617.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1618.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1619.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1620.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1627.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1628.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1629.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1631.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1632.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1633.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1634.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1635.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to tiser/SLICE_1638.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1639.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1640.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1641.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1642.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1643.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1644.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1648.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1648.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1650.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1652.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1653.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1654.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1659.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1663.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1666.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1675.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1678.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1681.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to biter1/SLICE_1682.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1695.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1696.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1697.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1701.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1702.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1705.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1707.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1708.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1709.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1710.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1711.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1712.M0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1714.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.908ns egister/SLICE_404.Q0 to gister/SLICE_1687.A0 Register/LEDs_Q[0]
  e 0.908ns egister/SLICE_404.Q1 to gister/SLICE_1688.A0 Register/LEDs_Q[1]
  e 0.908ns egister/SLICE_405.Q0 to gister/SLICE_1689.A0 Register/LEDs_Q[2]
  e 0.908ns egister/SLICE_405.Q1 to gister/SLICE_1690.A0 Register/LEDs_Q[3]
  e 0.908ns egister/SLICE_406.Q0 to gister/SLICE_1691.A0 Register/LEDs_Q[4]
  e 0.908ns egister/SLICE_406.Q1 to gister/SLICE_1692.A0 Register/LEDs_Q[5]
  e 0.908ns egister/SLICE_407.Q0 to gister/SLICE_1693.A0 Register/LEDs_Q[6]
  e 0.908ns egister/SLICE_407.Q1 to gister/SLICE_1694.A0 Register/LEDs_Q[7]
  e 0.908ns       ipBtn[3].PADDI to gister/SLICE_1684.B0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to gister/SLICE_1685.B0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to gister/SLICE_1686.B0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to gister/SLICE_1664.B1 ipBtn_c[0]
  e 0.908ns gister/SLICE_1687.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.908ns gister/SLICE_1688.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.908ns gister/SLICE_1689.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.908ns gister/SLICE_1690.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.908ns gister/SLICE_1691.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.908ns gister/SLICE_1692.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.908ns gister/SLICE_1693.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.908ns gister/SLICE_1694.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22220 paths, 1 nets, and 14905 connections (96.38% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 20:34:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_299 to Packetiser/UART_Inst/SLICE_299 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_299 to Packetiser/UART_Inst/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_299.CLK to */SLICE_299.Q0 Packetiser/UART_Inst/SLICE_299 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_299.Q0 to */SLICE_299.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_299.B1 to */SLICE_299.F1 Packetiser/UART_Inst/SLICE_299
ROUTE         1   e 0.001 */SLICE_299.F1 to *SLICE_299.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 439
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_312.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_313.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_314.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_315.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_316.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to  opUART_Tx_MGIOL.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to MModulated_MGIOL.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_408.F0 to        SLICE_408.DI0 ipReset_c_i
  e 0.450ns        ipReset.PADDI to         SLICE_21.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_23.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_24.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_36.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_37.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_38.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_39.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_40.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_41.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_42.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_43.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_44.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_46.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_47.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_48.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_49.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_50.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_51.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_52.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_53.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_54.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_55.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_68.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_69.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_70.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_71.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_72.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_73.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_74.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_75.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_76.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_163.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_166.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_166.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_167.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_167.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_168.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_168.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_187.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_188.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_189.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_207.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_207.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_227.CE ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_228.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_229.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_230.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_231.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_231.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_232.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_232.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_233.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_233.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_234.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_234.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_235.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_236.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_237.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_238.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_239.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_240.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_241.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_242.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_243.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_244.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_245.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_245.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_246.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_246.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_247.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_247.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_248.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_248.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_249.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_250.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_250.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_268.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWMI/SLICE_275.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_276.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_287.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_289.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_290.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_291.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_292.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_302.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_303.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_304.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_305.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_306.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_307.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_307.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_308.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_308.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_309.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_309.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_310.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_310.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_311.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_312.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_312.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_313.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_313.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_314.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_314.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_315.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_315.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_316.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_316.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_317.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_317.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_318.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_318.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_319.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_319.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_320.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_320.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_321.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_326.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_332.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_333.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_334.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_334.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_335.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_336.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_337.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_337.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_338.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_338.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_339.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_340.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_341.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_342.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_343.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_344.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_345.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_346.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_347.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_348.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_349.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_350.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_351.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_352.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_353.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_354.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_355.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_356.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_357.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_358.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_359.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_360.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_403.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_408.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_411.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_412.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_412.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_412.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_421.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_424.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_424.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_425.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_426.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_427.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_444.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_445.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_446.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_447.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_448.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_449.M0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_450.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_451.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_451.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_458.CE ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_459.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_463.CE ipReset_c
  e 0.450ns        ipReset.PADDI to rbiter1/SLICE_464.CE ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_469.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_469.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_470.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_477.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_478.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_479.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_480.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_481.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_482.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_483.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_484.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1587.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1588.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1593.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1593.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1595.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1602.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1605.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1606.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1613.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1613.M0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1615.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1616.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1617.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1618.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1619.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1620.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1627.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1628.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1629.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1631.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1632.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1633.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1634.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1635.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to tiser/SLICE_1638.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1639.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1640.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1641.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1642.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1643.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1644.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1648.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1648.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1650.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1652.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1653.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1654.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1659.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1663.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1666.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1675.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1678.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1681.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to biter1/SLICE_1682.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1695.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1696.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1697.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1701.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1702.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1705.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1707.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1708.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1709.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1710.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1711.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1712.M0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1714.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.450ns egister/SLICE_404.Q0 to gister/SLICE_1687.A0 Register/LEDs_Q[0]
  e 0.450ns egister/SLICE_404.Q1 to gister/SLICE_1688.A0 Register/LEDs_Q[1]
  e 0.450ns egister/SLICE_405.Q0 to gister/SLICE_1689.A0 Register/LEDs_Q[2]
  e 0.450ns egister/SLICE_405.Q1 to gister/SLICE_1690.A0 Register/LEDs_Q[3]
  e 0.450ns egister/SLICE_406.Q0 to gister/SLICE_1691.A0 Register/LEDs_Q[4]
  e 0.450ns egister/SLICE_406.Q1 to gister/SLICE_1692.A0 Register/LEDs_Q[5]
  e 0.450ns egister/SLICE_407.Q0 to gister/SLICE_1693.A0 Register/LEDs_Q[6]
  e 0.450ns egister/SLICE_407.Q1 to gister/SLICE_1694.A0 Register/LEDs_Q[7]
  e 0.450ns       ipBtn[3].PADDI to gister/SLICE_1684.B0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to gister/SLICE_1685.B0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to gister/SLICE_1686.B0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to gister/SLICE_1664.B1 ipBtn_c[0]
  e 0.450ns gister/SLICE_1687.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.450ns gister/SLICE_1688.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.450ns gister/SLICE_1689.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.450ns gister/SLICE_1690.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.450ns gister/SLICE_1691.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.450ns gister/SLICE_1692.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.450ns gister/SLICE_1693.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.450ns gister/SLICE_1694.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22220 paths, 1 nets, and 15130 connections (97.83% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
