// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MatrixVectorActivation_2_Matrix_Vector_Activate_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   out_V_TREADY;
input  [127:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
wire   [0:0] icmp_ln123_fu_554_p2;
wire   [0:0] icmp_ln126_fu_566_p2;
reg    ap_predicate_op29_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_CS_iter1_fsm_state2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_CS_iter4_fsm_state5;
reg   [0:0] icmp_ln123_reg_3667;
reg   [0:0] icmp_ln123_reg_3667_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_CS_iter5_fsm_state6;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] weights_39_address0;
reg    weights_39_ce0;
wire   [126:0] weights_39_q0;
wire   [5:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [5:0] p_ZL7threshs_0_q0;
wire   [5:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [5:0] p_ZL7threshs_1_q0;
wire   [5:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [5:0] p_ZL7threshs_2_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg   [31:0] nf_3_reg_3662;
wire   [0:0] icmp_ln123_reg_3667_pp0_iter0_reg;
reg   [0:0] icmp_ln123_reg_3667_pp0_iter1_reg;
reg   [0:0] icmp_ln123_reg_3667_pp0_iter2_reg;
reg   [0:0] icmp_ln123_reg_3667_pp0_iter3_reg;
wire   [0:0] icmp_ln174_fu_583_p2;
reg   [0:0] icmp_ln174_reg_3674;
wire   [1:0] r_fu_618_p1;
reg   [1:0] r_reg_3684;
reg   [1:0] r_1_reg_3689;
reg   [1:0] r_2_reg_3694;
reg   [1:0] r_3_reg_3699;
reg   [1:0] r_4_reg_3704;
reg   [1:0] r_5_reg_3709;
reg   [1:0] r_6_reg_3714;
reg   [1:0] r_7_reg_3719;
reg   [1:0] r_8_reg_3724;
reg   [1:0] r_9_reg_3729;
reg   [1:0] r_10_reg_3734;
reg   [1:0] r_11_reg_3739;
reg   [1:0] r_12_reg_3744;
reg   [1:0] r_13_reg_3749;
reg   [1:0] r_14_reg_3754;
reg   [1:0] r_15_reg_3759;
reg   [1:0] r_16_reg_3764;
reg   [1:0] r_17_reg_3769;
reg   [1:0] r_18_reg_3774;
reg   [1:0] r_19_reg_3779;
reg   [1:0] r_20_reg_3784;
reg   [1:0] r_21_reg_3789;
reg   [1:0] r_22_reg_3794;
reg   [1:0] r_23_reg_3799;
reg   [1:0] r_24_reg_3804;
reg   [1:0] r_25_reg_3809;
reg   [1:0] r_26_reg_3814;
reg   [1:0] r_27_reg_3819;
reg   [1:0] r_28_reg_3824;
reg   [1:0] r_29_reg_3829;
reg   [1:0] r_30_reg_3834;
reg   [1:0] r_31_reg_3839;
reg   [1:0] r_32_reg_3844;
reg   [1:0] r_33_reg_3849;
reg   [1:0] r_34_reg_3854;
reg   [1:0] r_35_reg_3859;
reg   [1:0] r_36_reg_3864;
reg   [1:0] r_37_reg_3869;
reg   [1:0] r_38_reg_3874;
reg   [1:0] r_39_reg_3879;
reg   [1:0] r_40_reg_3884;
reg   [1:0] r_41_reg_3889;
reg   [1:0] r_42_reg_3894;
reg   [1:0] r_43_reg_3899;
reg   [1:0] r_44_reg_3904;
reg   [1:0] r_45_reg_3909;
reg   [1:0] r_46_reg_3914;
reg   [1:0] r_47_reg_3919;
reg   [1:0] r_48_reg_3924;
reg   [1:0] r_49_reg_3929;
reg   [1:0] r_50_reg_3934;
reg   [1:0] r_51_reg_3939;
reg   [1:0] r_52_reg_3944;
reg   [1:0] r_53_reg_3949;
reg   [1:0] r_54_reg_3954;
reg   [1:0] r_55_reg_3959;
reg   [1:0] r_56_reg_3964;
reg   [1:0] r_57_reg_3969;
reg   [1:0] r_58_reg_3974;
reg   [1:0] r_59_reg_3979;
reg   [1:0] r_60_reg_3984;
reg   [1:0] r_61_reg_3989;
reg   [1:0] r_62_reg_3994;
reg   [1:0] r_63_reg_3999;
wire  signed [3:0] mul_ln115_29_fu_2408_p2;
reg  signed [3:0] mul_ln115_29_reg_4019;
wire  signed [2:0] mul_ln115_63_fu_2986_p2;
reg  signed [2:0] mul_ln115_63_reg_4024;
wire   [4:0] add_ln169_fu_2992_p2;
reg   [4:0] add_ln169_reg_4029;
wire   [4:0] add_ln169_1_fu_2998_p2;
reg   [4:0] add_ln169_1_reg_4034;
wire   [4:0] add_ln169_3_fu_3004_p2;
reg   [4:0] add_ln169_3_reg_4039;
wire   [4:0] add_ln169_4_fu_3010_p2;
reg   [4:0] add_ln169_4_reg_4044;
wire   [4:0] add_ln169_7_fu_3016_p2;
reg   [4:0] add_ln169_7_reg_4049;
wire   [4:0] add_ln169_8_fu_3022_p2;
reg   [4:0] add_ln169_8_reg_4054;
wire   [4:0] add_ln169_10_fu_3028_p2;
reg   [4:0] add_ln169_10_reg_4059;
wire   [4:0] add_ln169_11_fu_3034_p2;
reg   [4:0] add_ln169_11_reg_4064;
wire   [4:0] add_ln169_15_fu_3040_p2;
reg   [4:0] add_ln169_15_reg_4069;
wire   [4:0] add_ln169_16_fu_3046_p2;
reg   [4:0] add_ln169_16_reg_4074;
wire   [4:0] add_ln169_18_fu_3052_p2;
reg   [4:0] add_ln169_18_reg_4079;
wire   [4:0] add_ln169_19_fu_3058_p2;
reg   [4:0] add_ln169_19_reg_4084;
wire   [4:0] add_ln169_22_fu_3064_p2;
reg   [4:0] add_ln169_22_reg_4089;
wire   [4:0] add_ln169_23_fu_3070_p2;
reg   [4:0] add_ln169_23_reg_4094;
wire   [4:0] add_ln169_25_fu_3076_p2;
reg   [4:0] add_ln169_25_reg_4099;
wire   [4:0] add_ln169_26_fu_3082_p2;
reg   [4:0] add_ln169_26_reg_4104;
wire   [4:0] add_ln169_31_fu_3088_p2;
reg   [4:0] add_ln169_31_reg_4109;
wire   [4:0] add_ln169_32_fu_3094_p2;
reg   [4:0] add_ln169_32_reg_4114;
wire   [4:0] add_ln169_34_fu_3100_p2;
reg   [4:0] add_ln169_34_reg_4119;
wire   [4:0] add_ln169_35_fu_3106_p2;
reg   [4:0] add_ln169_35_reg_4124;
wire   [4:0] add_ln169_38_fu_3112_p2;
reg   [4:0] add_ln169_38_reg_4129;
wire   [4:0] add_ln169_39_fu_3118_p2;
reg   [4:0] add_ln169_39_reg_4134;
wire   [4:0] add_ln169_41_fu_3124_p2;
reg   [4:0] add_ln169_41_reg_4139;
wire   [4:0] add_ln169_42_fu_3130_p2;
reg   [4:0] add_ln169_42_reg_4144;
wire   [4:0] add_ln169_46_fu_3136_p2;
reg   [4:0] add_ln169_46_reg_4149;
wire   [4:0] add_ln169_47_fu_3142_p2;
reg   [4:0] add_ln169_47_reg_4154;
wire   [4:0] add_ln169_49_fu_3148_p2;
reg   [4:0] add_ln169_49_reg_4159;
wire   [4:0] add_ln169_50_fu_3154_p2;
reg   [4:0] add_ln169_50_reg_4164;
wire   [4:0] add_ln169_53_fu_3160_p2;
reg   [4:0] add_ln169_53_reg_4169;
wire   [4:0] add_ln169_54_fu_3166_p2;
reg   [4:0] add_ln169_54_reg_4174;
wire   [4:0] add_ln169_56_fu_3172_p2;
reg   [4:0] add_ln169_56_reg_4179;
reg   [5:0] p_ZL7threshs_0_load_reg_4184;
reg   [5:0] p_ZL7threshs_0_load_reg_4184_pp0_iter3_reg;
reg   [5:0] p_ZL7threshs_0_load_reg_4184_pp0_iter4_reg;
reg   [5:0] p_ZL7threshs_1_load_reg_4189;
reg   [5:0] p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg;
reg   [5:0] p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg;
reg   [5:0] p_ZL7threshs_2_load_reg_4194;
reg   [5:0] p_ZL7threshs_2_load_reg_4194_pp0_iter3_reg;
reg   [5:0] p_ZL7threshs_2_load_reg_4194_pp0_iter4_reg;
wire   [7:0] add_ln169_14_fu_3268_p2;
reg   [7:0] add_ln169_14_reg_4199;
wire   [7:0] add_ln169_29_fu_3358_p2;
reg   [7:0] add_ln169_29_reg_4204;
wire   [6:0] add_ln169_37_fu_3396_p2;
reg   [6:0] add_ln169_37_reg_4209;
wire   [6:0] add_ln169_44_fu_3434_p2;
reg   [6:0] add_ln169_44_reg_4214;
wire   [7:0] add_ln169_60_fu_3531_p2;
reg   [7:0] add_ln169_60_reg_4219;
wire   [7:0] add_ln169_62_fu_3558_p2;
reg   [7:0] add_ln169_62_reg_4224;
wire   [63:0] idxprom2_i26_fu_613_p1;
wire   [63:0] idxprom2_i_fu_1258_p1;
reg   [31:0] tile_fu_452;
wire   [31:0] tile_2_fu_1264_p3;
wire    ap_loop_init;
reg   [31:0] nf_1_fu_456;
wire   [31:0] nf_4_fu_589_p3;
reg   [31:0] ap_sig_allocacmp_nf_3;
reg   [6:0] i_fu_460;
wire   [6:0] i_2_fu_560_p2;
reg   [6:0] ap_sig_allocacmp_i_1;
reg   [127:0] arrayidx3_0_0_0_load22_fu_464;
wire   [31:0] nf_fu_577_p2;
wire   [31:0] tile_1_fu_1252_p2;
wire  signed [1:0] local_temp_fu_1276_p1;
wire   [1:0] mul_ln115_fu_1915_p0;
wire  signed [3:0] mul_ln115_fu_1915_p2;
wire  signed [1:0] local_temp_1_fu_1280_p4;
wire   [1:0] mul_ln115_1_fu_1932_p0;
wire  signed [3:0] mul_ln115_1_fu_1932_p2;
wire  signed [1:0] local_temp_2_fu_1290_p4;
wire   [1:0] mul_ln115_2_fu_1949_p0;
wire  signed [3:0] mul_ln115_2_fu_1949_p2;
wire  signed [1:0] local_temp_3_fu_1300_p4;
wire   [1:0] mul_ln115_3_fu_1966_p0;
wire  signed [3:0] mul_ln115_3_fu_1966_p2;
wire  signed [1:0] local_temp_4_fu_1310_p4;
wire   [1:0] mul_ln115_4_fu_1983_p0;
wire  signed [3:0] mul_ln115_4_fu_1983_p2;
wire  signed [1:0] local_temp_5_fu_1320_p4;
wire   [1:0] mul_ln115_5_fu_2000_p0;
wire  signed [3:0] mul_ln115_5_fu_2000_p2;
wire  signed [1:0] local_temp_6_fu_1330_p4;
wire   [1:0] mul_ln115_6_fu_2017_p0;
wire  signed [3:0] mul_ln115_6_fu_2017_p2;
wire  signed [1:0] local_temp_7_fu_1340_p4;
wire   [1:0] mul_ln115_7_fu_2034_p0;
wire  signed [3:0] mul_ln115_7_fu_2034_p2;
wire  signed [1:0] local_temp_8_fu_1350_p4;
wire   [1:0] mul_ln115_8_fu_2051_p0;
wire  signed [3:0] mul_ln115_8_fu_2051_p2;
wire  signed [1:0] local_temp_9_fu_1360_p4;
wire   [1:0] mul_ln115_9_fu_2068_p0;
wire  signed [3:0] mul_ln115_9_fu_2068_p2;
wire  signed [1:0] local_temp_10_fu_1370_p4;
wire   [1:0] mul_ln115_10_fu_2085_p0;
wire  signed [3:0] mul_ln115_10_fu_2085_p2;
wire  signed [1:0] local_temp_11_fu_1380_p4;
wire   [1:0] mul_ln115_11_fu_2102_p0;
wire  signed [3:0] mul_ln115_11_fu_2102_p2;
wire  signed [1:0] local_temp_12_fu_1390_p4;
wire   [1:0] mul_ln115_12_fu_2119_p0;
wire  signed [3:0] mul_ln115_12_fu_2119_p2;
wire  signed [1:0] local_temp_13_fu_1400_p4;
wire   [1:0] mul_ln115_13_fu_2136_p0;
wire  signed [3:0] mul_ln115_13_fu_2136_p2;
wire  signed [1:0] local_temp_14_fu_1410_p4;
wire   [1:0] mul_ln115_14_fu_2153_p0;
wire  signed [3:0] mul_ln115_14_fu_2153_p2;
wire  signed [1:0] local_temp_15_fu_1420_p4;
wire   [1:0] mul_ln115_15_fu_2170_p0;
wire  signed [3:0] mul_ln115_15_fu_2170_p2;
wire  signed [1:0] local_temp_16_fu_1430_p4;
wire   [1:0] mul_ln115_16_fu_2187_p0;
wire  signed [3:0] mul_ln115_16_fu_2187_p2;
wire  signed [1:0] local_temp_17_fu_1440_p4;
wire   [1:0] mul_ln115_17_fu_2204_p0;
wire  signed [3:0] mul_ln115_17_fu_2204_p2;
wire  signed [1:0] local_temp_18_fu_1450_p4;
wire   [1:0] mul_ln115_18_fu_2221_p0;
wire  signed [3:0] mul_ln115_18_fu_2221_p2;
wire  signed [1:0] local_temp_19_fu_1460_p4;
wire   [1:0] mul_ln115_19_fu_2238_p0;
wire  signed [3:0] mul_ln115_19_fu_2238_p2;
wire  signed [1:0] local_temp_20_fu_1470_p4;
wire   [1:0] mul_ln115_20_fu_2255_p0;
wire  signed [3:0] mul_ln115_20_fu_2255_p2;
wire  signed [1:0] local_temp_21_fu_1480_p4;
wire   [1:0] mul_ln115_21_fu_2272_p0;
wire  signed [3:0] mul_ln115_21_fu_2272_p2;
wire  signed [1:0] local_temp_22_fu_1490_p4;
wire   [1:0] mul_ln115_22_fu_2289_p0;
wire  signed [3:0] mul_ln115_22_fu_2289_p2;
wire  signed [1:0] local_temp_23_fu_1500_p4;
wire   [1:0] mul_ln115_23_fu_2306_p0;
wire  signed [3:0] mul_ln115_23_fu_2306_p2;
wire  signed [1:0] local_temp_24_fu_1510_p4;
wire   [1:0] mul_ln115_24_fu_2323_p0;
wire  signed [3:0] mul_ln115_24_fu_2323_p2;
wire  signed [1:0] local_temp_25_fu_1520_p4;
wire   [1:0] mul_ln115_25_fu_2340_p0;
wire  signed [3:0] mul_ln115_25_fu_2340_p2;
wire  signed [1:0] local_temp_26_fu_1530_p4;
wire   [1:0] mul_ln115_26_fu_2357_p0;
wire  signed [3:0] mul_ln115_26_fu_2357_p2;
wire  signed [1:0] local_temp_27_fu_1540_p4;
wire   [1:0] mul_ln115_27_fu_2374_p0;
wire  signed [3:0] mul_ln115_27_fu_2374_p2;
wire  signed [1:0] local_temp_28_fu_1550_p4;
wire   [1:0] mul_ln115_28_fu_2391_p0;
wire  signed [3:0] mul_ln115_28_fu_2391_p2;
wire  signed [1:0] local_temp_29_fu_1560_p4;
wire   [1:0] mul_ln115_29_fu_2408_p0;
wire  signed [1:0] local_temp_30_fu_1570_p4;
wire   [1:0] mul_ln115_30_fu_2421_p0;
wire  signed [3:0] mul_ln115_30_fu_2421_p2;
wire  signed [1:0] local_temp_31_fu_1580_p4;
wire   [1:0] mul_ln115_31_fu_2438_p0;
wire  signed [3:0] mul_ln115_31_fu_2438_p2;
wire  signed [1:0] local_temp_32_fu_1590_p4;
wire   [1:0] mul_ln115_32_fu_2455_p0;
wire  signed [3:0] mul_ln115_32_fu_2455_p2;
wire  signed [1:0] local_temp_33_fu_1600_p4;
wire   [1:0] mul_ln115_33_fu_2472_p0;
wire  signed [3:0] mul_ln115_33_fu_2472_p2;
wire  signed [1:0] local_temp_34_fu_1610_p4;
wire   [1:0] mul_ln115_34_fu_2489_p0;
wire  signed [3:0] mul_ln115_34_fu_2489_p2;
wire  signed [1:0] local_temp_35_fu_1620_p4;
wire   [1:0] mul_ln115_35_fu_2506_p0;
wire  signed [3:0] mul_ln115_35_fu_2506_p2;
wire  signed [1:0] local_temp_36_fu_1630_p4;
wire   [1:0] mul_ln115_36_fu_2523_p0;
wire  signed [3:0] mul_ln115_36_fu_2523_p2;
wire  signed [1:0] local_temp_37_fu_1640_p4;
wire   [1:0] mul_ln115_37_fu_2540_p0;
wire  signed [3:0] mul_ln115_37_fu_2540_p2;
wire  signed [1:0] local_temp_38_fu_1650_p4;
wire   [1:0] mul_ln115_38_fu_2557_p0;
wire  signed [3:0] mul_ln115_38_fu_2557_p2;
wire  signed [1:0] local_temp_39_fu_1660_p4;
wire   [1:0] mul_ln115_39_fu_2574_p0;
wire  signed [3:0] mul_ln115_39_fu_2574_p2;
wire  signed [1:0] local_temp_40_fu_1670_p4;
wire   [1:0] mul_ln115_40_fu_2591_p0;
wire  signed [3:0] mul_ln115_40_fu_2591_p2;
wire  signed [1:0] local_temp_41_fu_1680_p4;
wire   [1:0] mul_ln115_41_fu_2608_p0;
wire  signed [3:0] mul_ln115_41_fu_2608_p2;
wire  signed [1:0] local_temp_42_fu_1690_p4;
wire   [1:0] mul_ln115_42_fu_2625_p0;
wire  signed [3:0] mul_ln115_42_fu_2625_p2;
wire  signed [1:0] local_temp_43_fu_1700_p4;
wire   [1:0] mul_ln115_43_fu_2642_p0;
wire  signed [3:0] mul_ln115_43_fu_2642_p2;
wire  signed [1:0] local_temp_44_fu_1710_p4;
wire   [1:0] mul_ln115_44_fu_2659_p0;
wire  signed [3:0] mul_ln115_44_fu_2659_p2;
wire  signed [1:0] local_temp_45_fu_1720_p4;
wire   [1:0] mul_ln115_45_fu_2676_p0;
wire  signed [3:0] mul_ln115_45_fu_2676_p2;
wire  signed [1:0] local_temp_46_fu_1730_p4;
wire   [1:0] mul_ln115_46_fu_2693_p0;
wire  signed [3:0] mul_ln115_46_fu_2693_p2;
wire  signed [1:0] local_temp_47_fu_1740_p4;
wire   [1:0] mul_ln115_47_fu_2710_p0;
wire  signed [3:0] mul_ln115_47_fu_2710_p2;
wire  signed [1:0] local_temp_48_fu_1750_p4;
wire   [1:0] mul_ln115_48_fu_2727_p0;
wire  signed [3:0] mul_ln115_48_fu_2727_p2;
wire  signed [1:0] local_temp_49_fu_1760_p4;
wire   [1:0] mul_ln115_49_fu_2744_p0;
wire  signed [3:0] mul_ln115_49_fu_2744_p2;
wire  signed [1:0] local_temp_50_fu_1770_p4;
wire   [1:0] mul_ln115_50_fu_2761_p0;
wire  signed [3:0] mul_ln115_50_fu_2761_p2;
wire  signed [1:0] local_temp_51_fu_1780_p4;
wire   [1:0] mul_ln115_51_fu_2778_p0;
wire  signed [3:0] mul_ln115_51_fu_2778_p2;
wire  signed [1:0] local_temp_52_fu_1790_p4;
wire   [1:0] mul_ln115_52_fu_2795_p0;
wire  signed [3:0] mul_ln115_52_fu_2795_p2;
wire  signed [1:0] local_temp_53_fu_1800_p4;
wire   [1:0] mul_ln115_53_fu_2812_p0;
wire  signed [3:0] mul_ln115_53_fu_2812_p2;
wire  signed [1:0] local_temp_54_fu_1810_p4;
wire   [1:0] mul_ln115_54_fu_2829_p0;
wire  signed [3:0] mul_ln115_54_fu_2829_p2;
wire  signed [1:0] local_temp_55_fu_1820_p4;
wire   [1:0] mul_ln115_55_fu_2846_p0;
wire  signed [3:0] mul_ln115_55_fu_2846_p2;
wire  signed [1:0] local_temp_56_fu_1830_p4;
wire   [1:0] mul_ln115_56_fu_2863_p0;
wire  signed [3:0] mul_ln115_56_fu_2863_p2;
wire  signed [1:0] local_temp_57_fu_1840_p4;
wire   [1:0] mul_ln115_57_fu_2880_p0;
wire  signed [3:0] mul_ln115_57_fu_2880_p2;
wire  signed [1:0] local_temp_58_fu_1850_p4;
wire   [1:0] mul_ln115_58_fu_2897_p0;
wire  signed [3:0] mul_ln115_58_fu_2897_p2;
wire  signed [1:0] local_temp_59_fu_1860_p4;
wire   [1:0] mul_ln115_59_fu_2914_p0;
wire  signed [3:0] mul_ln115_59_fu_2914_p2;
wire  signed [1:0] local_temp_60_fu_1870_p4;
wire   [1:0] mul_ln115_60_fu_2931_p0;
wire  signed [3:0] mul_ln115_60_fu_2931_p2;
wire  signed [1:0] local_temp_61_fu_1880_p4;
wire   [1:0] mul_ln115_61_fu_2948_p0;
wire  signed [3:0] mul_ln115_61_fu_2948_p2;
wire  signed [1:0] local_temp_62_fu_1890_p4;
wire   [1:0] mul_ln115_62_fu_2965_p0;
wire  signed [3:0] mul_ln115_62_fu_2965_p2;
wire   [0:0] tmp_fu_1900_p3;
wire   [1:0] mul_ln115_63_fu_2986_p0;
wire  signed [2:0] mul_ln115_63_fu_2986_p1;
wire  signed [4:0] sext_ln216_61_fu_2954_p1;
wire  signed [4:0] sext_ln216_62_fu_2971_p1;
wire  signed [4:0] sext_ln216_60_fu_2937_p1;
wire  signed [4:0] sext_ln216_59_fu_2920_p1;
wire  signed [4:0] sext_ln216_56_fu_2869_p1;
wire  signed [4:0] sext_ln216_55_fu_2852_p1;
wire  signed [4:0] sext_ln216_58_fu_2903_p1;
wire  signed [4:0] sext_ln216_57_fu_2886_p1;
wire  signed [4:0] sext_ln216_48_fu_2733_p1;
wire  signed [4:0] sext_ln216_47_fu_2716_p1;
wire  signed [4:0] sext_ln216_50_fu_2767_p1;
wire  signed [4:0] sext_ln216_49_fu_2750_p1;
wire  signed [4:0] sext_ln216_52_fu_2801_p1;
wire  signed [4:0] sext_ln216_51_fu_2784_p1;
wire  signed [4:0] sext_ln216_54_fu_2835_p1;
wire  signed [4:0] sext_ln216_53_fu_2818_p1;
wire  signed [4:0] sext_ln216_32_fu_2461_p1;
wire  signed [4:0] sext_ln216_31_fu_2444_p1;
wire  signed [4:0] sext_ln216_34_fu_2495_p1;
wire  signed [4:0] sext_ln216_33_fu_2478_p1;
wire  signed [4:0] sext_ln216_36_fu_2529_p1;
wire  signed [4:0] sext_ln216_35_fu_2512_p1;
wire  signed [4:0] sext_ln216_38_fu_2563_p1;
wire  signed [4:0] sext_ln216_37_fu_2546_p1;
wire  signed [4:0] sext_ln216_40_fu_2597_p1;
wire  signed [4:0] sext_ln216_39_fu_2580_p1;
wire  signed [4:0] sext_ln216_42_fu_2631_p1;
wire  signed [4:0] sext_ln216_41_fu_2614_p1;
wire  signed [4:0] sext_ln216_44_fu_2665_p1;
wire  signed [4:0] sext_ln216_43_fu_2648_p1;
wire  signed [4:0] sext_ln216_46_fu_2699_p1;
wire  signed [4:0] sext_ln216_45_fu_2682_p1;
wire  signed [4:0] sext_ln216_1_fu_1938_p1;
wire  signed [4:0] sext_ln216_2_fu_1955_p1;
wire  signed [4:0] sext_ln216_fu_1921_p1;
wire  signed [4:0] sext_ln216_4_fu_1989_p1;
wire  signed [4:0] sext_ln216_3_fu_1972_p1;
wire  signed [4:0] sext_ln216_6_fu_2023_p1;
wire  signed [4:0] sext_ln216_5_fu_2006_p1;
wire  signed [4:0] sext_ln216_8_fu_2057_p1;
wire  signed [4:0] sext_ln216_7_fu_2040_p1;
wire  signed [4:0] sext_ln216_10_fu_2091_p1;
wire  signed [4:0] sext_ln216_9_fu_2074_p1;
wire  signed [4:0] sext_ln216_12_fu_2125_p1;
wire  signed [4:0] sext_ln216_11_fu_2108_p1;
wire  signed [4:0] sext_ln216_14_fu_2159_p1;
wire  signed [4:0] sext_ln216_13_fu_2142_p1;
wire  signed [4:0] sext_ln216_16_fu_2193_p1;
wire  signed [4:0] sext_ln216_15_fu_2176_p1;
wire  signed [4:0] sext_ln216_18_fu_2227_p1;
wire  signed [4:0] sext_ln216_17_fu_2210_p1;
wire  signed [4:0] sext_ln216_20_fu_2261_p1;
wire  signed [4:0] sext_ln216_19_fu_2244_p1;
wire  signed [4:0] sext_ln216_22_fu_2295_p1;
wire  signed [4:0] sext_ln216_21_fu_2278_p1;
wire  signed [4:0] sext_ln216_24_fu_2329_p1;
wire  signed [4:0] sext_ln216_23_fu_2312_p1;
wire  signed [4:0] sext_ln216_26_fu_2363_p1;
wire  signed [4:0] sext_ln216_25_fu_2346_p1;
wire  signed [4:0] sext_ln216_28_fu_2397_p1;
wire  signed [4:0] sext_ln216_27_fu_2380_p1;
wire  signed [4:0] sext_ln216_30_fu_2427_p1;
wire  signed [5:0] sext_ln169_2_fu_3187_p1;
wire  signed [5:0] sext_ln169_1_fu_3184_p1;
wire   [5:0] add_ln169_2_fu_3190_p2;
wire  signed [5:0] sext_ln169_5_fu_3203_p1;
wire  signed [5:0] sext_ln169_4_fu_3200_p1;
wire   [5:0] add_ln169_5_fu_3206_p2;
wire  signed [6:0] sext_ln169_6_fu_3212_p1;
wire  signed [6:0] sext_ln169_3_fu_3196_p1;
wire   [6:0] add_ln169_6_fu_3216_p2;
wire  signed [5:0] sext_ln169_9_fu_3229_p1;
wire  signed [5:0] sext_ln169_8_fu_3226_p1;
wire   [5:0] add_ln169_9_fu_3232_p2;
wire  signed [5:0] sext_ln169_12_fu_3245_p1;
wire  signed [5:0] sext_ln169_11_fu_3242_p1;
wire   [5:0] add_ln169_12_fu_3248_p2;
wire  signed [6:0] sext_ln169_13_fu_3254_p1;
wire  signed [6:0] sext_ln169_10_fu_3238_p1;
wire   [6:0] add_ln169_13_fu_3258_p2;
wire  signed [7:0] sext_ln169_14_fu_3264_p1;
wire  signed [7:0] sext_ln169_7_fu_3222_p1;
wire  signed [5:0] sext_ln169_16_fu_3277_p1;
wire  signed [5:0] sext_ln169_15_fu_3274_p1;
wire   [5:0] add_ln169_17_fu_3280_p2;
wire  signed [5:0] sext_ln169_19_fu_3293_p1;
wire  signed [5:0] sext_ln169_18_fu_3290_p1;
wire   [5:0] add_ln169_20_fu_3296_p2;
wire  signed [6:0] sext_ln169_20_fu_3302_p1;
wire  signed [6:0] sext_ln169_17_fu_3286_p1;
wire   [6:0] add_ln169_21_fu_3306_p2;
wire  signed [5:0] sext_ln169_23_fu_3319_p1;
wire  signed [5:0] sext_ln169_22_fu_3316_p1;
wire   [5:0] add_ln169_24_fu_3322_p2;
wire  signed [5:0] sext_ln169_26_fu_3335_p1;
wire  signed [5:0] sext_ln169_25_fu_3332_p1;
wire   [5:0] add_ln169_27_fu_3338_p2;
wire  signed [6:0] sext_ln169_27_fu_3344_p1;
wire  signed [6:0] sext_ln169_24_fu_3328_p1;
wire   [6:0] add_ln169_28_fu_3348_p2;
wire  signed [7:0] sext_ln169_28_fu_3354_p1;
wire  signed [7:0] sext_ln169_21_fu_3312_p1;
wire  signed [5:0] sext_ln169_30_fu_3367_p1;
wire  signed [5:0] sext_ln169_29_fu_3364_p1;
wire   [5:0] add_ln169_33_fu_3370_p2;
wire  signed [5:0] sext_ln169_33_fu_3383_p1;
wire  signed [5:0] sext_ln169_32_fu_3380_p1;
wire   [5:0] add_ln169_36_fu_3386_p2;
wire  signed [6:0] sext_ln169_34_fu_3392_p1;
wire  signed [6:0] sext_ln169_31_fu_3376_p1;
wire  signed [5:0] sext_ln169_37_fu_3405_p1;
wire  signed [5:0] sext_ln169_36_fu_3402_p1;
wire   [5:0] add_ln169_40_fu_3408_p2;
wire  signed [5:0] sext_ln169_40_fu_3421_p1;
wire  signed [5:0] sext_ln169_39_fu_3418_p1;
wire   [5:0] add_ln169_43_fu_3424_p2;
wire  signed [6:0] sext_ln169_41_fu_3430_p1;
wire  signed [6:0] sext_ln169_38_fu_3414_p1;
wire  signed [5:0] sext_ln169_44_fu_3443_p1;
wire  signed [5:0] sext_ln169_43_fu_3440_p1;
wire   [5:0] add_ln169_48_fu_3446_p2;
wire  signed [5:0] sext_ln169_47_fu_3459_p1;
wire  signed [5:0] sext_ln169_46_fu_3456_p1;
wire   [5:0] add_ln169_51_fu_3462_p2;
wire  signed [6:0] sext_ln169_48_fu_3468_p1;
wire  signed [6:0] sext_ln169_45_fu_3452_p1;
wire   [6:0] add_ln169_52_fu_3472_p2;
wire  signed [5:0] sext_ln169_51_fu_3485_p1;
wire  signed [5:0] sext_ln169_50_fu_3482_p1;
wire   [5:0] add_ln169_55_fu_3488_p2;
wire  signed [4:0] sext_ln216_29_fu_3178_p1;
wire  signed [4:0] sext_ln169_fu_3181_p1;
wire   [4:0] add_ln169_57_fu_3501_p2;
wire  signed [5:0] sext_ln169_54_fu_3507_p1;
wire  signed [5:0] sext_ln169_53_fu_3498_p1;
wire   [5:0] add_ln169_58_fu_3511_p2;
wire  signed [6:0] sext_ln169_55_fu_3517_p1;
wire  signed [6:0] sext_ln169_52_fu_3494_p1;
wire   [6:0] add_ln169_59_fu_3521_p2;
wire  signed [7:0] sext_ln169_56_fu_3527_p1;
wire  signed [7:0] sext_ln169_49_fu_3478_p1;
wire  signed [7:0] sext_ln169_42_fu_3544_p1;
wire  signed [7:0] sext_ln169_35_fu_3541_p1;
wire   [7:0] add_ln169_45_fu_3547_p2;
wire   [7:0] add_ln169_61_fu_3553_p2;
wire   [7:0] add_ln169_30_fu_3537_p2;
wire   [7:0] zext_ln108_fu_3564_p1;
wire   [0:0] icmp_ln108_fu_3567_p2;
wire   [0:0] result_fu_3572_p2;
wire   [7:0] zext_ln108_1_fu_3582_p1;
wire   [0:0] icmp_ln108_1_fu_3585_p2;
wire   [0:0] xor_ln108_fu_3590_p2;
wire   [7:0] zext_ln108_2_fu_3600_p1;
wire   [0:0] icmp_ln108_2_fu_3603_p2;
wire   [0:0] xor_ln108_1_fu_3608_p2;
wire   [1:0] zext_ln218_2_fu_3578_p1;
wire   [1:0] zext_ln218_1_fu_3614_p1;
wire   [1:0] add_ln218_fu_3618_p2;
wire   [1:0] zext_ln218_fu_3596_p1;
wire   [1:0] result_2_fu_3624_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
wire    ap_start_int;
wire   [3:0] mul_ln115_10_fu_2085_p00;
wire   [3:0] mul_ln115_11_fu_2102_p00;
wire   [3:0] mul_ln115_12_fu_2119_p00;
wire   [3:0] mul_ln115_13_fu_2136_p00;
wire   [3:0] mul_ln115_14_fu_2153_p00;
wire   [3:0] mul_ln115_15_fu_2170_p00;
wire   [3:0] mul_ln115_16_fu_2187_p00;
wire   [3:0] mul_ln115_17_fu_2204_p00;
wire   [3:0] mul_ln115_18_fu_2221_p00;
wire   [3:0] mul_ln115_19_fu_2238_p00;
wire   [3:0] mul_ln115_1_fu_1932_p00;
wire   [3:0] mul_ln115_20_fu_2255_p00;
wire   [3:0] mul_ln115_21_fu_2272_p00;
wire   [3:0] mul_ln115_22_fu_2289_p00;
wire   [3:0] mul_ln115_23_fu_2306_p00;
wire   [3:0] mul_ln115_24_fu_2323_p00;
wire   [3:0] mul_ln115_25_fu_2340_p00;
wire   [3:0] mul_ln115_26_fu_2357_p00;
wire   [3:0] mul_ln115_27_fu_2374_p00;
wire   [3:0] mul_ln115_28_fu_2391_p00;
wire   [3:0] mul_ln115_29_fu_2408_p00;
wire   [3:0] mul_ln115_2_fu_1949_p00;
wire   [3:0] mul_ln115_30_fu_2421_p00;
wire   [3:0] mul_ln115_31_fu_2438_p00;
wire   [3:0] mul_ln115_32_fu_2455_p00;
wire   [3:0] mul_ln115_33_fu_2472_p00;
wire   [3:0] mul_ln115_34_fu_2489_p00;
wire   [3:0] mul_ln115_35_fu_2506_p00;
wire   [3:0] mul_ln115_36_fu_2523_p00;
wire   [3:0] mul_ln115_37_fu_2540_p00;
wire   [3:0] mul_ln115_38_fu_2557_p00;
wire   [3:0] mul_ln115_39_fu_2574_p00;
wire   [3:0] mul_ln115_3_fu_1966_p00;
wire   [3:0] mul_ln115_40_fu_2591_p00;
wire   [3:0] mul_ln115_41_fu_2608_p00;
wire   [3:0] mul_ln115_42_fu_2625_p00;
wire   [3:0] mul_ln115_43_fu_2642_p00;
wire   [3:0] mul_ln115_44_fu_2659_p00;
wire   [3:0] mul_ln115_45_fu_2676_p00;
wire   [3:0] mul_ln115_46_fu_2693_p00;
wire   [3:0] mul_ln115_47_fu_2710_p00;
wire   [3:0] mul_ln115_48_fu_2727_p00;
wire   [3:0] mul_ln115_49_fu_2744_p00;
wire   [3:0] mul_ln115_4_fu_1983_p00;
wire   [3:0] mul_ln115_50_fu_2761_p00;
wire   [3:0] mul_ln115_51_fu_2778_p00;
wire   [3:0] mul_ln115_52_fu_2795_p00;
wire   [3:0] mul_ln115_53_fu_2812_p00;
wire   [3:0] mul_ln115_54_fu_2829_p00;
wire   [3:0] mul_ln115_55_fu_2846_p00;
wire   [3:0] mul_ln115_56_fu_2863_p00;
wire   [3:0] mul_ln115_57_fu_2880_p00;
wire   [3:0] mul_ln115_58_fu_2897_p00;
wire   [3:0] mul_ln115_59_fu_2914_p00;
wire   [3:0] mul_ln115_5_fu_2000_p00;
wire   [3:0] mul_ln115_60_fu_2931_p00;
wire   [3:0] mul_ln115_61_fu_2948_p00;
wire   [3:0] mul_ln115_62_fu_2965_p00;
wire   [2:0] mul_ln115_63_fu_2986_p00;
wire   [3:0] mul_ln115_6_fu_2017_p00;
wire   [3:0] mul_ln115_7_fu_2034_p00;
wire   [3:0] mul_ln115_8_fu_2051_p00;
wire   [3:0] mul_ln115_9_fu_2068_p00;
wire   [3:0] mul_ln115_fu_1915_p00;
reg    ap_condition_120;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 tile_fu_452 = 32'd0;
#0 nf_1_fu_456 = 32'd0;
#0 i_fu_460 = 7'd0;
#0 arrayidx3_0_0_0_load22_fu_464 = 128'd0;
#0 ap_done_reg = 1'b0;
end

MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R #(
    .DataWidth( 127 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
weights_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_39_address0),
    .ce0(weights_39_ce0),
    .q0(weights_39_q0)
);

MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

MatrixVectorActivation_2_Matrix_Vector_Activate_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U1(
    .din0(mul_ln115_fu_1915_p0),
    .din1(local_temp_fu_1276_p1),
    .dout(mul_ln115_fu_1915_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U2(
    .din0(mul_ln115_1_fu_1932_p0),
    .din1(local_temp_1_fu_1280_p4),
    .dout(mul_ln115_1_fu_1932_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U3(
    .din0(mul_ln115_2_fu_1949_p0),
    .din1(local_temp_2_fu_1290_p4),
    .dout(mul_ln115_2_fu_1949_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U4(
    .din0(mul_ln115_3_fu_1966_p0),
    .din1(local_temp_3_fu_1300_p4),
    .dout(mul_ln115_3_fu_1966_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U5(
    .din0(mul_ln115_4_fu_1983_p0),
    .din1(local_temp_4_fu_1310_p4),
    .dout(mul_ln115_4_fu_1983_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U6(
    .din0(mul_ln115_5_fu_2000_p0),
    .din1(local_temp_5_fu_1320_p4),
    .dout(mul_ln115_5_fu_2000_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U7(
    .din0(mul_ln115_6_fu_2017_p0),
    .din1(local_temp_6_fu_1330_p4),
    .dout(mul_ln115_6_fu_2017_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U8(
    .din0(mul_ln115_7_fu_2034_p0),
    .din1(local_temp_7_fu_1340_p4),
    .dout(mul_ln115_7_fu_2034_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U9(
    .din0(mul_ln115_8_fu_2051_p0),
    .din1(local_temp_8_fu_1350_p4),
    .dout(mul_ln115_8_fu_2051_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U10(
    .din0(mul_ln115_9_fu_2068_p0),
    .din1(local_temp_9_fu_1360_p4),
    .dout(mul_ln115_9_fu_2068_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U11(
    .din0(mul_ln115_10_fu_2085_p0),
    .din1(local_temp_10_fu_1370_p4),
    .dout(mul_ln115_10_fu_2085_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U12(
    .din0(mul_ln115_11_fu_2102_p0),
    .din1(local_temp_11_fu_1380_p4),
    .dout(mul_ln115_11_fu_2102_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U13(
    .din0(mul_ln115_12_fu_2119_p0),
    .din1(local_temp_12_fu_1390_p4),
    .dout(mul_ln115_12_fu_2119_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U14(
    .din0(mul_ln115_13_fu_2136_p0),
    .din1(local_temp_13_fu_1400_p4),
    .dout(mul_ln115_13_fu_2136_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U15(
    .din0(mul_ln115_14_fu_2153_p0),
    .din1(local_temp_14_fu_1410_p4),
    .dout(mul_ln115_14_fu_2153_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U16(
    .din0(mul_ln115_15_fu_2170_p0),
    .din1(local_temp_15_fu_1420_p4),
    .dout(mul_ln115_15_fu_2170_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U17(
    .din0(mul_ln115_16_fu_2187_p0),
    .din1(local_temp_16_fu_1430_p4),
    .dout(mul_ln115_16_fu_2187_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U18(
    .din0(mul_ln115_17_fu_2204_p0),
    .din1(local_temp_17_fu_1440_p4),
    .dout(mul_ln115_17_fu_2204_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U19(
    .din0(mul_ln115_18_fu_2221_p0),
    .din1(local_temp_18_fu_1450_p4),
    .dout(mul_ln115_18_fu_2221_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U20(
    .din0(mul_ln115_19_fu_2238_p0),
    .din1(local_temp_19_fu_1460_p4),
    .dout(mul_ln115_19_fu_2238_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U21(
    .din0(mul_ln115_20_fu_2255_p0),
    .din1(local_temp_20_fu_1470_p4),
    .dout(mul_ln115_20_fu_2255_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U22(
    .din0(mul_ln115_21_fu_2272_p0),
    .din1(local_temp_21_fu_1480_p4),
    .dout(mul_ln115_21_fu_2272_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U23(
    .din0(mul_ln115_22_fu_2289_p0),
    .din1(local_temp_22_fu_1490_p4),
    .dout(mul_ln115_22_fu_2289_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U24(
    .din0(mul_ln115_23_fu_2306_p0),
    .din1(local_temp_23_fu_1500_p4),
    .dout(mul_ln115_23_fu_2306_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U25(
    .din0(mul_ln115_24_fu_2323_p0),
    .din1(local_temp_24_fu_1510_p4),
    .dout(mul_ln115_24_fu_2323_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U26(
    .din0(mul_ln115_25_fu_2340_p0),
    .din1(local_temp_25_fu_1520_p4),
    .dout(mul_ln115_25_fu_2340_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U27(
    .din0(mul_ln115_26_fu_2357_p0),
    .din1(local_temp_26_fu_1530_p4),
    .dout(mul_ln115_26_fu_2357_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U28(
    .din0(mul_ln115_27_fu_2374_p0),
    .din1(local_temp_27_fu_1540_p4),
    .dout(mul_ln115_27_fu_2374_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U29(
    .din0(mul_ln115_28_fu_2391_p0),
    .din1(local_temp_28_fu_1550_p4),
    .dout(mul_ln115_28_fu_2391_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U30(
    .din0(mul_ln115_29_fu_2408_p0),
    .din1(local_temp_29_fu_1560_p4),
    .dout(mul_ln115_29_fu_2408_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U31(
    .din0(mul_ln115_30_fu_2421_p0),
    .din1(local_temp_30_fu_1570_p4),
    .dout(mul_ln115_30_fu_2421_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U32(
    .din0(mul_ln115_31_fu_2438_p0),
    .din1(local_temp_31_fu_1580_p4),
    .dout(mul_ln115_31_fu_2438_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U33(
    .din0(mul_ln115_32_fu_2455_p0),
    .din1(local_temp_32_fu_1590_p4),
    .dout(mul_ln115_32_fu_2455_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U34(
    .din0(mul_ln115_33_fu_2472_p0),
    .din1(local_temp_33_fu_1600_p4),
    .dout(mul_ln115_33_fu_2472_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U35(
    .din0(mul_ln115_34_fu_2489_p0),
    .din1(local_temp_34_fu_1610_p4),
    .dout(mul_ln115_34_fu_2489_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U36(
    .din0(mul_ln115_35_fu_2506_p0),
    .din1(local_temp_35_fu_1620_p4),
    .dout(mul_ln115_35_fu_2506_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U37(
    .din0(mul_ln115_36_fu_2523_p0),
    .din1(local_temp_36_fu_1630_p4),
    .dout(mul_ln115_36_fu_2523_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U38(
    .din0(mul_ln115_37_fu_2540_p0),
    .din1(local_temp_37_fu_1640_p4),
    .dout(mul_ln115_37_fu_2540_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U39(
    .din0(mul_ln115_38_fu_2557_p0),
    .din1(local_temp_38_fu_1650_p4),
    .dout(mul_ln115_38_fu_2557_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U40(
    .din0(mul_ln115_39_fu_2574_p0),
    .din1(local_temp_39_fu_1660_p4),
    .dout(mul_ln115_39_fu_2574_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U41(
    .din0(mul_ln115_40_fu_2591_p0),
    .din1(local_temp_40_fu_1670_p4),
    .dout(mul_ln115_40_fu_2591_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U42(
    .din0(mul_ln115_41_fu_2608_p0),
    .din1(local_temp_41_fu_1680_p4),
    .dout(mul_ln115_41_fu_2608_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U43(
    .din0(mul_ln115_42_fu_2625_p0),
    .din1(local_temp_42_fu_1690_p4),
    .dout(mul_ln115_42_fu_2625_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U44(
    .din0(mul_ln115_43_fu_2642_p0),
    .din1(local_temp_43_fu_1700_p4),
    .dout(mul_ln115_43_fu_2642_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U45(
    .din0(mul_ln115_44_fu_2659_p0),
    .din1(local_temp_44_fu_1710_p4),
    .dout(mul_ln115_44_fu_2659_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U46(
    .din0(mul_ln115_45_fu_2676_p0),
    .din1(local_temp_45_fu_1720_p4),
    .dout(mul_ln115_45_fu_2676_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U47(
    .din0(mul_ln115_46_fu_2693_p0),
    .din1(local_temp_46_fu_1730_p4),
    .dout(mul_ln115_46_fu_2693_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U48(
    .din0(mul_ln115_47_fu_2710_p0),
    .din1(local_temp_47_fu_1740_p4),
    .dout(mul_ln115_47_fu_2710_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U49(
    .din0(mul_ln115_48_fu_2727_p0),
    .din1(local_temp_48_fu_1750_p4),
    .dout(mul_ln115_48_fu_2727_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U50(
    .din0(mul_ln115_49_fu_2744_p0),
    .din1(local_temp_49_fu_1760_p4),
    .dout(mul_ln115_49_fu_2744_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U51(
    .din0(mul_ln115_50_fu_2761_p0),
    .din1(local_temp_50_fu_1770_p4),
    .dout(mul_ln115_50_fu_2761_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U52(
    .din0(mul_ln115_51_fu_2778_p0),
    .din1(local_temp_51_fu_1780_p4),
    .dout(mul_ln115_51_fu_2778_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U53(
    .din0(mul_ln115_52_fu_2795_p0),
    .din1(local_temp_52_fu_1790_p4),
    .dout(mul_ln115_52_fu_2795_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U54(
    .din0(mul_ln115_53_fu_2812_p0),
    .din1(local_temp_53_fu_1800_p4),
    .dout(mul_ln115_53_fu_2812_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U55(
    .din0(mul_ln115_54_fu_2829_p0),
    .din1(local_temp_54_fu_1810_p4),
    .dout(mul_ln115_54_fu_2829_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U56(
    .din0(mul_ln115_55_fu_2846_p0),
    .din1(local_temp_55_fu_1820_p4),
    .dout(mul_ln115_55_fu_2846_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U57(
    .din0(mul_ln115_56_fu_2863_p0),
    .din1(local_temp_56_fu_1830_p4),
    .dout(mul_ln115_56_fu_2863_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U58(
    .din0(mul_ln115_57_fu_2880_p0),
    .din1(local_temp_57_fu_1840_p4),
    .dout(mul_ln115_57_fu_2880_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U59(
    .din0(mul_ln115_58_fu_2897_p0),
    .din1(local_temp_58_fu_1850_p4),
    .dout(mul_ln115_58_fu_2897_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U60(
    .din0(mul_ln115_59_fu_2914_p0),
    .din1(local_temp_59_fu_1860_p4),
    .dout(mul_ln115_59_fu_2914_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U61(
    .din0(mul_ln115_60_fu_2931_p0),
    .din1(local_temp_60_fu_1870_p4),
    .dout(mul_ln115_60_fu_2931_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U62(
    .din0(mul_ln115_61_fu_2948_p0),
    .din1(local_temp_61_fu_1880_p4),
    .dout(mul_ln115_61_fu_2948_p2)
);

MatrixVectorActivation_2_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U63(
    .din0(mul_ln115_62_fu_2965_p0),
    .din1(local_temp_62_fu_1890_p4),
    .dout(mul_ln115_62_fu_2965_p2)
);

MatrixVectorActivation_2_mul_2ns_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_2ns_3s_3_1_1_U64(
    .din0(mul_ln115_63_fu_2986_p0),
    .din1(mul_ln115_63_fu_2986_p1),
    .dout(mul_ln115_63_fu_2986_p2)
);

MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((icmp_ln123_fu_554_p2 == 1'd0)) begin
            i_fu_460 <= i_2_fu_560_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_460 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((icmp_ln123_fu_554_p2 == 1'd0)) begin
            nf_1_fu_456 <= nf_4_fu_589_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_456 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        tile_fu_452 <= 32'd0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln123_reg_3667_pp0_iter0_reg == 1'd0))) begin
        tile_fu_452 <= tile_2_fu_1264_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        add_ln169_10_reg_4059 <= add_ln169_10_fu_3028_p2;
        add_ln169_11_reg_4064 <= add_ln169_11_fu_3034_p2;
        add_ln169_15_reg_4069 <= add_ln169_15_fu_3040_p2;
        add_ln169_16_reg_4074 <= add_ln169_16_fu_3046_p2;
        add_ln169_18_reg_4079 <= add_ln169_18_fu_3052_p2;
        add_ln169_19_reg_4084 <= add_ln169_19_fu_3058_p2;
        add_ln169_1_reg_4034 <= add_ln169_1_fu_2998_p2;
        add_ln169_22_reg_4089 <= add_ln169_22_fu_3064_p2;
        add_ln169_23_reg_4094 <= add_ln169_23_fu_3070_p2;
        add_ln169_25_reg_4099 <= add_ln169_25_fu_3076_p2;
        add_ln169_26_reg_4104 <= add_ln169_26_fu_3082_p2;
        add_ln169_31_reg_4109 <= add_ln169_31_fu_3088_p2;
        add_ln169_32_reg_4114 <= add_ln169_32_fu_3094_p2;
        add_ln169_34_reg_4119 <= add_ln169_34_fu_3100_p2;
        add_ln169_35_reg_4124 <= add_ln169_35_fu_3106_p2;
        add_ln169_38_reg_4129 <= add_ln169_38_fu_3112_p2;
        add_ln169_39_reg_4134 <= add_ln169_39_fu_3118_p2;
        add_ln169_3_reg_4039 <= add_ln169_3_fu_3004_p2;
        add_ln169_41_reg_4139 <= add_ln169_41_fu_3124_p2;
        add_ln169_42_reg_4144 <= add_ln169_42_fu_3130_p2;
        add_ln169_46_reg_4149 <= add_ln169_46_fu_3136_p2;
        add_ln169_47_reg_4154 <= add_ln169_47_fu_3142_p2;
        add_ln169_49_reg_4159 <= add_ln169_49_fu_3148_p2;
        add_ln169_4_reg_4044 <= add_ln169_4_fu_3010_p2;
        add_ln169_50_reg_4164 <= add_ln169_50_fu_3154_p2;
        add_ln169_53_reg_4169 <= add_ln169_53_fu_3160_p2;
        add_ln169_54_reg_4174 <= add_ln169_54_fu_3166_p2;
        add_ln169_56_reg_4179 <= add_ln169_56_fu_3172_p2;
        add_ln169_7_reg_4049 <= add_ln169_7_fu_3016_p2;
        add_ln169_8_reg_4054 <= add_ln169_8_fu_3022_p2;
        add_ln169_reg_4029 <= add_ln169_fu_2992_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln123_reg_3667_pp0_iter2_reg <= icmp_ln123_reg_3667_pp0_iter1_reg;
        mul_ln115_29_reg_4019 <= mul_ln115_29_fu_2408_p2;
        mul_ln115_63_reg_4024 <= mul_ln115_63_fu_2986_p2;
        p_ZL7threshs_0_load_reg_4184 <= p_ZL7threshs_0_q0;
        p_ZL7threshs_1_load_reg_4189 <= p_ZL7threshs_1_q0;
        p_ZL7threshs_2_load_reg_4194 <= p_ZL7threshs_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        add_ln169_14_reg_4199 <= add_ln169_14_fu_3268_p2;
        add_ln169_29_reg_4204 <= add_ln169_29_fu_3358_p2;
        add_ln169_37_reg_4209 <= add_ln169_37_fu_3396_p2;
        add_ln169_44_reg_4214 <= add_ln169_44_fu_3434_p2;
        add_ln169_60_reg_4219 <= add_ln169_60_fu_3531_p2;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln123_reg_3667_pp0_iter3_reg <= icmp_ln123_reg_3667_pp0_iter2_reg;
        p_ZL7threshs_0_load_reg_4184_pp0_iter3_reg <= p_ZL7threshs_0_load_reg_4184;
        p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg <= p_ZL7threshs_1_load_reg_4189;
        p_ZL7threshs_2_load_reg_4194_pp0_iter3_reg <= p_ZL7threshs_2_load_reg_4194;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        add_ln169_62_reg_4224 <= add_ln169_62_fu_3558_p2;
        icmp_ln123_reg_3667_pp0_iter4_reg <= icmp_ln123_reg_3667_pp0_iter3_reg;
        p_ZL7threshs_0_load_reg_4184_pp0_iter4_reg <= p_ZL7threshs_0_load_reg_4184_pp0_iter3_reg;
        p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg <= p_ZL7threshs_1_load_reg_4189_pp0_iter3_reg;
        p_ZL7threshs_2_load_reg_4194_pp0_iter4_reg <= p_ZL7threshs_2_load_reg_4194_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln123_reg_3667 <= icmp_ln123_fu_554_p2;
        icmp_ln174_reg_3674 <= icmp_ln174_fu_583_p2;
        nf_3_reg_3662 <= ap_sig_allocacmp_nf_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln123_reg_3667_pp0_iter1_reg <= icmp_ln123_reg_3667;
        r_10_reg_3734 <= {{arrayidx3_0_0_0_load22_fu_464[21:20]}};
        r_11_reg_3739 <= {{arrayidx3_0_0_0_load22_fu_464[23:22]}};
        r_12_reg_3744 <= {{arrayidx3_0_0_0_load22_fu_464[25:24]}};
        r_13_reg_3749 <= {{arrayidx3_0_0_0_load22_fu_464[27:26]}};
        r_14_reg_3754 <= {{arrayidx3_0_0_0_load22_fu_464[29:28]}};
        r_15_reg_3759 <= {{arrayidx3_0_0_0_load22_fu_464[31:30]}};
        r_16_reg_3764 <= {{arrayidx3_0_0_0_load22_fu_464[33:32]}};
        r_17_reg_3769 <= {{arrayidx3_0_0_0_load22_fu_464[35:34]}};
        r_18_reg_3774 <= {{arrayidx3_0_0_0_load22_fu_464[37:36]}};
        r_19_reg_3779 <= {{arrayidx3_0_0_0_load22_fu_464[39:38]}};
        r_1_reg_3689 <= {{arrayidx3_0_0_0_load22_fu_464[3:2]}};
        r_20_reg_3784 <= {{arrayidx3_0_0_0_load22_fu_464[41:40]}};
        r_21_reg_3789 <= {{arrayidx3_0_0_0_load22_fu_464[43:42]}};
        r_22_reg_3794 <= {{arrayidx3_0_0_0_load22_fu_464[45:44]}};
        r_23_reg_3799 <= {{arrayidx3_0_0_0_load22_fu_464[47:46]}};
        r_24_reg_3804 <= {{arrayidx3_0_0_0_load22_fu_464[49:48]}};
        r_25_reg_3809 <= {{arrayidx3_0_0_0_load22_fu_464[51:50]}};
        r_26_reg_3814 <= {{arrayidx3_0_0_0_load22_fu_464[53:52]}};
        r_27_reg_3819 <= {{arrayidx3_0_0_0_load22_fu_464[55:54]}};
        r_28_reg_3824 <= {{arrayidx3_0_0_0_load22_fu_464[57:56]}};
        r_29_reg_3829 <= {{arrayidx3_0_0_0_load22_fu_464[59:58]}};
        r_2_reg_3694 <= {{arrayidx3_0_0_0_load22_fu_464[5:4]}};
        r_30_reg_3834 <= {{arrayidx3_0_0_0_load22_fu_464[61:60]}};
        r_31_reg_3839 <= {{arrayidx3_0_0_0_load22_fu_464[63:62]}};
        r_32_reg_3844 <= {{arrayidx3_0_0_0_load22_fu_464[65:64]}};
        r_33_reg_3849 <= {{arrayidx3_0_0_0_load22_fu_464[67:66]}};
        r_34_reg_3854 <= {{arrayidx3_0_0_0_load22_fu_464[69:68]}};
        r_35_reg_3859 <= {{arrayidx3_0_0_0_load22_fu_464[71:70]}};
        r_36_reg_3864 <= {{arrayidx3_0_0_0_load22_fu_464[73:72]}};
        r_37_reg_3869 <= {{arrayidx3_0_0_0_load22_fu_464[75:74]}};
        r_38_reg_3874 <= {{arrayidx3_0_0_0_load22_fu_464[77:76]}};
        r_39_reg_3879 <= {{arrayidx3_0_0_0_load22_fu_464[79:78]}};
        r_3_reg_3699 <= {{arrayidx3_0_0_0_load22_fu_464[7:6]}};
        r_40_reg_3884 <= {{arrayidx3_0_0_0_load22_fu_464[81:80]}};
        r_41_reg_3889 <= {{arrayidx3_0_0_0_load22_fu_464[83:82]}};
        r_42_reg_3894 <= {{arrayidx3_0_0_0_load22_fu_464[85:84]}};
        r_43_reg_3899 <= {{arrayidx3_0_0_0_load22_fu_464[87:86]}};
        r_44_reg_3904 <= {{arrayidx3_0_0_0_load22_fu_464[89:88]}};
        r_45_reg_3909 <= {{arrayidx3_0_0_0_load22_fu_464[91:90]}};
        r_46_reg_3914 <= {{arrayidx3_0_0_0_load22_fu_464[93:92]}};
        r_47_reg_3919 <= {{arrayidx3_0_0_0_load22_fu_464[95:94]}};
        r_48_reg_3924 <= {{arrayidx3_0_0_0_load22_fu_464[97:96]}};
        r_49_reg_3929 <= {{arrayidx3_0_0_0_load22_fu_464[99:98]}};
        r_4_reg_3704 <= {{arrayidx3_0_0_0_load22_fu_464[9:8]}};
        r_50_reg_3934 <= {{arrayidx3_0_0_0_load22_fu_464[101:100]}};
        r_51_reg_3939 <= {{arrayidx3_0_0_0_load22_fu_464[103:102]}};
        r_52_reg_3944 <= {{arrayidx3_0_0_0_load22_fu_464[105:104]}};
        r_53_reg_3949 <= {{arrayidx3_0_0_0_load22_fu_464[107:106]}};
        r_54_reg_3954 <= {{arrayidx3_0_0_0_load22_fu_464[109:108]}};
        r_55_reg_3959 <= {{arrayidx3_0_0_0_load22_fu_464[111:110]}};
        r_56_reg_3964 <= {{arrayidx3_0_0_0_load22_fu_464[113:112]}};
        r_57_reg_3969 <= {{arrayidx3_0_0_0_load22_fu_464[115:114]}};
        r_58_reg_3974 <= {{arrayidx3_0_0_0_load22_fu_464[117:116]}};
        r_59_reg_3979 <= {{arrayidx3_0_0_0_load22_fu_464[119:118]}};
        r_5_reg_3709 <= {{arrayidx3_0_0_0_load22_fu_464[11:10]}};
        r_60_reg_3984 <= {{arrayidx3_0_0_0_load22_fu_464[121:120]}};
        r_61_reg_3989 <= {{arrayidx3_0_0_0_load22_fu_464[123:122]}};
        r_62_reg_3994 <= {{arrayidx3_0_0_0_load22_fu_464[125:124]}};
        r_63_reg_3999 <= {{arrayidx3_0_0_0_load22_fu_464[127:126]}};
        r_6_reg_3714 <= {{arrayidx3_0_0_0_load22_fu_464[13:12]}};
        r_7_reg_3719 <= {{arrayidx3_0_0_0_load22_fu_464[15:14]}};
        r_8_reg_3724 <= {{arrayidx3_0_0_0_load22_fu_464[17:16]}};
        r_9_reg_3729 <= {{arrayidx3_0_0_0_load22_fu_464[19:18]}};
        r_reg_3684 <= r_fu_618_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (icmp_ln126_fu_566_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln123_fu_554_p2 == 1'd0))) begin
        arrayidx3_0_0_0_load22_fu_464 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln123_fu_554_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_460;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_3 = nf_1_fu_456;
    end
end

always @ (*) begin
    if (((ap_predicate_op29_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (ap_predicate_op29_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln123_reg_3667_pp0_iter4_reg == 1'd0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln123_reg_3667_pp0_iter4_reg == 1'd0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        weights_39_ce0 = 1'b1;
    end else begin
        weights_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'b0 == ap_block_state1_pp0_stage0_iter0))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_block_state1_pp0_stage0_iter0))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else if (((~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln123_reg_3667_pp0_iter4_reg == 1'd1)))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign add_ln169_10_fu_3028_p2 = ($signed(sext_ln216_52_fu_2801_p1) + $signed(sext_ln216_51_fu_2784_p1));

assign add_ln169_11_fu_3034_p2 = ($signed(sext_ln216_54_fu_2835_p1) + $signed(sext_ln216_53_fu_2818_p1));

assign add_ln169_12_fu_3248_p2 = ($signed(sext_ln169_12_fu_3245_p1) + $signed(sext_ln169_11_fu_3242_p1));

assign add_ln169_13_fu_3258_p2 = ($signed(sext_ln169_13_fu_3254_p1) + $signed(sext_ln169_10_fu_3238_p1));

assign add_ln169_14_fu_3268_p2 = ($signed(sext_ln169_14_fu_3264_p1) + $signed(sext_ln169_7_fu_3222_p1));

assign add_ln169_15_fu_3040_p2 = ($signed(sext_ln216_32_fu_2461_p1) + $signed(sext_ln216_31_fu_2444_p1));

assign add_ln169_16_fu_3046_p2 = ($signed(sext_ln216_34_fu_2495_p1) + $signed(sext_ln216_33_fu_2478_p1));

assign add_ln169_17_fu_3280_p2 = ($signed(sext_ln169_16_fu_3277_p1) + $signed(sext_ln169_15_fu_3274_p1));

assign add_ln169_18_fu_3052_p2 = ($signed(sext_ln216_36_fu_2529_p1) + $signed(sext_ln216_35_fu_2512_p1));

assign add_ln169_19_fu_3058_p2 = ($signed(sext_ln216_38_fu_2563_p1) + $signed(sext_ln216_37_fu_2546_p1));

assign add_ln169_1_fu_2998_p2 = ($signed(sext_ln216_60_fu_2937_p1) + $signed(sext_ln216_59_fu_2920_p1));

assign add_ln169_20_fu_3296_p2 = ($signed(sext_ln169_19_fu_3293_p1) + $signed(sext_ln169_18_fu_3290_p1));

assign add_ln169_21_fu_3306_p2 = ($signed(sext_ln169_20_fu_3302_p1) + $signed(sext_ln169_17_fu_3286_p1));

assign add_ln169_22_fu_3064_p2 = ($signed(sext_ln216_40_fu_2597_p1) + $signed(sext_ln216_39_fu_2580_p1));

assign add_ln169_23_fu_3070_p2 = ($signed(sext_ln216_42_fu_2631_p1) + $signed(sext_ln216_41_fu_2614_p1));

assign add_ln169_24_fu_3322_p2 = ($signed(sext_ln169_23_fu_3319_p1) + $signed(sext_ln169_22_fu_3316_p1));

assign add_ln169_25_fu_3076_p2 = ($signed(sext_ln216_44_fu_2665_p1) + $signed(sext_ln216_43_fu_2648_p1));

assign add_ln169_26_fu_3082_p2 = ($signed(sext_ln216_46_fu_2699_p1) + $signed(sext_ln216_45_fu_2682_p1));

assign add_ln169_27_fu_3338_p2 = ($signed(sext_ln169_26_fu_3335_p1) + $signed(sext_ln169_25_fu_3332_p1));

assign add_ln169_28_fu_3348_p2 = ($signed(sext_ln169_27_fu_3344_p1) + $signed(sext_ln169_24_fu_3328_p1));

assign add_ln169_29_fu_3358_p2 = ($signed(sext_ln169_28_fu_3354_p1) + $signed(sext_ln169_21_fu_3312_p1));

assign add_ln169_2_fu_3190_p2 = ($signed(sext_ln169_2_fu_3187_p1) + $signed(sext_ln169_1_fu_3184_p1));

assign add_ln169_30_fu_3537_p2 = (add_ln169_29_reg_4204 + add_ln169_14_reg_4199);

assign add_ln169_31_fu_3088_p2 = ($signed(sext_ln216_1_fu_1938_p1) + $signed(sext_ln216_2_fu_1955_p1));

assign add_ln169_32_fu_3094_p2 = ($signed(sext_ln216_fu_1921_p1) + $signed(sext_ln216_4_fu_1989_p1));

assign add_ln169_33_fu_3370_p2 = ($signed(sext_ln169_30_fu_3367_p1) + $signed(sext_ln169_29_fu_3364_p1));

assign add_ln169_34_fu_3100_p2 = ($signed(sext_ln216_3_fu_1972_p1) + $signed(sext_ln216_6_fu_2023_p1));

assign add_ln169_35_fu_3106_p2 = ($signed(sext_ln216_5_fu_2006_p1) + $signed(sext_ln216_8_fu_2057_p1));

assign add_ln169_36_fu_3386_p2 = ($signed(sext_ln169_33_fu_3383_p1) + $signed(sext_ln169_32_fu_3380_p1));

assign add_ln169_37_fu_3396_p2 = ($signed(sext_ln169_34_fu_3392_p1) + $signed(sext_ln169_31_fu_3376_p1));

assign add_ln169_38_fu_3112_p2 = ($signed(sext_ln216_7_fu_2040_p1) + $signed(sext_ln216_10_fu_2091_p1));

assign add_ln169_39_fu_3118_p2 = ($signed(sext_ln216_9_fu_2074_p1) + $signed(sext_ln216_12_fu_2125_p1));

assign add_ln169_3_fu_3004_p2 = ($signed(sext_ln216_56_fu_2869_p1) + $signed(sext_ln216_55_fu_2852_p1));

assign add_ln169_40_fu_3408_p2 = ($signed(sext_ln169_37_fu_3405_p1) + $signed(sext_ln169_36_fu_3402_p1));

assign add_ln169_41_fu_3124_p2 = ($signed(sext_ln216_11_fu_2108_p1) + $signed(sext_ln216_14_fu_2159_p1));

assign add_ln169_42_fu_3130_p2 = ($signed(sext_ln216_13_fu_2142_p1) + $signed(sext_ln216_16_fu_2193_p1));

assign add_ln169_43_fu_3424_p2 = ($signed(sext_ln169_40_fu_3421_p1) + $signed(sext_ln169_39_fu_3418_p1));

assign add_ln169_44_fu_3434_p2 = ($signed(sext_ln169_41_fu_3430_p1) + $signed(sext_ln169_38_fu_3414_p1));

assign add_ln169_45_fu_3547_p2 = ($signed(sext_ln169_42_fu_3544_p1) + $signed(sext_ln169_35_fu_3541_p1));

assign add_ln169_46_fu_3136_p2 = ($signed(sext_ln216_15_fu_2176_p1) + $signed(sext_ln216_18_fu_2227_p1));

assign add_ln169_47_fu_3142_p2 = ($signed(sext_ln216_17_fu_2210_p1) + $signed(sext_ln216_20_fu_2261_p1));

assign add_ln169_48_fu_3446_p2 = ($signed(sext_ln169_44_fu_3443_p1) + $signed(sext_ln169_43_fu_3440_p1));

assign add_ln169_49_fu_3148_p2 = ($signed(sext_ln216_19_fu_2244_p1) + $signed(sext_ln216_22_fu_2295_p1));

assign add_ln169_4_fu_3010_p2 = ($signed(sext_ln216_58_fu_2903_p1) + $signed(sext_ln216_57_fu_2886_p1));

assign add_ln169_50_fu_3154_p2 = ($signed(sext_ln216_21_fu_2278_p1) + $signed(sext_ln216_24_fu_2329_p1));

assign add_ln169_51_fu_3462_p2 = ($signed(sext_ln169_47_fu_3459_p1) + $signed(sext_ln169_46_fu_3456_p1));

assign add_ln169_52_fu_3472_p2 = ($signed(sext_ln169_48_fu_3468_p1) + $signed(sext_ln169_45_fu_3452_p1));

assign add_ln169_53_fu_3160_p2 = ($signed(sext_ln216_23_fu_2312_p1) + $signed(sext_ln216_26_fu_2363_p1));

assign add_ln169_54_fu_3166_p2 = ($signed(sext_ln216_25_fu_2346_p1) + $signed(sext_ln216_28_fu_2397_p1));

assign add_ln169_55_fu_3488_p2 = ($signed(sext_ln169_51_fu_3485_p1) + $signed(sext_ln169_50_fu_3482_p1));

assign add_ln169_56_fu_3172_p2 = ($signed(sext_ln216_27_fu_2380_p1) + $signed(sext_ln216_30_fu_2427_p1));

assign add_ln169_57_fu_3501_p2 = ($signed(sext_ln216_29_fu_3178_p1) + $signed(sext_ln169_fu_3181_p1));

assign add_ln169_58_fu_3511_p2 = ($signed(sext_ln169_54_fu_3507_p1) + $signed(sext_ln169_53_fu_3498_p1));

assign add_ln169_59_fu_3521_p2 = ($signed(sext_ln169_55_fu_3517_p1) + $signed(sext_ln169_52_fu_3494_p1));

assign add_ln169_5_fu_3206_p2 = ($signed(sext_ln169_5_fu_3203_p1) + $signed(sext_ln169_4_fu_3200_p1));

assign add_ln169_60_fu_3531_p2 = ($signed(sext_ln169_56_fu_3527_p1) + $signed(sext_ln169_49_fu_3478_p1));

assign add_ln169_61_fu_3553_p2 = (add_ln169_60_reg_4219 + add_ln169_45_fu_3547_p2);

assign add_ln169_62_fu_3558_p2 = (add_ln169_61_fu_3553_p2 + add_ln169_30_fu_3537_p2);

assign add_ln169_6_fu_3216_p2 = ($signed(sext_ln169_6_fu_3212_p1) + $signed(sext_ln169_3_fu_3196_p1));

assign add_ln169_7_fu_3016_p2 = ($signed(sext_ln216_48_fu_2733_p1) + $signed(sext_ln216_47_fu_2716_p1));

assign add_ln169_8_fu_3022_p2 = ($signed(sext_ln216_50_fu_2767_p1) + $signed(sext_ln216_49_fu_2750_p1));

assign add_ln169_9_fu_3232_p2 = ($signed(sext_ln169_9_fu_3229_p1) + $signed(sext_ln169_8_fu_3226_p1));

assign add_ln169_fu_2992_p2 = ($signed(sext_ln216_61_fu_2954_p1) + $signed(sext_ln216_62_fu_2971_p1));

assign add_ln218_fu_3618_p2 = (zext_ln218_2_fu_3578_p1 + zext_ln218_1_fu_3614_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((ap_predicate_op29_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = ((out_V_TREADY == 1'b0) & (icmp_ln123_reg_3667_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((out_V_TREADY == 1'b0) & (icmp_ln123_reg_3667_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_120 = (~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5)))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op29_read_state1 = ((icmp_ln126_fu_566_p2 == 1'd1) & (icmp_ln123_fu_554_p2 == 1'd0));
end

assign i_2_fu_560_p2 = (ap_sig_allocacmp_i_1 + 7'd1);

assign icmp_ln108_1_fu_3585_p2 = (($signed(add_ln169_62_reg_4224) < $signed(zext_ln108_1_fu_3582_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_2_fu_3603_p2 = (($signed(add_ln169_62_reg_4224) < $signed(zext_ln108_2_fu_3600_p1)) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_3567_p2 = (($signed(add_ln169_62_reg_4224) < $signed(zext_ln108_fu_3564_p1)) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_554_p2 = ((ap_sig_allocacmp_i_1 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln123_reg_3667_pp0_iter0_reg = icmp_ln123_reg_3667;

assign icmp_ln126_fu_566_p2 = ((ap_sig_allocacmp_nf_3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_583_p2 = ((nf_fu_577_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i26_fu_613_p1 = tile_fu_452;

assign idxprom2_i_fu_1258_p1 = nf_3_reg_3662;

assign local_temp_10_fu_1370_p4 = {{weights_39_q0[21:20]}};

assign local_temp_11_fu_1380_p4 = {{weights_39_q0[23:22]}};

assign local_temp_12_fu_1390_p4 = {{weights_39_q0[25:24]}};

assign local_temp_13_fu_1400_p4 = {{weights_39_q0[27:26]}};

assign local_temp_14_fu_1410_p4 = {{weights_39_q0[29:28]}};

assign local_temp_15_fu_1420_p4 = {{weights_39_q0[31:30]}};

assign local_temp_16_fu_1430_p4 = {{weights_39_q0[33:32]}};

assign local_temp_17_fu_1440_p4 = {{weights_39_q0[35:34]}};

assign local_temp_18_fu_1450_p4 = {{weights_39_q0[37:36]}};

assign local_temp_19_fu_1460_p4 = {{weights_39_q0[39:38]}};

assign local_temp_1_fu_1280_p4 = {{weights_39_q0[3:2]}};

assign local_temp_20_fu_1470_p4 = {{weights_39_q0[41:40]}};

assign local_temp_21_fu_1480_p4 = {{weights_39_q0[43:42]}};

assign local_temp_22_fu_1490_p4 = {{weights_39_q0[45:44]}};

assign local_temp_23_fu_1500_p4 = {{weights_39_q0[47:46]}};

assign local_temp_24_fu_1510_p4 = {{weights_39_q0[49:48]}};

assign local_temp_25_fu_1520_p4 = {{weights_39_q0[51:50]}};

assign local_temp_26_fu_1530_p4 = {{weights_39_q0[53:52]}};

assign local_temp_27_fu_1540_p4 = {{weights_39_q0[55:54]}};

assign local_temp_28_fu_1550_p4 = {{weights_39_q0[57:56]}};

assign local_temp_29_fu_1560_p4 = {{weights_39_q0[59:58]}};

assign local_temp_2_fu_1290_p4 = {{weights_39_q0[5:4]}};

assign local_temp_30_fu_1570_p4 = {{weights_39_q0[61:60]}};

assign local_temp_31_fu_1580_p4 = {{weights_39_q0[63:62]}};

assign local_temp_32_fu_1590_p4 = {{weights_39_q0[65:64]}};

assign local_temp_33_fu_1600_p4 = {{weights_39_q0[67:66]}};

assign local_temp_34_fu_1610_p4 = {{weights_39_q0[69:68]}};

assign local_temp_35_fu_1620_p4 = {{weights_39_q0[71:70]}};

assign local_temp_36_fu_1630_p4 = {{weights_39_q0[73:72]}};

assign local_temp_37_fu_1640_p4 = {{weights_39_q0[75:74]}};

assign local_temp_38_fu_1650_p4 = {{weights_39_q0[77:76]}};

assign local_temp_39_fu_1660_p4 = {{weights_39_q0[79:78]}};

assign local_temp_3_fu_1300_p4 = {{weights_39_q0[7:6]}};

assign local_temp_40_fu_1670_p4 = {{weights_39_q0[81:80]}};

assign local_temp_41_fu_1680_p4 = {{weights_39_q0[83:82]}};

assign local_temp_42_fu_1690_p4 = {{weights_39_q0[85:84]}};

assign local_temp_43_fu_1700_p4 = {{weights_39_q0[87:86]}};

assign local_temp_44_fu_1710_p4 = {{weights_39_q0[89:88]}};

assign local_temp_45_fu_1720_p4 = {{weights_39_q0[91:90]}};

assign local_temp_46_fu_1730_p4 = {{weights_39_q0[93:92]}};

assign local_temp_47_fu_1740_p4 = {{weights_39_q0[95:94]}};

assign local_temp_48_fu_1750_p4 = {{weights_39_q0[97:96]}};

assign local_temp_49_fu_1760_p4 = {{weights_39_q0[99:98]}};

assign local_temp_4_fu_1310_p4 = {{weights_39_q0[9:8]}};

assign local_temp_50_fu_1770_p4 = {{weights_39_q0[101:100]}};

assign local_temp_51_fu_1780_p4 = {{weights_39_q0[103:102]}};

assign local_temp_52_fu_1790_p4 = {{weights_39_q0[105:104]}};

assign local_temp_53_fu_1800_p4 = {{weights_39_q0[107:106]}};

assign local_temp_54_fu_1810_p4 = {{weights_39_q0[109:108]}};

assign local_temp_55_fu_1820_p4 = {{weights_39_q0[111:110]}};

assign local_temp_56_fu_1830_p4 = {{weights_39_q0[113:112]}};

assign local_temp_57_fu_1840_p4 = {{weights_39_q0[115:114]}};

assign local_temp_58_fu_1850_p4 = {{weights_39_q0[117:116]}};

assign local_temp_59_fu_1860_p4 = {{weights_39_q0[119:118]}};

assign local_temp_5_fu_1320_p4 = {{weights_39_q0[11:10]}};

assign local_temp_60_fu_1870_p4 = {{weights_39_q0[121:120]}};

assign local_temp_61_fu_1880_p4 = {{weights_39_q0[123:122]}};

assign local_temp_62_fu_1890_p4 = {{weights_39_q0[125:124]}};

assign local_temp_6_fu_1330_p4 = {{weights_39_q0[13:12]}};

assign local_temp_7_fu_1340_p4 = {{weights_39_q0[15:14]}};

assign local_temp_8_fu_1350_p4 = {{weights_39_q0[17:16]}};

assign local_temp_9_fu_1360_p4 = {{weights_39_q0[19:18]}};

assign local_temp_fu_1276_p1 = weights_39_q0[1:0];

assign mul_ln115_10_fu_2085_p0 = mul_ln115_10_fu_2085_p00;

assign mul_ln115_10_fu_2085_p00 = r_10_reg_3734;

assign mul_ln115_11_fu_2102_p0 = mul_ln115_11_fu_2102_p00;

assign mul_ln115_11_fu_2102_p00 = r_11_reg_3739;

assign mul_ln115_12_fu_2119_p0 = mul_ln115_12_fu_2119_p00;

assign mul_ln115_12_fu_2119_p00 = r_12_reg_3744;

assign mul_ln115_13_fu_2136_p0 = mul_ln115_13_fu_2136_p00;

assign mul_ln115_13_fu_2136_p00 = r_13_reg_3749;

assign mul_ln115_14_fu_2153_p0 = mul_ln115_14_fu_2153_p00;

assign mul_ln115_14_fu_2153_p00 = r_14_reg_3754;

assign mul_ln115_15_fu_2170_p0 = mul_ln115_15_fu_2170_p00;

assign mul_ln115_15_fu_2170_p00 = r_15_reg_3759;

assign mul_ln115_16_fu_2187_p0 = mul_ln115_16_fu_2187_p00;

assign mul_ln115_16_fu_2187_p00 = r_16_reg_3764;

assign mul_ln115_17_fu_2204_p0 = mul_ln115_17_fu_2204_p00;

assign mul_ln115_17_fu_2204_p00 = r_17_reg_3769;

assign mul_ln115_18_fu_2221_p0 = mul_ln115_18_fu_2221_p00;

assign mul_ln115_18_fu_2221_p00 = r_18_reg_3774;

assign mul_ln115_19_fu_2238_p0 = mul_ln115_19_fu_2238_p00;

assign mul_ln115_19_fu_2238_p00 = r_19_reg_3779;

assign mul_ln115_1_fu_1932_p0 = mul_ln115_1_fu_1932_p00;

assign mul_ln115_1_fu_1932_p00 = r_1_reg_3689;

assign mul_ln115_20_fu_2255_p0 = mul_ln115_20_fu_2255_p00;

assign mul_ln115_20_fu_2255_p00 = r_20_reg_3784;

assign mul_ln115_21_fu_2272_p0 = mul_ln115_21_fu_2272_p00;

assign mul_ln115_21_fu_2272_p00 = r_21_reg_3789;

assign mul_ln115_22_fu_2289_p0 = mul_ln115_22_fu_2289_p00;

assign mul_ln115_22_fu_2289_p00 = r_22_reg_3794;

assign mul_ln115_23_fu_2306_p0 = mul_ln115_23_fu_2306_p00;

assign mul_ln115_23_fu_2306_p00 = r_23_reg_3799;

assign mul_ln115_24_fu_2323_p0 = mul_ln115_24_fu_2323_p00;

assign mul_ln115_24_fu_2323_p00 = r_24_reg_3804;

assign mul_ln115_25_fu_2340_p0 = mul_ln115_25_fu_2340_p00;

assign mul_ln115_25_fu_2340_p00 = r_25_reg_3809;

assign mul_ln115_26_fu_2357_p0 = mul_ln115_26_fu_2357_p00;

assign mul_ln115_26_fu_2357_p00 = r_26_reg_3814;

assign mul_ln115_27_fu_2374_p0 = mul_ln115_27_fu_2374_p00;

assign mul_ln115_27_fu_2374_p00 = r_27_reg_3819;

assign mul_ln115_28_fu_2391_p0 = mul_ln115_28_fu_2391_p00;

assign mul_ln115_28_fu_2391_p00 = r_28_reg_3824;

assign mul_ln115_29_fu_2408_p0 = mul_ln115_29_fu_2408_p00;

assign mul_ln115_29_fu_2408_p00 = r_29_reg_3829;

assign mul_ln115_2_fu_1949_p0 = mul_ln115_2_fu_1949_p00;

assign mul_ln115_2_fu_1949_p00 = r_2_reg_3694;

assign mul_ln115_30_fu_2421_p0 = mul_ln115_30_fu_2421_p00;

assign mul_ln115_30_fu_2421_p00 = r_30_reg_3834;

assign mul_ln115_31_fu_2438_p0 = mul_ln115_31_fu_2438_p00;

assign mul_ln115_31_fu_2438_p00 = r_31_reg_3839;

assign mul_ln115_32_fu_2455_p0 = mul_ln115_32_fu_2455_p00;

assign mul_ln115_32_fu_2455_p00 = r_32_reg_3844;

assign mul_ln115_33_fu_2472_p0 = mul_ln115_33_fu_2472_p00;

assign mul_ln115_33_fu_2472_p00 = r_33_reg_3849;

assign mul_ln115_34_fu_2489_p0 = mul_ln115_34_fu_2489_p00;

assign mul_ln115_34_fu_2489_p00 = r_34_reg_3854;

assign mul_ln115_35_fu_2506_p0 = mul_ln115_35_fu_2506_p00;

assign mul_ln115_35_fu_2506_p00 = r_35_reg_3859;

assign mul_ln115_36_fu_2523_p0 = mul_ln115_36_fu_2523_p00;

assign mul_ln115_36_fu_2523_p00 = r_36_reg_3864;

assign mul_ln115_37_fu_2540_p0 = mul_ln115_37_fu_2540_p00;

assign mul_ln115_37_fu_2540_p00 = r_37_reg_3869;

assign mul_ln115_38_fu_2557_p0 = mul_ln115_38_fu_2557_p00;

assign mul_ln115_38_fu_2557_p00 = r_38_reg_3874;

assign mul_ln115_39_fu_2574_p0 = mul_ln115_39_fu_2574_p00;

assign mul_ln115_39_fu_2574_p00 = r_39_reg_3879;

assign mul_ln115_3_fu_1966_p0 = mul_ln115_3_fu_1966_p00;

assign mul_ln115_3_fu_1966_p00 = r_3_reg_3699;

assign mul_ln115_40_fu_2591_p0 = mul_ln115_40_fu_2591_p00;

assign mul_ln115_40_fu_2591_p00 = r_40_reg_3884;

assign mul_ln115_41_fu_2608_p0 = mul_ln115_41_fu_2608_p00;

assign mul_ln115_41_fu_2608_p00 = r_41_reg_3889;

assign mul_ln115_42_fu_2625_p0 = mul_ln115_42_fu_2625_p00;

assign mul_ln115_42_fu_2625_p00 = r_42_reg_3894;

assign mul_ln115_43_fu_2642_p0 = mul_ln115_43_fu_2642_p00;

assign mul_ln115_43_fu_2642_p00 = r_43_reg_3899;

assign mul_ln115_44_fu_2659_p0 = mul_ln115_44_fu_2659_p00;

assign mul_ln115_44_fu_2659_p00 = r_44_reg_3904;

assign mul_ln115_45_fu_2676_p0 = mul_ln115_45_fu_2676_p00;

assign mul_ln115_45_fu_2676_p00 = r_45_reg_3909;

assign mul_ln115_46_fu_2693_p0 = mul_ln115_46_fu_2693_p00;

assign mul_ln115_46_fu_2693_p00 = r_46_reg_3914;

assign mul_ln115_47_fu_2710_p0 = mul_ln115_47_fu_2710_p00;

assign mul_ln115_47_fu_2710_p00 = r_47_reg_3919;

assign mul_ln115_48_fu_2727_p0 = mul_ln115_48_fu_2727_p00;

assign mul_ln115_48_fu_2727_p00 = r_48_reg_3924;

assign mul_ln115_49_fu_2744_p0 = mul_ln115_49_fu_2744_p00;

assign mul_ln115_49_fu_2744_p00 = r_49_reg_3929;

assign mul_ln115_4_fu_1983_p0 = mul_ln115_4_fu_1983_p00;

assign mul_ln115_4_fu_1983_p00 = r_4_reg_3704;

assign mul_ln115_50_fu_2761_p0 = mul_ln115_50_fu_2761_p00;

assign mul_ln115_50_fu_2761_p00 = r_50_reg_3934;

assign mul_ln115_51_fu_2778_p0 = mul_ln115_51_fu_2778_p00;

assign mul_ln115_51_fu_2778_p00 = r_51_reg_3939;

assign mul_ln115_52_fu_2795_p0 = mul_ln115_52_fu_2795_p00;

assign mul_ln115_52_fu_2795_p00 = r_52_reg_3944;

assign mul_ln115_53_fu_2812_p0 = mul_ln115_53_fu_2812_p00;

assign mul_ln115_53_fu_2812_p00 = r_53_reg_3949;

assign mul_ln115_54_fu_2829_p0 = mul_ln115_54_fu_2829_p00;

assign mul_ln115_54_fu_2829_p00 = r_54_reg_3954;

assign mul_ln115_55_fu_2846_p0 = mul_ln115_55_fu_2846_p00;

assign mul_ln115_55_fu_2846_p00 = r_55_reg_3959;

assign mul_ln115_56_fu_2863_p0 = mul_ln115_56_fu_2863_p00;

assign mul_ln115_56_fu_2863_p00 = r_56_reg_3964;

assign mul_ln115_57_fu_2880_p0 = mul_ln115_57_fu_2880_p00;

assign mul_ln115_57_fu_2880_p00 = r_57_reg_3969;

assign mul_ln115_58_fu_2897_p0 = mul_ln115_58_fu_2897_p00;

assign mul_ln115_58_fu_2897_p00 = r_58_reg_3974;

assign mul_ln115_59_fu_2914_p0 = mul_ln115_59_fu_2914_p00;

assign mul_ln115_59_fu_2914_p00 = r_59_reg_3979;

assign mul_ln115_5_fu_2000_p0 = mul_ln115_5_fu_2000_p00;

assign mul_ln115_5_fu_2000_p00 = r_5_reg_3709;

assign mul_ln115_60_fu_2931_p0 = mul_ln115_60_fu_2931_p00;

assign mul_ln115_60_fu_2931_p00 = r_60_reg_3984;

assign mul_ln115_61_fu_2948_p0 = mul_ln115_61_fu_2948_p00;

assign mul_ln115_61_fu_2948_p00 = r_61_reg_3989;

assign mul_ln115_62_fu_2965_p0 = mul_ln115_62_fu_2965_p00;

assign mul_ln115_62_fu_2965_p00 = r_62_reg_3994;

assign mul_ln115_63_fu_2986_p0 = mul_ln115_63_fu_2986_p00;

assign mul_ln115_63_fu_2986_p00 = r_63_reg_3999;

assign mul_ln115_63_fu_2986_p1 = ((tmp_fu_1900_p3[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign mul_ln115_6_fu_2017_p0 = mul_ln115_6_fu_2017_p00;

assign mul_ln115_6_fu_2017_p00 = r_6_reg_3714;

assign mul_ln115_7_fu_2034_p0 = mul_ln115_7_fu_2034_p00;

assign mul_ln115_7_fu_2034_p00 = r_7_reg_3719;

assign mul_ln115_8_fu_2051_p0 = mul_ln115_8_fu_2051_p00;

assign mul_ln115_8_fu_2051_p00 = r_8_reg_3724;

assign mul_ln115_9_fu_2068_p0 = mul_ln115_9_fu_2068_p00;

assign mul_ln115_9_fu_2068_p00 = r_9_reg_3729;

assign mul_ln115_fu_1915_p0 = mul_ln115_fu_1915_p00;

assign mul_ln115_fu_1915_p00 = r_reg_3684;

assign nf_4_fu_589_p3 = ((icmp_ln174_fu_583_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_577_p2);

assign nf_fu_577_p2 = (ap_sig_allocacmp_nf_3 + 32'd1);

assign out_V_TDATA = result_2_fu_3624_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1258_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1258_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1258_p1;

assign r_fu_618_p1 = arrayidx3_0_0_0_load22_fu_464[1:0];

assign result_2_fu_3624_p2 = (add_ln218_fu_3618_p2 + zext_ln218_fu_3596_p1);

assign result_fu_3572_p2 = (icmp_ln108_fu_3567_p2 ^ 1'd1);

assign sext_ln169_10_fu_3238_p1 = $signed(add_ln169_9_fu_3232_p2);

assign sext_ln169_11_fu_3242_p1 = $signed(add_ln169_10_reg_4059);

assign sext_ln169_12_fu_3245_p1 = $signed(add_ln169_11_reg_4064);

assign sext_ln169_13_fu_3254_p1 = $signed(add_ln169_12_fu_3248_p2);

assign sext_ln169_14_fu_3264_p1 = $signed(add_ln169_13_fu_3258_p2);

assign sext_ln169_15_fu_3274_p1 = $signed(add_ln169_15_reg_4069);

assign sext_ln169_16_fu_3277_p1 = $signed(add_ln169_16_reg_4074);

assign sext_ln169_17_fu_3286_p1 = $signed(add_ln169_17_fu_3280_p2);

assign sext_ln169_18_fu_3290_p1 = $signed(add_ln169_18_reg_4079);

assign sext_ln169_19_fu_3293_p1 = $signed(add_ln169_19_reg_4084);

assign sext_ln169_1_fu_3184_p1 = $signed(add_ln169_reg_4029);

assign sext_ln169_20_fu_3302_p1 = $signed(add_ln169_20_fu_3296_p2);

assign sext_ln169_21_fu_3312_p1 = $signed(add_ln169_21_fu_3306_p2);

assign sext_ln169_22_fu_3316_p1 = $signed(add_ln169_22_reg_4089);

assign sext_ln169_23_fu_3319_p1 = $signed(add_ln169_23_reg_4094);

assign sext_ln169_24_fu_3328_p1 = $signed(add_ln169_24_fu_3322_p2);

assign sext_ln169_25_fu_3332_p1 = $signed(add_ln169_25_reg_4099);

assign sext_ln169_26_fu_3335_p1 = $signed(add_ln169_26_reg_4104);

assign sext_ln169_27_fu_3344_p1 = $signed(add_ln169_27_fu_3338_p2);

assign sext_ln169_28_fu_3354_p1 = $signed(add_ln169_28_fu_3348_p2);

assign sext_ln169_29_fu_3364_p1 = $signed(add_ln169_31_reg_4109);

assign sext_ln169_2_fu_3187_p1 = $signed(add_ln169_1_reg_4034);

assign sext_ln169_30_fu_3367_p1 = $signed(add_ln169_32_reg_4114);

assign sext_ln169_31_fu_3376_p1 = $signed(add_ln169_33_fu_3370_p2);

assign sext_ln169_32_fu_3380_p1 = $signed(add_ln169_34_reg_4119);

assign sext_ln169_33_fu_3383_p1 = $signed(add_ln169_35_reg_4124);

assign sext_ln169_34_fu_3392_p1 = $signed(add_ln169_36_fu_3386_p2);

assign sext_ln169_35_fu_3541_p1 = $signed(add_ln169_37_reg_4209);

assign sext_ln169_36_fu_3402_p1 = $signed(add_ln169_38_reg_4129);

assign sext_ln169_37_fu_3405_p1 = $signed(add_ln169_39_reg_4134);

assign sext_ln169_38_fu_3414_p1 = $signed(add_ln169_40_fu_3408_p2);

assign sext_ln169_39_fu_3418_p1 = $signed(add_ln169_41_reg_4139);

assign sext_ln169_3_fu_3196_p1 = $signed(add_ln169_2_fu_3190_p2);

assign sext_ln169_40_fu_3421_p1 = $signed(add_ln169_42_reg_4144);

assign sext_ln169_41_fu_3430_p1 = $signed(add_ln169_43_fu_3424_p2);

assign sext_ln169_42_fu_3544_p1 = $signed(add_ln169_44_reg_4214);

assign sext_ln169_43_fu_3440_p1 = $signed(add_ln169_46_reg_4149);

assign sext_ln169_44_fu_3443_p1 = $signed(add_ln169_47_reg_4154);

assign sext_ln169_45_fu_3452_p1 = $signed(add_ln169_48_fu_3446_p2);

assign sext_ln169_46_fu_3456_p1 = $signed(add_ln169_49_reg_4159);

assign sext_ln169_47_fu_3459_p1 = $signed(add_ln169_50_reg_4164);

assign sext_ln169_48_fu_3468_p1 = $signed(add_ln169_51_fu_3462_p2);

assign sext_ln169_49_fu_3478_p1 = $signed(add_ln169_52_fu_3472_p2);

assign sext_ln169_4_fu_3200_p1 = $signed(add_ln169_3_reg_4039);

assign sext_ln169_50_fu_3482_p1 = $signed(add_ln169_53_reg_4169);

assign sext_ln169_51_fu_3485_p1 = $signed(add_ln169_54_reg_4174);

assign sext_ln169_52_fu_3494_p1 = $signed(add_ln169_55_fu_3488_p2);

assign sext_ln169_53_fu_3498_p1 = $signed(add_ln169_56_reg_4179);

assign sext_ln169_54_fu_3507_p1 = $signed(add_ln169_57_fu_3501_p2);

assign sext_ln169_55_fu_3517_p1 = $signed(add_ln169_58_fu_3511_p2);

assign sext_ln169_56_fu_3527_p1 = $signed(add_ln169_59_fu_3521_p2);

assign sext_ln169_5_fu_3203_p1 = $signed(add_ln169_4_reg_4044);

assign sext_ln169_6_fu_3212_p1 = $signed(add_ln169_5_fu_3206_p2);

assign sext_ln169_7_fu_3222_p1 = $signed(add_ln169_6_fu_3216_p2);

assign sext_ln169_8_fu_3226_p1 = $signed(add_ln169_7_reg_4049);

assign sext_ln169_9_fu_3229_p1 = $signed(add_ln169_8_reg_4054);

assign sext_ln169_fu_3181_p1 = mul_ln115_63_reg_4024;

assign sext_ln216_10_fu_2091_p1 = mul_ln115_10_fu_2085_p2;

assign sext_ln216_11_fu_2108_p1 = mul_ln115_11_fu_2102_p2;

assign sext_ln216_12_fu_2125_p1 = mul_ln115_12_fu_2119_p2;

assign sext_ln216_13_fu_2142_p1 = mul_ln115_13_fu_2136_p2;

assign sext_ln216_14_fu_2159_p1 = mul_ln115_14_fu_2153_p2;

assign sext_ln216_15_fu_2176_p1 = mul_ln115_15_fu_2170_p2;

assign sext_ln216_16_fu_2193_p1 = mul_ln115_16_fu_2187_p2;

assign sext_ln216_17_fu_2210_p1 = mul_ln115_17_fu_2204_p2;

assign sext_ln216_18_fu_2227_p1 = mul_ln115_18_fu_2221_p2;

assign sext_ln216_19_fu_2244_p1 = mul_ln115_19_fu_2238_p2;

assign sext_ln216_1_fu_1938_p1 = mul_ln115_1_fu_1932_p2;

assign sext_ln216_20_fu_2261_p1 = mul_ln115_20_fu_2255_p2;

assign sext_ln216_21_fu_2278_p1 = mul_ln115_21_fu_2272_p2;

assign sext_ln216_22_fu_2295_p1 = mul_ln115_22_fu_2289_p2;

assign sext_ln216_23_fu_2312_p1 = mul_ln115_23_fu_2306_p2;

assign sext_ln216_24_fu_2329_p1 = mul_ln115_24_fu_2323_p2;

assign sext_ln216_25_fu_2346_p1 = mul_ln115_25_fu_2340_p2;

assign sext_ln216_26_fu_2363_p1 = mul_ln115_26_fu_2357_p2;

assign sext_ln216_27_fu_2380_p1 = mul_ln115_27_fu_2374_p2;

assign sext_ln216_28_fu_2397_p1 = mul_ln115_28_fu_2391_p2;

assign sext_ln216_29_fu_3178_p1 = mul_ln115_29_reg_4019;

assign sext_ln216_2_fu_1955_p1 = mul_ln115_2_fu_1949_p2;

assign sext_ln216_30_fu_2427_p1 = mul_ln115_30_fu_2421_p2;

assign sext_ln216_31_fu_2444_p1 = mul_ln115_31_fu_2438_p2;

assign sext_ln216_32_fu_2461_p1 = mul_ln115_32_fu_2455_p2;

assign sext_ln216_33_fu_2478_p1 = mul_ln115_33_fu_2472_p2;

assign sext_ln216_34_fu_2495_p1 = mul_ln115_34_fu_2489_p2;

assign sext_ln216_35_fu_2512_p1 = mul_ln115_35_fu_2506_p2;

assign sext_ln216_36_fu_2529_p1 = mul_ln115_36_fu_2523_p2;

assign sext_ln216_37_fu_2546_p1 = mul_ln115_37_fu_2540_p2;

assign sext_ln216_38_fu_2563_p1 = mul_ln115_38_fu_2557_p2;

assign sext_ln216_39_fu_2580_p1 = mul_ln115_39_fu_2574_p2;

assign sext_ln216_3_fu_1972_p1 = mul_ln115_3_fu_1966_p2;

assign sext_ln216_40_fu_2597_p1 = mul_ln115_40_fu_2591_p2;

assign sext_ln216_41_fu_2614_p1 = mul_ln115_41_fu_2608_p2;

assign sext_ln216_42_fu_2631_p1 = mul_ln115_42_fu_2625_p2;

assign sext_ln216_43_fu_2648_p1 = mul_ln115_43_fu_2642_p2;

assign sext_ln216_44_fu_2665_p1 = mul_ln115_44_fu_2659_p2;

assign sext_ln216_45_fu_2682_p1 = mul_ln115_45_fu_2676_p2;

assign sext_ln216_46_fu_2699_p1 = mul_ln115_46_fu_2693_p2;

assign sext_ln216_47_fu_2716_p1 = mul_ln115_47_fu_2710_p2;

assign sext_ln216_48_fu_2733_p1 = mul_ln115_48_fu_2727_p2;

assign sext_ln216_49_fu_2750_p1 = mul_ln115_49_fu_2744_p2;

assign sext_ln216_4_fu_1989_p1 = mul_ln115_4_fu_1983_p2;

assign sext_ln216_50_fu_2767_p1 = mul_ln115_50_fu_2761_p2;

assign sext_ln216_51_fu_2784_p1 = mul_ln115_51_fu_2778_p2;

assign sext_ln216_52_fu_2801_p1 = mul_ln115_52_fu_2795_p2;

assign sext_ln216_53_fu_2818_p1 = mul_ln115_53_fu_2812_p2;

assign sext_ln216_54_fu_2835_p1 = mul_ln115_54_fu_2829_p2;

assign sext_ln216_55_fu_2852_p1 = mul_ln115_55_fu_2846_p2;

assign sext_ln216_56_fu_2869_p1 = mul_ln115_56_fu_2863_p2;

assign sext_ln216_57_fu_2886_p1 = mul_ln115_57_fu_2880_p2;

assign sext_ln216_58_fu_2903_p1 = mul_ln115_58_fu_2897_p2;

assign sext_ln216_59_fu_2920_p1 = mul_ln115_59_fu_2914_p2;

assign sext_ln216_5_fu_2006_p1 = mul_ln115_5_fu_2000_p2;

assign sext_ln216_60_fu_2937_p1 = mul_ln115_60_fu_2931_p2;

assign sext_ln216_61_fu_2954_p1 = mul_ln115_61_fu_2948_p2;

assign sext_ln216_62_fu_2971_p1 = mul_ln115_62_fu_2965_p2;

assign sext_ln216_6_fu_2023_p1 = mul_ln115_6_fu_2017_p2;

assign sext_ln216_7_fu_2040_p1 = mul_ln115_7_fu_2034_p2;

assign sext_ln216_8_fu_2057_p1 = mul_ln115_8_fu_2051_p2;

assign sext_ln216_9_fu_2074_p1 = mul_ln115_9_fu_2068_p2;

assign sext_ln216_fu_1921_p1 = mul_ln115_fu_1915_p2;

assign tile_1_fu_1252_p2 = (tile_fu_452 + 32'd1);

assign tile_2_fu_1264_p3 = ((icmp_ln174_reg_3674[0:0] == 1'b1) ? 32'd0 : tile_1_fu_1252_p2);

assign tmp_fu_1900_p3 = weights_39_q0[32'd126];

assign weights_39_address0 = idxprom2_i26_fu_613_p1;

assign xor_ln108_1_fu_3608_p2 = (icmp_ln108_2_fu_3603_p2 ^ 1'd1);

assign xor_ln108_fu_3590_p2 = (icmp_ln108_1_fu_3585_p2 ^ 1'd1);

assign zext_ln108_1_fu_3582_p1 = p_ZL7threshs_1_load_reg_4189_pp0_iter4_reg;

assign zext_ln108_2_fu_3600_p1 = p_ZL7threshs_2_load_reg_4194_pp0_iter4_reg;

assign zext_ln108_fu_3564_p1 = p_ZL7threshs_0_load_reg_4184_pp0_iter4_reg;

assign zext_ln218_1_fu_3614_p1 = xor_ln108_1_fu_3608_p2;

assign zext_ln218_2_fu_3578_p1 = result_fu_3572_p2;

assign zext_ln218_fu_3596_p1 = xor_ln108_fu_3590_p2;

endmodule //MatrixVectorActivation_2_Matrix_Vector_Activate_Batch
