WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2501302 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5003148 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_764.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000003 cycles: 6254310 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6254310 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9878253 heartbeat IPC: 2.051 cumulative IPC: 1.38 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 17062796 heartbeat IPC: 1.392 cumulative IPC: 1.388 (Simulation time: 00 hr 01 min 40 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_764.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000001 cycles: 24825565 heartbeat IPC: 1.288 cumulative IPC: 1.346 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 31519659 heartbeat IPC: 1.494 cumulative IPC: 1.385 (Simulation time: 00 hr 02 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_764.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 39333379 heartbeat IPC: 1.28 cumulative IPC: 1.36 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 46275916 heartbeat IPC: 1.44 cumulative IPC: 1.374 (Simulation time: 00 hr 04 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_764.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000003 cycles: 53798430 heartbeat IPC: 1.329 cumulative IPC: 1.367 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 61024633 heartbeat IPC: 1.384 cumulative IPC: 1.369 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 68078852 heartbeat IPC: 1.418 cumulative IPC: 1.375 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_764.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 75980265 heartbeat IPC: 1.266 cumulative IPC: 1.362 (Simulation time: 00 hr 06 min 26 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 73063986 cumulative IPC: 1.369 (Simulation time: 00 hr 06 min 43 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 73063986 cumulative IPC: 1.369 (Simulation time: 00 hr 06 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_764.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.369 instructions: 100000004 cycles: 73063986
CPU 0 Branch Prediction Accuracy: 84.89% MPKI: 20.22 Average ROB Occupancy at Mispredict: 39.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0396
BRANCH_CONDITIONAL: 20.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00144
BRANCH_RETURN: 8e-05

LLC TOTAL        ACCESS:     756647 HIT:     302583 MISS:     454064
LLC LOAD         ACCESS:     143726 HIT:        576 MISS:     143150
LLC RFO          ACCESS:     311054 HIT:        294 MISS:     310760
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     301687 HIT:     301669 MISS:         18
LLC TRANSLATION  ACCESS:        180 HIT:         44 MISS:        136
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 215.2 cycles
cpu0_DTLB TOTAL        ACCESS:   24107270 HIT:   24090486 MISS:      16784
cpu0_DTLB LOAD         ACCESS:   24107270 HIT:   24090486 MISS:      16784
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.534 cycles
cpu0_ITLB TOTAL        ACCESS:       6227 HIT:       5922 MISS:        305
cpu0_ITLB LOAD         ACCESS:       6227 HIT:       5922 MISS:        305
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.734 cycles
cpu0_L1D TOTAL        ACCESS:   29817789 HIT:   24666516 MISS:    5151273
cpu0_L1D LOAD         ACCESS:   20430102 HIT:   19555341 MISS:     874761
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9382584 HIT:    5106484 MISS:    4276100
cpu0_L1D TRANSLATION  ACCESS:       5103 HIT:       4691 MISS:        412
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.41 cycles
cpu0_L1I TOTAL        ACCESS:       7059 HIT:       6579 MISS:        480
cpu0_L1I LOAD         ACCESS:       7059 HIT:       6579 MISS:        480
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 208.5 cycles
cpu0_L2C TOTAL        ACCESS:     791363 HIT:     336387 MISS:     454976
cpu0_L2C LOAD         ACCESS:     176665 HIT:      32939 MISS:     143726
cpu0_L2C RFO          ACCESS:     311544 HIT:        490 MISS:     311054
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     302742 HIT:     302726 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:        412 HIT:        232 MISS:        180
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 235.7 cycles
cpu0_STLB TOTAL        ACCESS:       8095 HIT:       2992 MISS:       5103
cpu0_STLB LOAD         ACCESS:       8095 HIT:       2992 MISS:       5103
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.72 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      89561
  ROW_BUFFER_MISS:     364484
 AVG DBUS CONGESTED CYCLE: 3.941
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     145664
  FULL:     158040
