#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 20:47:37 2025
# Process ID: 8884
# Current directory: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21788 D:\FPGA_Learning_Journey\Pro\SobelEdge____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 956.305 ; gain = 243.090
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {NO_CHANGE}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 12 blk_mem_gen_0_synth_1
[Thu Feb 13 20:48:51 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 13 20:49:18 2025] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/runme.log
[Thu Feb 13 20:49:18 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.363 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/sobel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 20:52:47 2025...
