
---------- Begin Simulation Statistics ----------
final_tick                               161097328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391468                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663836                       # Number of bytes of host memory used
host_op_rate                                   392237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.45                       # Real time elapsed on the host
host_tick_rate                              630644800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161097                       # Number of seconds simulated
sim_ticks                                161097328000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.610973                       # CPI: cycles per instruction
system.cpu.discardedOps                        189375                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28534545                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.620743                       # IPC: instructions per cycle
system.cpu.numCycles                        161097328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132562783                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        465577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11123                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485833                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735525                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103788                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101816                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906264                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65393                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51418840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51418840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51419334                       # number of overall hits
system.cpu.dcache.overall_hits::total        51419334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       649747                       # number of overall misses
system.cpu.dcache.overall_misses::total        649747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36748616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36748616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36748616000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36748616000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069081                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57256.709804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57256.709804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56558.346556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56558.346556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.189233                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       504434                       # number of writebacks
system.cpu.dcache.writebacks::total            504434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53880                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53880                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595864                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33878627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33878627000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34709715999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34709715999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57622.396427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57622.396427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58251.070712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58251.070712                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40795216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40795216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14890522000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14890522000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47067.241526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47067.241526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14222056000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14222056000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45063.263224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45063.263224                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10623624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10623624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21858094000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21858094000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67161.647540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67161.647540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19656571000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19656571000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72176.584417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72176.584417                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    831088999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    831088999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104908.987503                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104908.987503                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.851490                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.293869                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.851490                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52665021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52665021                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685695                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474952                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024766                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277962                       # number of overall hits
system.cpu.icache.overall_hits::total        10277962                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69034000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69034000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69034000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69034000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102272.592593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102272.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102272.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102272.592593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67684000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67684000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100272.592593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100272.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100272.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100272.592593                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277962                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102272.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102272.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100272.592593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100272.592593                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.051224                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15227.610370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.051224                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.267115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.267115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          673                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.328613                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41115223                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41115223                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 161097328000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               355193                       # number of demand (read+write) hits
system.l2.demand_hits::total                   355209                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              355193                       # number of overall hits
system.l2.overall_hits::total                  355209                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240671                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            240671                       # number of overall misses
system.l2.overall_misses::total                241330                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25333095000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25398383000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25333095000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25398383000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596539                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596539                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.403903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404550                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.403903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404550                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99071.320182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105260.272322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105243.372146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99071.320182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105260.272322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105243.372146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152136                       # number of writebacks
system.l2.writebacks::total                    152136                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241325                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52108000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20519395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20571503000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52108000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20519395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20571503000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.403894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.403894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79071.320182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85260.880224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85243.978038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79071.320182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85260.880224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85243.978038                       # average overall mshr miss latency
system.l2.replacements                         230725                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       504434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           504434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       504434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       504434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121037                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16245132000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16245132000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.555614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107347.633019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107347.633019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13218492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13218492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.555614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87347.633019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87347.633019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99071.320182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99071.320182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79071.320182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79071.320182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        234156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            234156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9087963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9087963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101724.476432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101724.476432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7300903000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7300903000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.276153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81725.916225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81725.916225                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16129.986684                       # Cycle average of tags in use
system.l2.tags.total_refs                     1185302                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    247109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.796677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     314.551637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.935022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15795.500025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984496                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2627023                       # Number of tag accesses
system.l2.tags.data_accesses                  2627023                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008044706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8963                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8963                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              664654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143444                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152136                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241325                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152136                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    444                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152136                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.873480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.868696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.535724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8876     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      0.21%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.68%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8963                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.968314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.936706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4711     52.56%     52.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.09%     53.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3888     43.38%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              261      2.91%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8963                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15444800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9736704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     95.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  161081927000                       # Total gap between requests
system.mem_ctrls.avgGap                     409397.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15374208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9733568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 261804.466427897540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95434283.056513503194                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60420418.642821930349                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152136                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18267750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8143021500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3824900351250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27720.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33835.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25141323.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15402624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15444800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9736704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9736704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241325                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152136                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152136                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       261804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95610673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         95872478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       261804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       261804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60439885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60439885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60439885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       261804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95610673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156312363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               240881                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152087                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9526                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3644770500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1204405000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8161289250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15131.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33881.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140342                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90330                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       162296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.963474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.866511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.547056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       118646     73.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19549     12.05%     85.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5338      3.29%     88.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1469      0.91%     89.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9092      5.60%     94.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          862      0.53%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          552      0.34%     95.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          540      0.33%     96.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6248      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       162296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15416384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9733568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               95.696088                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.420419                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       574805700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       305516475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      857514000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     395336700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12716286960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37644466110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30160771200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82654697145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.073048                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78015719500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5379140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77702468500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       583987740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       310396845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      862376340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     398557440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12716286960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37266225510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30479289600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82617120435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.839794                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78844843750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5379140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76873344250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152136                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72116                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151332                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       706902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 706902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25181504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25181504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241325                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1074121000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1308583500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       656570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1786896                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70419072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70462400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          230725                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9736704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           827264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815739     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11515      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             827264                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 161097328000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2199229000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787596995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
