// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ICache(
  input          clock,
  input          reset,
  output         auto_ctrlUnitOpt_in_a_ready,
  input          auto_ctrlUnitOpt_in_a_valid,
  input  [3:0]   auto_ctrlUnitOpt_in_a_bits_opcode,
  input  [1:0]   auto_ctrlUnitOpt_in_a_bits_size,
  input  [2:0]   auto_ctrlUnitOpt_in_a_bits_source,
  input  [29:0]  auto_ctrlUnitOpt_in_a_bits_address,
  input  [7:0]   auto_ctrlUnitOpt_in_a_bits_mask,
  input  [63:0]  auto_ctrlUnitOpt_in_a_bits_data,
  input          auto_ctrlUnitOpt_in_d_ready,
  output         auto_ctrlUnitOpt_in_d_valid,
  output [3:0]   auto_ctrlUnitOpt_in_d_bits_opcode,
  output [1:0]   auto_ctrlUnitOpt_in_d_bits_size,
  output [2:0]   auto_ctrlUnitOpt_in_d_bits_source,
  output [63:0]  auto_ctrlUnitOpt_in_d_bits_data,
  input          auto_client_out_a_ready,
  output         auto_client_out_a_valid,
  output [3:0]   auto_client_out_a_bits_source,
  output [47:0]  auto_client_out_a_bits_address,
  input          auto_client_out_d_valid,
  input  [3:0]   auto_client_out_d_bits_opcode,
  input  [2:0]   auto_client_out_d_bits_size,
  input  [3:0]   auto_client_out_d_bits_source,
  input  [255:0] auto_client_out_d_bits_data,
  input          auto_client_out_d_bits_corrupt,
  input  [5:0]   io_hartId,
  output         io_fetch_req_ready,
  input          io_fetch_req_valid,
  input  [49:0]  io_fetch_req_bits_pcMemRead_0_startAddr,
  input  [49:0]  io_fetch_req_bits_pcMemRead_0_nextlineStart,
  input  [49:0]  io_fetch_req_bits_pcMemRead_1_startAddr,
  input  [49:0]  io_fetch_req_bits_pcMemRead_1_nextlineStart,
  input  [49:0]  io_fetch_req_bits_pcMemRead_2_startAddr,
  input  [49:0]  io_fetch_req_bits_pcMemRead_2_nextlineStart,
  input  [49:0]  io_fetch_req_bits_pcMemRead_3_startAddr,
  input  [49:0]  io_fetch_req_bits_pcMemRead_3_nextlineStart,
  input  [49:0]  io_fetch_req_bits_pcMemRead_4_startAddr,
  input  [49:0]  io_fetch_req_bits_pcMemRead_4_nextlineStart,
  input          io_fetch_req_bits_readValid_0,
  input          io_fetch_req_bits_readValid_1,
  input          io_fetch_req_bits_readValid_2,
  input          io_fetch_req_bits_readValid_3,
  input          io_fetch_req_bits_readValid_4,
  input          io_fetch_req_bits_backendException,
  output         io_fetch_resp_valid,
  output         io_fetch_resp_bits_doubleline,
  output [49:0]  io_fetch_resp_bits_vaddr_0,
  output [49:0]  io_fetch_resp_bits_vaddr_1,
  output [511:0] io_fetch_resp_bits_data,
  output [47:0]  io_fetch_resp_bits_paddr_0,
  output [1:0]   io_fetch_resp_bits_exception_0,
  output [1:0]   io_fetch_resp_bits_exception_1,
  output         io_fetch_resp_bits_pmp_mmio_0,
  output         io_fetch_resp_bits_pmp_mmio_1,
  output [1:0]   io_fetch_resp_bits_itlb_pbmt_0,
  output [1:0]   io_fetch_resp_bits_itlb_pbmt_1,
  output         io_fetch_resp_bits_backendException,
  output [55:0]  io_fetch_resp_bits_gpaddr,
  output         io_fetch_resp_bits_isForVSnonLeafPTE,
  output         io_fetch_topdownIcacheMiss,
  output         io_fetch_topdownItlbMiss,
  output         io_ftqPrefetch_req_ready,
  input          io_ftqPrefetch_req_valid,
  input  [49:0]  io_ftqPrefetch_req_bits_startAddr,
  input  [49:0]  io_ftqPrefetch_req_bits_nextlineStart,
  input          io_ftqPrefetch_req_bits_ftqIdx_flag,
  input  [5:0]   io_ftqPrefetch_req_bits_ftqIdx_value,
  input          io_ftqPrefetch_flushFromBpu_s2_valid,
  input          io_ftqPrefetch_flushFromBpu_s2_bits_flag,
  input  [5:0]   io_ftqPrefetch_flushFromBpu_s2_bits_value,
  input          io_ftqPrefetch_flushFromBpu_s3_valid,
  input          io_ftqPrefetch_flushFromBpu_s3_bits_flag,
  input  [5:0]   io_ftqPrefetch_flushFromBpu_s3_bits_value,
  input  [1:0]   io_ftqPrefetch_backendException,
  input          io_softPrefetch_0_valid,
  input  [49:0]  io_softPrefetch_0_bits_vaddr,
  input          io_softPrefetch_1_valid,
  input  [49:0]  io_softPrefetch_1_bits_vaddr,
  input          io_softPrefetch_2_valid,
  input  [49:0]  io_softPrefetch_2_bits_vaddr,
  input          io_stop,
  output         io_toIFU,
  output [47:0]  io_pmp_0_req_bits_addr,
  input          io_pmp_0_resp_instr,
  input          io_pmp_0_resp_mmio,
  output [47:0]  io_pmp_1_req_bits_addr,
  input          io_pmp_1_resp_instr,
  input          io_pmp_1_resp_mmio,
  output [47:0]  io_pmp_2_req_bits_addr,
  input          io_pmp_2_resp_instr,
  input          io_pmp_2_resp_mmio,
  output [47:0]  io_pmp_3_req_bits_addr,
  input          io_pmp_3_resp_instr,
  input          io_pmp_3_resp_mmio,
  output         io_itlb_0_req_valid,
  output [49:0]  io_itlb_0_req_bits_vaddr,
  input  [47:0]  io_itlb_0_resp_bits_paddr_0,
  input  [63:0]  io_itlb_0_resp_bits_gpaddr_0,
  input  [1:0]   io_itlb_0_resp_bits_pbmt_0,
  input          io_itlb_0_resp_bits_miss,
  input          io_itlb_0_resp_bits_isForVSnonLeafPTE,
  input          io_itlb_0_resp_bits_excp_0_gpf_instr,
  input          io_itlb_0_resp_bits_excp_0_pf_instr,
  input          io_itlb_0_resp_bits_excp_0_af_instr,
  output         io_itlb_1_req_valid,
  output [49:0]  io_itlb_1_req_bits_vaddr,
  input  [47:0]  io_itlb_1_resp_bits_paddr_0,
  input  [63:0]  io_itlb_1_resp_bits_gpaddr_0,
  input  [1:0]   io_itlb_1_resp_bits_pbmt_0,
  input          io_itlb_1_resp_bits_miss,
  input          io_itlb_1_resp_bits_isForVSnonLeafPTE,
  input          io_itlb_1_resp_bits_excp_0_gpf_instr,
  input          io_itlb_1_resp_bits_excp_0_pf_instr,
  input          io_itlb_1_resp_bits_excp_0_af_instr,
  output         io_itlbFlushPipe,
  output         io_error_valid,
  output [47:0]  io_error_bits_paddr,
  output         io_error_bits_report_to_beu,
  input          io_csr_pf_enable,
  input          io_fencei,
  input          io_flush,
  output         io_perfInfo_only_0_hit,
  output         io_perfInfo_only_0_miss,
  output         io_perfInfo_hit_0_hit_1,
  output         io_perfInfo_hit_0_miss_1,
  output         io_perfInfo_miss_0_hit_1,
  output         io_perfInfo_miss_0_miss_1,
  output         io_perfInfo_hit_0_except_1,
  output         io_perfInfo_miss_0_except_1,
  output         io_perfInfo_except_0,
  output         io_perfInfo_bank_hit_0,
  output         io_perfInfo_bank_hit_1,
  output         io_perfInfo_hit,
  input          boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input  [3:0]   boreChildrenBd_bore_be,
  input  [7:0]   boreChildrenBd_bore_addr,
  input  [147:0] boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [7:0]   boreChildrenBd_bore_addr_rd,
  output [147:0] boreChildrenBd_bore_outdata,
  input  [3:0]   boreChildrenBd_bore_1_array,
  input          boreChildrenBd_bore_1_all,
  input          boreChildrenBd_bore_1_req,
  output         boreChildrenBd_bore_1_ack,
  input          boreChildrenBd_bore_1_writeen,
  input          boreChildrenBd_bore_1_be,
  input  [8:0]   boreChildrenBd_bore_1_addr,
  input  [65:0]  boreChildrenBd_bore_1_indata,
  input          boreChildrenBd_bore_1_readen,
  input  [8:0]   boreChildrenBd_bore_1_addr_rd,
  output [65:0]  boreChildrenBd_bore_1_outdata,
  input  [4:0]   boreChildrenBd_bore_2_array,
  input          boreChildrenBd_bore_2_all,
  input          boreChildrenBd_bore_2_req,
  output         boreChildrenBd_bore_2_ack,
  input          boreChildrenBd_bore_2_writeen,
  input          boreChildrenBd_bore_2_be,
  input  [8:0]   boreChildrenBd_bore_2_addr,
  input  [65:0]  boreChildrenBd_bore_2_indata,
  input          boreChildrenBd_bore_2_readen,
  input  [8:0]   boreChildrenBd_bore_2_addr_rd,
  output [65:0]  boreChildrenBd_bore_2_outdata,
  input  [4:0]   boreChildrenBd_bore_3_array,
  input          boreChildrenBd_bore_3_all,
  input          boreChildrenBd_bore_3_req,
  output         boreChildrenBd_bore_3_ack,
  input          boreChildrenBd_bore_3_writeen,
  input          boreChildrenBd_bore_3_be,
  input  [8:0]   boreChildrenBd_bore_3_addr,
  input  [65:0]  boreChildrenBd_bore_3_indata,
  input          boreChildrenBd_bore_3_readen,
  input  [8:0]   boreChildrenBd_bore_3_addr_rd,
  output [65:0]  boreChildrenBd_bore_3_outdata,
  input  [5:0]   boreChildrenBd_bore_4_array,
  input          boreChildrenBd_bore_4_all,
  input          boreChildrenBd_bore_4_req,
  output         boreChildrenBd_bore_4_ack,
  input          boreChildrenBd_bore_4_writeen,
  input          boreChildrenBd_bore_4_be,
  input  [8:0]   boreChildrenBd_bore_4_addr,
  input  [65:0]  boreChildrenBd_bore_4_indata,
  input          boreChildrenBd_bore_4_readen,
  input  [8:0]   boreChildrenBd_bore_4_addr_rd,
  output [65:0]  boreChildrenBd_bore_4_outdata
);

  wire         _prefetcher_io_req_valid_T;
  wire         _wayLookup_io_read_valid;
  wire [7:0]   _wayLookup_io_read_bits_entry_vSetIdx_0;
  wire [7:0]   _wayLookup_io_read_bits_entry_vSetIdx_1;
  wire [3:0]   _wayLookup_io_read_bits_entry_waymask_0;
  wire [3:0]   _wayLookup_io_read_bits_entry_waymask_1;
  wire [35:0]  _wayLookup_io_read_bits_entry_ptag_0;
  wire [35:0]  _wayLookup_io_read_bits_entry_ptag_1;
  wire [1:0]   _wayLookup_io_read_bits_entry_itlb_exception_0;
  wire [1:0]   _wayLookup_io_read_bits_entry_itlb_exception_1;
  wire [1:0]   _wayLookup_io_read_bits_entry_itlb_pbmt_0;
  wire [1:0]   _wayLookup_io_read_bits_entry_itlb_pbmt_1;
  wire         _wayLookup_io_read_bits_entry_meta_codes_0;
  wire         _wayLookup_io_read_bits_entry_meta_codes_1;
  wire [55:0]  _wayLookup_io_read_bits_gpf_gpaddr;
  wire         _wayLookup_io_read_bits_gpf_isForVSnonLeafPTE;
  wire         _wayLookup_io_write_ready;
  wire         _prefetcher_io_req_ready;
  wire         _prefetcher_io_metaRead_toIMeta_valid;
  wire [7:0]   _prefetcher_io_metaRead_toIMeta_bits_vSetIdx_0;
  wire [7:0]   _prefetcher_io_metaRead_toIMeta_bits_vSetIdx_1;
  wire         _prefetcher_io_metaRead_toIMeta_bits_isDoubleLine;
  wire         _prefetcher_io_MSHRReq_valid;
  wire [41:0]  _prefetcher_io_MSHRReq_bits_blkPaddr;
  wire [7:0]   _prefetcher_io_MSHRReq_bits_vSetIdx;
  wire         _prefetcher_io_wayLookupWrite_valid;
  wire [7:0]   _prefetcher_io_wayLookupWrite_bits_entry_vSetIdx_0;
  wire [7:0]   _prefetcher_io_wayLookupWrite_bits_entry_vSetIdx_1;
  wire [3:0]   _prefetcher_io_wayLookupWrite_bits_entry_waymask_0;
  wire [3:0]   _prefetcher_io_wayLookupWrite_bits_entry_waymask_1;
  wire [35:0]  _prefetcher_io_wayLookupWrite_bits_entry_ptag_0;
  wire [35:0]  _prefetcher_io_wayLookupWrite_bits_entry_ptag_1;
  wire [1:0]   _prefetcher_io_wayLookupWrite_bits_entry_itlb_exception_0;
  wire [1:0]   _prefetcher_io_wayLookupWrite_bits_entry_itlb_exception_1;
  wire [1:0]   _prefetcher_io_wayLookupWrite_bits_entry_itlb_pbmt_0;
  wire [1:0]   _prefetcher_io_wayLookupWrite_bits_entry_itlb_pbmt_1;
  wire         _prefetcher_io_wayLookupWrite_bits_entry_meta_codes_0;
  wire         _prefetcher_io_wayLookupWrite_bits_entry_meta_codes_1;
  wire [55:0]  _prefetcher_io_wayLookupWrite_bits_gpf_gpaddr;
  wire         _prefetcher_io_wayLookupWrite_bits_gpf_isForVSnonLeafPTE;
  wire [1:0]   _replacer_io_victim_way;
  wire         _missUnit_io_fetch_req_ready;
  wire         _missUnit_io_fetch_resp_valid;
  wire [41:0]  _missUnit_io_fetch_resp_bits_blkPaddr;
  wire [7:0]   _missUnit_io_fetch_resp_bits_vSetIdx;
  wire [3:0]   _missUnit_io_fetch_resp_bits_waymask;
  wire [511:0] _missUnit_io_fetch_resp_bits_data;
  wire         _missUnit_io_fetch_resp_bits_corrupt;
  wire         _missUnit_io_prefetch_req_ready;
  wire         _missUnit_io_meta_write_valid;
  wire [7:0]   _missUnit_io_meta_write_bits_virIdx;
  wire [35:0]  _missUnit_io_meta_write_bits_phyTag;
  wire [3:0]   _missUnit_io_meta_write_bits_waymask;
  wire         _missUnit_io_meta_write_bits_bankIdx;
  wire         _missUnit_io_data_write_valid;
  wire [7:0]   _missUnit_io_data_write_bits_virIdx;
  wire [511:0] _missUnit_io_data_write_bits_data;
  wire [3:0]   _missUnit_io_data_write_bits_waymask;
  wire         _missUnit_io_victim_vSetIdx_valid;
  wire [7:0]   _missUnit_io_victim_vSetIdx_bits;
  wire         _mainPipe_io_dataArray_toIData_0_valid;
  wire [7:0]   _mainPipe_io_dataArray_toIData_0_bits_vSetIdx_0;
  wire [7:0]   _mainPipe_io_dataArray_toIData_0_bits_vSetIdx_1;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_0_0;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_0_1;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_0_2;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_0_3;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_1_0;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_1_1;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_1_2;
  wire         _mainPipe_io_dataArray_toIData_0_bits_waymask_1_3;
  wire [5:0]   _mainPipe_io_dataArray_toIData_0_bits_blkOffset;
  wire         _mainPipe_io_dataArray_toIData_1_valid;
  wire [7:0]   _mainPipe_io_dataArray_toIData_1_bits_vSetIdx_0;
  wire [7:0]   _mainPipe_io_dataArray_toIData_1_bits_vSetIdx_1;
  wire         _mainPipe_io_dataArray_toIData_2_valid;
  wire [7:0]   _mainPipe_io_dataArray_toIData_2_bits_vSetIdx_0;
  wire [7:0]   _mainPipe_io_dataArray_toIData_2_bits_vSetIdx_1;
  wire         _mainPipe_io_dataArray_toIData_3_valid;
  wire [7:0]   _mainPipe_io_dataArray_toIData_3_bits_vSetIdx_0;
  wire [7:0]   _mainPipe_io_dataArray_toIData_3_bits_vSetIdx_1;
  wire         _mainPipe_io_metaArrayFlush_0_valid;
  wire [7:0]   _mainPipe_io_metaArrayFlush_0_bits_virIdx;
  wire [3:0]   _mainPipe_io_metaArrayFlush_0_bits_waymask;
  wire         _mainPipe_io_metaArrayFlush_1_valid;
  wire [7:0]   _mainPipe_io_metaArrayFlush_1_bits_virIdx;
  wire [3:0]   _mainPipe_io_metaArrayFlush_1_bits_waymask;
  wire         _mainPipe_io_touch_0_valid;
  wire [7:0]   _mainPipe_io_touch_0_bits_vSetIdx;
  wire [1:0]   _mainPipe_io_touch_0_bits_way;
  wire         _mainPipe_io_touch_1_valid;
  wire [7:0]   _mainPipe_io_touch_1_bits_vSetIdx;
  wire [1:0]   _mainPipe_io_touch_1_bits_way;
  wire         _mainPipe_io_wayLookupRead_ready;
  wire         _mainPipe_io_mshr_req_valid;
  wire [41:0]  _mainPipe_io_mshr_req_bits_blkPaddr;
  wire [7:0]   _mainPipe_io_mshr_req_bits_vSetIdx;
  wire         _mainPipe_io_fetch_req_ready;
  wire         _mainPipe_io_errors_0_valid;
  wire [47:0]  _mainPipe_io_errors_0_bits_paddr;
  wire         _mainPipe_io_errors_0_bits_report_to_beu;
  wire         _mainPipe_io_errors_1_valid;
  wire [47:0]  _mainPipe_io_errors_1_bits_paddr;
  wire         _mainPipe_io_errors_1_bits_report_to_beu;
  wire         _dataArray_io_read_3_ready;
  wire [63:0]  _dataArray_io_readResp_datas_0;
  wire [63:0]  _dataArray_io_readResp_datas_1;
  wire [63:0]  _dataArray_io_readResp_datas_2;
  wire [63:0]  _dataArray_io_readResp_datas_3;
  wire [63:0]  _dataArray_io_readResp_datas_4;
  wire [63:0]  _dataArray_io_readResp_datas_5;
  wire [63:0]  _dataArray_io_readResp_datas_6;
  wire [63:0]  _dataArray_io_readResp_datas_7;
  wire         _dataArray_io_readResp_codes_0;
  wire         _dataArray_io_readResp_codes_1;
  wire         _dataArray_io_readResp_codes_2;
  wire         _dataArray_io_readResp_codes_3;
  wire         _dataArray_io_readResp_codes_4;
  wire         _dataArray_io_readResp_codes_5;
  wire         _dataArray_io_readResp_codes_6;
  wire         _dataArray_io_readResp_codes_7;
  wire         _metaArray_io_read_ready;
  wire [35:0]  _metaArray_io_readResp_metas_0_0_tag;
  wire [35:0]  _metaArray_io_readResp_metas_0_1_tag;
  wire [35:0]  _metaArray_io_readResp_metas_0_2_tag;
  wire [35:0]  _metaArray_io_readResp_metas_0_3_tag;
  wire [35:0]  _metaArray_io_readResp_metas_1_0_tag;
  wire [35:0]  _metaArray_io_readResp_metas_1_1_tag;
  wire [35:0]  _metaArray_io_readResp_metas_1_2_tag;
  wire [35:0]  _metaArray_io_readResp_metas_1_3_tag;
  wire         _metaArray_io_readResp_codes_0_0;
  wire         _metaArray_io_readResp_codes_0_1;
  wire         _metaArray_io_readResp_codes_0_2;
  wire         _metaArray_io_readResp_codes_0_3;
  wire         _metaArray_io_readResp_codes_1_0;
  wire         _metaArray_io_readResp_codes_1_1;
  wire         _metaArray_io_readResp_codes_1_2;
  wire         _metaArray_io_readResp_codes_1_3;
  wire         _metaArray_io_readResp_entryValid_0_0;
  wire         _metaArray_io_readResp_entryValid_0_1;
  wire         _metaArray_io_readResp_entryValid_0_2;
  wire         _metaArray_io_readResp_entryValid_0_3;
  wire         _metaArray_io_readResp_entryValid_1_0;
  wire         _metaArray_io_readResp_entryValid_1_1;
  wire         _metaArray_io_readResp_entryValid_1_2;
  wire         _metaArray_io_readResp_entryValid_1_3;
  wire         _ctrlUnitOpt_io_ecc_enable;
  wire         _ctrlUnitOpt_io_injecting;
  wire         _ctrlUnitOpt_io_metaRead_valid;
  wire [7:0]   _ctrlUnitOpt_io_metaRead_bits_vSetIdx_0;
  wire [7:0]   _ctrlUnitOpt_io_metaRead_bits_vSetIdx_1;
  wire         _ctrlUnitOpt_io_metaWrite_valid;
  wire [7:0]   _ctrlUnitOpt_io_metaWrite_bits_virIdx;
  wire [35:0]  _ctrlUnitOpt_io_metaWrite_bits_phyTag;
  wire [3:0]   _ctrlUnitOpt_io_metaWrite_bits_waymask;
  wire         _ctrlUnitOpt_io_metaWrite_bits_bankIdx;
  wire         _ctrlUnitOpt_io_dataWrite_valid;
  wire [7:0]   _ctrlUnitOpt_io_dataWrite_bits_virIdx;
  wire [3:0]   _ctrlUnitOpt_io_dataWrite_bits_waymask;
  wire         io_fencei_probe = io_fencei;
  wire         _probe =
    _ctrlUnitOpt_io_injecting
      ? _ctrlUnitOpt_io_metaWrite_valid
      : _missUnit_io_meta_write_valid;
  reg          softPrefetchValid;
  reg  [49:0]  softPrefetch_startAddr;
  reg  [49:0]  softPrefetch_nextlineStart;
  reg          softPrefetch_isSoftPrefetch;
  wire         _GEN =
    io_softPrefetch_0_valid | io_softPrefetch_1_valid | io_softPrefetch_2_valid;
  wire         _GEN_0 = _prefetcher_io_req_ready & _prefetcher_io_req_valid_T;
  assign _prefetcher_io_req_valid_T = softPrefetchValid | io_ftqPrefetch_req_valid;
  reg  [47:0]  io_error_bits_r_paddr;
  reg          io_error_bits_r_report_to_beu;
  reg          io_error_valid_REG;
  wire         _GEN_1 = _GEN & softPrefetchValid & ~_GEN_0;
  wire [1:0]   _GEN_2 =
    2'({1'h0, io_softPrefetch_0_valid}
       + 2'({1'h0, io_softPrefetch_1_valid} + {1'h0, io_softPrefetch_2_valid}));
  wire         _GEN_3 = _GEN_2[1];
  wire         _GEN_4 = softPrefetchValid & io_ftqPrefetch_req_valid;
  wire [49:0]  _GEN_5 =
    io_softPrefetch_0_valid
      ? io_softPrefetch_0_bits_vaddr
      : io_softPrefetch_1_valid
          ? io_softPrefetch_1_bits_vaddr
          : io_softPrefetch_2_valid ? io_softPrefetch_2_bits_vaddr : 50'h0;
  wire         errors_valid = _mainPipe_io_errors_0_valid | _mainPipe_io_errors_1_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      softPrefetchValid <= 1'h0;
      softPrefetch_startAddr <= 50'h0;
      softPrefetch_nextlineStart <= 50'h0;
      softPrefetch_isSoftPrefetch <= 1'h0;
      io_error_bits_r_paddr <= 48'h0;
      io_error_bits_r_report_to_beu <= 1'h0;
      io_error_valid_REG <= 1'h0;
    end
    else begin
      softPrefetchValid <= _GEN | ~_GEN_0 & softPrefetchValid;
      if (_GEN) begin
        softPrefetch_startAddr <= _GEN_5;
        softPrefetch_nextlineStart <= 50'(_GEN_5 + 50'h40);
      end
      softPrefetch_isSoftPrefetch <= _GEN | softPrefetch_isSoftPrefetch;
      if (errors_valid) begin
        io_error_bits_r_paddr <=
          _mainPipe_io_errors_0_valid
            ? _mainPipe_io_errors_0_bits_paddr
            : _mainPipe_io_errors_1_bits_paddr;
        io_error_bits_r_report_to_beu <=
          _mainPipe_io_errors_0_valid
            ? _mainPipe_io_errors_0_bits_report_to_beu
            : _mainPipe_io_errors_1_bits_report_to_beu;
      end
      io_error_valid_REG <= errors_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        softPrefetchValid = _RANDOM[3'h0][0];
        softPrefetch_startAddr = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][18:0]};
        softPrefetch_nextlineStart =
          {_RANDOM[3'h1][31:19], _RANDOM[3'h2], _RANDOM[3'h3][4:0]};
        softPrefetch_isSoftPrefetch = _RANDOM[3'h3][12];
        io_error_bits_r_paddr = {_RANDOM[3'h3][31:24], _RANDOM[3'h4], _RANDOM[3'h5][7:0]};
        io_error_bits_r_report_to_beu = _RANDOM[3'h5][8];
        io_error_valid_REG = _RANDOM[3'h5][9];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        softPrefetchValid = 1'h0;
        softPrefetch_startAddr = 50'h0;
        softPrefetch_nextlineStart = 50'h0;
        softPrefetch_isSoftPrefetch = 1'h0;
        io_error_bits_r_paddr = 48'h0;
        io_error_bits_r_report_to_beu = 1'h0;
        io_error_valid_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICacheCtrlUnit ctrlUnitOpt (
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_a_ready                (auto_ctrlUnitOpt_in_a_ready),
    .auto_in_a_valid                (auto_ctrlUnitOpt_in_a_valid),
    .auto_in_a_bits_opcode          (auto_ctrlUnitOpt_in_a_bits_opcode),
    .auto_in_a_bits_size            (auto_ctrlUnitOpt_in_a_bits_size),
    .auto_in_a_bits_source          (auto_ctrlUnitOpt_in_a_bits_source),
    .auto_in_a_bits_address         (auto_ctrlUnitOpt_in_a_bits_address),
    .auto_in_a_bits_mask            (auto_ctrlUnitOpt_in_a_bits_mask),
    .auto_in_a_bits_data            (auto_ctrlUnitOpt_in_a_bits_data),
    .auto_in_d_ready                (auto_ctrlUnitOpt_in_d_ready),
    .auto_in_d_valid                (auto_ctrlUnitOpt_in_d_valid),
    .auto_in_d_bits_opcode          (auto_ctrlUnitOpt_in_d_bits_opcode),
    .auto_in_d_bits_size            (auto_ctrlUnitOpt_in_d_bits_size),
    .auto_in_d_bits_source          (auto_ctrlUnitOpt_in_d_bits_source),
    .auto_in_d_bits_data            (auto_ctrlUnitOpt_in_d_bits_data),
    .io_ecc_enable                  (_ctrlUnitOpt_io_ecc_enable),
    .io_injecting                   (_ctrlUnitOpt_io_injecting),
    .io_metaRead_ready
      (_ctrlUnitOpt_io_injecting & _metaArray_io_read_ready),
    .io_metaRead_valid              (_ctrlUnitOpt_io_metaRead_valid),
    .io_metaRead_bits_vSetIdx_0     (_ctrlUnitOpt_io_metaRead_bits_vSetIdx_0),
    .io_metaRead_bits_vSetIdx_1     (_ctrlUnitOpt_io_metaRead_bits_vSetIdx_1),
    .io_metaReadResp_metas_0_0_tag  (_metaArray_io_readResp_metas_0_0_tag),
    .io_metaReadResp_metas_0_1_tag  (_metaArray_io_readResp_metas_0_1_tag),
    .io_metaReadResp_metas_0_2_tag  (_metaArray_io_readResp_metas_0_2_tag),
    .io_metaReadResp_metas_0_3_tag  (_metaArray_io_readResp_metas_0_3_tag),
    .io_metaReadResp_entryValid_0_0 (_metaArray_io_readResp_entryValid_0_0),
    .io_metaReadResp_entryValid_0_1 (_metaArray_io_readResp_entryValid_0_1),
    .io_metaReadResp_entryValid_0_2 (_metaArray_io_readResp_entryValid_0_2),
    .io_metaReadResp_entryValid_0_3 (_metaArray_io_readResp_entryValid_0_3),
    .io_metaWrite_ready             (_ctrlUnitOpt_io_injecting),
    .io_metaWrite_valid             (_ctrlUnitOpt_io_metaWrite_valid),
    .io_metaWrite_bits_virIdx       (_ctrlUnitOpt_io_metaWrite_bits_virIdx),
    .io_metaWrite_bits_phyTag       (_ctrlUnitOpt_io_metaWrite_bits_phyTag),
    .io_metaWrite_bits_waymask      (_ctrlUnitOpt_io_metaWrite_bits_waymask),
    .io_metaWrite_bits_bankIdx      (_ctrlUnitOpt_io_metaWrite_bits_bankIdx),
    .io_dataWrite_ready             (_ctrlUnitOpt_io_injecting),
    .io_dataWrite_valid             (_ctrlUnitOpt_io_dataWrite_valid),
    .io_dataWrite_bits_virIdx       (_ctrlUnitOpt_io_dataWrite_bits_virIdx),
    .io_dataWrite_bits_waymask      (_ctrlUnitOpt_io_dataWrite_bits_waymask)
  );
  ICacheMetaArray metaArray (
    .clock                       (clock),
    .reset                       (reset),
    .io_write_valid              (_probe),
    .io_write_bits_virIdx
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaWrite_bits_virIdx
         : _missUnit_io_meta_write_bits_virIdx),
    .io_write_bits_phyTag
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaWrite_bits_phyTag
         : _missUnit_io_meta_write_bits_phyTag),
    .io_write_bits_waymask
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaWrite_bits_waymask
         : _missUnit_io_meta_write_bits_waymask),
    .io_write_bits_bankIdx
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaWrite_bits_bankIdx
         : _missUnit_io_meta_write_bits_bankIdx),
    .io_write_bits_poison        (_ctrlUnitOpt_io_injecting),
    .io_read_ready               (_metaArray_io_read_ready),
    .io_read_valid
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaRead_valid
         : _prefetcher_io_metaRead_toIMeta_valid),
    .io_read_bits_vSetIdx_0
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaRead_bits_vSetIdx_0
         : _prefetcher_io_metaRead_toIMeta_bits_vSetIdx_0),
    .io_read_bits_vSetIdx_1
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_metaRead_bits_vSetIdx_1
         : _prefetcher_io_metaRead_toIMeta_bits_vSetIdx_1),
    .io_read_bits_isDoubleLine
      (~_ctrlUnitOpt_io_injecting & _prefetcher_io_metaRead_toIMeta_bits_isDoubleLine),
    .io_readResp_metas_0_0_tag   (_metaArray_io_readResp_metas_0_0_tag),
    .io_readResp_metas_0_1_tag   (_metaArray_io_readResp_metas_0_1_tag),
    .io_readResp_metas_0_2_tag   (_metaArray_io_readResp_metas_0_2_tag),
    .io_readResp_metas_0_3_tag   (_metaArray_io_readResp_metas_0_3_tag),
    .io_readResp_metas_1_0_tag   (_metaArray_io_readResp_metas_1_0_tag),
    .io_readResp_metas_1_1_tag   (_metaArray_io_readResp_metas_1_1_tag),
    .io_readResp_metas_1_2_tag   (_metaArray_io_readResp_metas_1_2_tag),
    .io_readResp_metas_1_3_tag   (_metaArray_io_readResp_metas_1_3_tag),
    .io_readResp_codes_0_0       (_metaArray_io_readResp_codes_0_0),
    .io_readResp_codes_0_1       (_metaArray_io_readResp_codes_0_1),
    .io_readResp_codes_0_2       (_metaArray_io_readResp_codes_0_2),
    .io_readResp_codes_0_3       (_metaArray_io_readResp_codes_0_3),
    .io_readResp_codes_1_0       (_metaArray_io_readResp_codes_1_0),
    .io_readResp_codes_1_1       (_metaArray_io_readResp_codes_1_1),
    .io_readResp_codes_1_2       (_metaArray_io_readResp_codes_1_2),
    .io_readResp_codes_1_3       (_metaArray_io_readResp_codes_1_3),
    .io_readResp_entryValid_0_0  (_metaArray_io_readResp_entryValid_0_0),
    .io_readResp_entryValid_0_1  (_metaArray_io_readResp_entryValid_0_1),
    .io_readResp_entryValid_0_2  (_metaArray_io_readResp_entryValid_0_2),
    .io_readResp_entryValid_0_3  (_metaArray_io_readResp_entryValid_0_3),
    .io_readResp_entryValid_1_0  (_metaArray_io_readResp_entryValid_1_0),
    .io_readResp_entryValid_1_1  (_metaArray_io_readResp_entryValid_1_1),
    .io_readResp_entryValid_1_2  (_metaArray_io_readResp_entryValid_1_2),
    .io_readResp_entryValid_1_3  (_metaArray_io_readResp_entryValid_1_3),
    .io_flush_0_valid            (_mainPipe_io_metaArrayFlush_0_valid),
    .io_flush_0_bits_virIdx      (_mainPipe_io_metaArrayFlush_0_bits_virIdx),
    .io_flush_0_bits_waymask     (_mainPipe_io_metaArrayFlush_0_bits_waymask),
    .io_flush_1_valid            (_mainPipe_io_metaArrayFlush_1_valid),
    .io_flush_1_bits_virIdx      (_mainPipe_io_metaArrayFlush_1_bits_virIdx),
    .io_flush_1_bits_waymask     (_mainPipe_io_metaArrayFlush_1_bits_waymask),
    .io_flushAll                 (io_fencei),
    .boreChildrenBd_bore_array   (boreChildrenBd_bore_array),
    .boreChildrenBd_bore_all     (boreChildrenBd_bore_all),
    .boreChildrenBd_bore_req     (boreChildrenBd_bore_req),
    .boreChildrenBd_bore_ack     (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_writeen (boreChildrenBd_bore_writeen),
    .boreChildrenBd_bore_be      (boreChildrenBd_bore_be),
    .boreChildrenBd_bore_addr    (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_indata  (boreChildrenBd_bore_indata),
    .boreChildrenBd_bore_readen  (boreChildrenBd_bore_readen),
    .boreChildrenBd_bore_addr_rd (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_outdata (boreChildrenBd_bore_outdata)
  );
  ICacheDataArray dataArray (
    .clock                         (clock),
    .reset                         (reset),
    .io_write_valid
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_dataWrite_valid
         : _missUnit_io_data_write_valid),
    .io_write_bits_virIdx
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_dataWrite_bits_virIdx
         : _missUnit_io_data_write_bits_virIdx),
    .io_write_bits_data
      (_ctrlUnitOpt_io_injecting ? 512'h0 : _missUnit_io_data_write_bits_data),
    .io_write_bits_waymask
      (_ctrlUnitOpt_io_injecting
         ? _ctrlUnitOpt_io_dataWrite_bits_waymask
         : _missUnit_io_data_write_bits_waymask),
    .io_write_bits_poison          (_ctrlUnitOpt_io_injecting),
    .io_read_0_valid               (_mainPipe_io_dataArray_toIData_0_valid),
    .io_read_0_bits_vSetIdx_0      (_mainPipe_io_dataArray_toIData_0_bits_vSetIdx_0),
    .io_read_0_bits_vSetIdx_1      (_mainPipe_io_dataArray_toIData_0_bits_vSetIdx_1),
    .io_read_0_bits_waymask_0_0    (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_0),
    .io_read_0_bits_waymask_0_1    (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_1),
    .io_read_0_bits_waymask_0_2    (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_2),
    .io_read_0_bits_waymask_0_3    (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_3),
    .io_read_0_bits_waymask_1_0    (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_0),
    .io_read_0_bits_waymask_1_1    (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_1),
    .io_read_0_bits_waymask_1_2    (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_2),
    .io_read_0_bits_waymask_1_3    (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_3),
    .io_read_0_bits_blkOffset      (_mainPipe_io_dataArray_toIData_0_bits_blkOffset),
    .io_read_1_valid               (_mainPipe_io_dataArray_toIData_1_valid),
    .io_read_1_bits_vSetIdx_0      (_mainPipe_io_dataArray_toIData_1_bits_vSetIdx_0),
    .io_read_1_bits_vSetIdx_1      (_mainPipe_io_dataArray_toIData_1_bits_vSetIdx_1),
    .io_read_2_valid               (_mainPipe_io_dataArray_toIData_2_valid),
    .io_read_2_bits_vSetIdx_0      (_mainPipe_io_dataArray_toIData_2_bits_vSetIdx_0),
    .io_read_2_bits_vSetIdx_1      (_mainPipe_io_dataArray_toIData_2_bits_vSetIdx_1),
    .io_read_3_ready               (_dataArray_io_read_3_ready),
    .io_read_3_valid               (_mainPipe_io_dataArray_toIData_3_valid),
    .io_read_3_bits_vSetIdx_0      (_mainPipe_io_dataArray_toIData_3_bits_vSetIdx_0),
    .io_read_3_bits_vSetIdx_1      (_mainPipe_io_dataArray_toIData_3_bits_vSetIdx_1),
    .io_readResp_datas_0           (_dataArray_io_readResp_datas_0),
    .io_readResp_datas_1           (_dataArray_io_readResp_datas_1),
    .io_readResp_datas_2           (_dataArray_io_readResp_datas_2),
    .io_readResp_datas_3           (_dataArray_io_readResp_datas_3),
    .io_readResp_datas_4           (_dataArray_io_readResp_datas_4),
    .io_readResp_datas_5           (_dataArray_io_readResp_datas_5),
    .io_readResp_datas_6           (_dataArray_io_readResp_datas_6),
    .io_readResp_datas_7           (_dataArray_io_readResp_datas_7),
    .io_readResp_codes_0           (_dataArray_io_readResp_codes_0),
    .io_readResp_codes_1           (_dataArray_io_readResp_codes_1),
    .io_readResp_codes_2           (_dataArray_io_readResp_codes_2),
    .io_readResp_codes_3           (_dataArray_io_readResp_codes_3),
    .io_readResp_codes_4           (_dataArray_io_readResp_codes_4),
    .io_readResp_codes_5           (_dataArray_io_readResp_codes_5),
    .io_readResp_codes_6           (_dataArray_io_readResp_codes_6),
    .io_readResp_codes_7           (_dataArray_io_readResp_codes_7),
    .boreChildrenBd_bore_array     (boreChildrenBd_bore_1_array),
    .boreChildrenBd_bore_all       (boreChildrenBd_bore_1_all),
    .boreChildrenBd_bore_req       (boreChildrenBd_bore_1_req),
    .boreChildrenBd_bore_ack       (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_writeen   (boreChildrenBd_bore_1_writeen),
    .boreChildrenBd_bore_be        (boreChildrenBd_bore_1_be),
    .boreChildrenBd_bore_addr      (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_indata    (boreChildrenBd_bore_1_indata),
    .boreChildrenBd_bore_readen    (boreChildrenBd_bore_1_readen),
    .boreChildrenBd_bore_addr_rd   (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_outdata   (boreChildrenBd_bore_1_outdata),
    .boreChildrenBd_bore_1_array   (boreChildrenBd_bore_2_array),
    .boreChildrenBd_bore_1_all     (boreChildrenBd_bore_2_all),
    .boreChildrenBd_bore_1_req     (boreChildrenBd_bore_2_req),
    .boreChildrenBd_bore_1_ack     (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_1_writeen (boreChildrenBd_bore_2_writeen),
    .boreChildrenBd_bore_1_be      (boreChildrenBd_bore_2_be),
    .boreChildrenBd_bore_1_addr    (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_1_indata  (boreChildrenBd_bore_2_indata),
    .boreChildrenBd_bore_1_readen  (boreChildrenBd_bore_2_readen),
    .boreChildrenBd_bore_1_addr_rd (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_1_outdata (boreChildrenBd_bore_2_outdata),
    .boreChildrenBd_bore_2_array   (boreChildrenBd_bore_3_array),
    .boreChildrenBd_bore_2_all     (boreChildrenBd_bore_3_all),
    .boreChildrenBd_bore_2_req     (boreChildrenBd_bore_3_req),
    .boreChildrenBd_bore_2_ack     (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_2_writeen (boreChildrenBd_bore_3_writeen),
    .boreChildrenBd_bore_2_be      (boreChildrenBd_bore_3_be),
    .boreChildrenBd_bore_2_addr    (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_2_indata  (boreChildrenBd_bore_3_indata),
    .boreChildrenBd_bore_2_readen  (boreChildrenBd_bore_3_readen),
    .boreChildrenBd_bore_2_addr_rd (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_2_outdata (boreChildrenBd_bore_3_outdata),
    .boreChildrenBd_bore_3_array   (boreChildrenBd_bore_4_array),
    .boreChildrenBd_bore_3_all     (boreChildrenBd_bore_4_all),
    .boreChildrenBd_bore_3_req     (boreChildrenBd_bore_4_req),
    .boreChildrenBd_bore_3_ack     (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_3_writeen (boreChildrenBd_bore_4_writeen),
    .boreChildrenBd_bore_3_be      (boreChildrenBd_bore_4_be),
    .boreChildrenBd_bore_3_addr    (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_3_indata  (boreChildrenBd_bore_4_indata),
    .boreChildrenBd_bore_3_readen  (boreChildrenBd_bore_4_readen),
    .boreChildrenBd_bore_3_addr_rd (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_3_outdata (boreChildrenBd_bore_4_outdata)
  );
  ICacheMainPipe mainPipe (
    .clock                                        (clock),
    .reset                                        (reset),
    .io_hartId                                    (io_hartId),
    .io_dataArray_toIData_0_valid
      (_mainPipe_io_dataArray_toIData_0_valid),
    .io_dataArray_toIData_0_bits_vSetIdx_0
      (_mainPipe_io_dataArray_toIData_0_bits_vSetIdx_0),
    .io_dataArray_toIData_0_bits_vSetIdx_1
      (_mainPipe_io_dataArray_toIData_0_bits_vSetIdx_1),
    .io_dataArray_toIData_0_bits_waymask_0_0
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_0),
    .io_dataArray_toIData_0_bits_waymask_0_1
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_1),
    .io_dataArray_toIData_0_bits_waymask_0_2
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_2),
    .io_dataArray_toIData_0_bits_waymask_0_3
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_0_3),
    .io_dataArray_toIData_0_bits_waymask_1_0
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_0),
    .io_dataArray_toIData_0_bits_waymask_1_1
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_1),
    .io_dataArray_toIData_0_bits_waymask_1_2
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_2),
    .io_dataArray_toIData_0_bits_waymask_1_3
      (_mainPipe_io_dataArray_toIData_0_bits_waymask_1_3),
    .io_dataArray_toIData_0_bits_blkOffset
      (_mainPipe_io_dataArray_toIData_0_bits_blkOffset),
    .io_dataArray_toIData_1_valid
      (_mainPipe_io_dataArray_toIData_1_valid),
    .io_dataArray_toIData_1_bits_vSetIdx_0
      (_mainPipe_io_dataArray_toIData_1_bits_vSetIdx_0),
    .io_dataArray_toIData_1_bits_vSetIdx_1
      (_mainPipe_io_dataArray_toIData_1_bits_vSetIdx_1),
    .io_dataArray_toIData_2_valid
      (_mainPipe_io_dataArray_toIData_2_valid),
    .io_dataArray_toIData_2_bits_vSetIdx_0
      (_mainPipe_io_dataArray_toIData_2_bits_vSetIdx_0),
    .io_dataArray_toIData_2_bits_vSetIdx_1
      (_mainPipe_io_dataArray_toIData_2_bits_vSetIdx_1),
    .io_dataArray_toIData_3_ready                 (_dataArray_io_read_3_ready),
    .io_dataArray_toIData_3_valid
      (_mainPipe_io_dataArray_toIData_3_valid),
    .io_dataArray_toIData_3_bits_vSetIdx_0
      (_mainPipe_io_dataArray_toIData_3_bits_vSetIdx_0),
    .io_dataArray_toIData_3_bits_vSetIdx_1
      (_mainPipe_io_dataArray_toIData_3_bits_vSetIdx_1),
    .io_dataArray_fromIData_datas_0               (_dataArray_io_readResp_datas_0),
    .io_dataArray_fromIData_datas_1               (_dataArray_io_readResp_datas_1),
    .io_dataArray_fromIData_datas_2               (_dataArray_io_readResp_datas_2),
    .io_dataArray_fromIData_datas_3               (_dataArray_io_readResp_datas_3),
    .io_dataArray_fromIData_datas_4               (_dataArray_io_readResp_datas_4),
    .io_dataArray_fromIData_datas_5               (_dataArray_io_readResp_datas_5),
    .io_dataArray_fromIData_datas_6               (_dataArray_io_readResp_datas_6),
    .io_dataArray_fromIData_datas_7               (_dataArray_io_readResp_datas_7),
    .io_dataArray_fromIData_codes_0               (_dataArray_io_readResp_codes_0),
    .io_dataArray_fromIData_codes_1               (_dataArray_io_readResp_codes_1),
    .io_dataArray_fromIData_codes_2               (_dataArray_io_readResp_codes_2),
    .io_dataArray_fromIData_codes_3               (_dataArray_io_readResp_codes_3),
    .io_dataArray_fromIData_codes_4               (_dataArray_io_readResp_codes_4),
    .io_dataArray_fromIData_codes_5               (_dataArray_io_readResp_codes_5),
    .io_dataArray_fromIData_codes_6               (_dataArray_io_readResp_codes_6),
    .io_dataArray_fromIData_codes_7               (_dataArray_io_readResp_codes_7),
    .io_metaArrayFlush_0_valid                    (_mainPipe_io_metaArrayFlush_0_valid),
    .io_metaArrayFlush_0_bits_virIdx
      (_mainPipe_io_metaArrayFlush_0_bits_virIdx),
    .io_metaArrayFlush_0_bits_waymask
      (_mainPipe_io_metaArrayFlush_0_bits_waymask),
    .io_metaArrayFlush_1_valid                    (_mainPipe_io_metaArrayFlush_1_valid),
    .io_metaArrayFlush_1_bits_virIdx
      (_mainPipe_io_metaArrayFlush_1_bits_virIdx),
    .io_metaArrayFlush_1_bits_waymask
      (_mainPipe_io_metaArrayFlush_1_bits_waymask),
    .io_touch_0_valid                             (_mainPipe_io_touch_0_valid),
    .io_touch_0_bits_vSetIdx                      (_mainPipe_io_touch_0_bits_vSetIdx),
    .io_touch_0_bits_way                          (_mainPipe_io_touch_0_bits_way),
    .io_touch_1_valid                             (_mainPipe_io_touch_1_valid),
    .io_touch_1_bits_vSetIdx                      (_mainPipe_io_touch_1_bits_vSetIdx),
    .io_touch_1_bits_way                          (_mainPipe_io_touch_1_bits_way),
    .io_wayLookupRead_ready                       (_mainPipe_io_wayLookupRead_ready),
    .io_wayLookupRead_valid                       (_wayLookup_io_read_valid),
    .io_wayLookupRead_bits_entry_vSetIdx_0
      (_wayLookup_io_read_bits_entry_vSetIdx_0),
    .io_wayLookupRead_bits_entry_vSetIdx_1
      (_wayLookup_io_read_bits_entry_vSetIdx_1),
    .io_wayLookupRead_bits_entry_waymask_0
      (_wayLookup_io_read_bits_entry_waymask_0),
    .io_wayLookupRead_bits_entry_waymask_1
      (_wayLookup_io_read_bits_entry_waymask_1),
    .io_wayLookupRead_bits_entry_ptag_0           (_wayLookup_io_read_bits_entry_ptag_0),
    .io_wayLookupRead_bits_entry_ptag_1           (_wayLookup_io_read_bits_entry_ptag_1),
    .io_wayLookupRead_bits_entry_itlb_exception_0
      (_wayLookup_io_read_bits_entry_itlb_exception_0),
    .io_wayLookupRead_bits_entry_itlb_exception_1
      (_wayLookup_io_read_bits_entry_itlb_exception_1),
    .io_wayLookupRead_bits_entry_itlb_pbmt_0
      (_wayLookup_io_read_bits_entry_itlb_pbmt_0),
    .io_wayLookupRead_bits_entry_itlb_pbmt_1
      (_wayLookup_io_read_bits_entry_itlb_pbmt_1),
    .io_wayLookupRead_bits_entry_meta_codes_0
      (_wayLookup_io_read_bits_entry_meta_codes_0),
    .io_wayLookupRead_bits_entry_meta_codes_1
      (_wayLookup_io_read_bits_entry_meta_codes_1),
    .io_wayLookupRead_bits_gpf_gpaddr             (_wayLookup_io_read_bits_gpf_gpaddr),
    .io_wayLookupRead_bits_gpf_isForVSnonLeafPTE
      (_wayLookup_io_read_bits_gpf_isForVSnonLeafPTE),
    .io_mshr_req_ready                            (_missUnit_io_fetch_req_ready),
    .io_mshr_req_valid                            (_mainPipe_io_mshr_req_valid),
    .io_mshr_req_bits_blkPaddr                    (_mainPipe_io_mshr_req_bits_blkPaddr),
    .io_mshr_req_bits_vSetIdx                     (_mainPipe_io_mshr_req_bits_vSetIdx),
    .io_mshr_resp_valid                           (_missUnit_io_fetch_resp_valid),
    .io_mshr_resp_bits_blkPaddr                   (_missUnit_io_fetch_resp_bits_blkPaddr),
    .io_mshr_resp_bits_vSetIdx                    (_missUnit_io_fetch_resp_bits_vSetIdx),
    .io_mshr_resp_bits_data                       (_missUnit_io_fetch_resp_bits_data),
    .io_mshr_resp_bits_corrupt                    (_missUnit_io_fetch_resp_bits_corrupt),
    .io_ecc_enable                                (_ctrlUnitOpt_io_ecc_enable),
    .io_fetch_req_ready                           (_mainPipe_io_fetch_req_ready),
    .io_fetch_req_valid                           (io_fetch_req_valid),
    .io_fetch_req_bits_pcMemRead_0_startAddr
      (io_fetch_req_bits_pcMemRead_0_startAddr),
    .io_fetch_req_bits_pcMemRead_0_nextlineStart
      (io_fetch_req_bits_pcMemRead_0_nextlineStart),
    .io_fetch_req_bits_pcMemRead_1_startAddr
      (io_fetch_req_bits_pcMemRead_1_startAddr),
    .io_fetch_req_bits_pcMemRead_1_nextlineStart
      (io_fetch_req_bits_pcMemRead_1_nextlineStart),
    .io_fetch_req_bits_pcMemRead_2_startAddr
      (io_fetch_req_bits_pcMemRead_2_startAddr),
    .io_fetch_req_bits_pcMemRead_2_nextlineStart
      (io_fetch_req_bits_pcMemRead_2_nextlineStart),
    .io_fetch_req_bits_pcMemRead_3_startAddr
      (io_fetch_req_bits_pcMemRead_3_startAddr),
    .io_fetch_req_bits_pcMemRead_3_nextlineStart
      (io_fetch_req_bits_pcMemRead_3_nextlineStart),
    .io_fetch_req_bits_pcMemRead_4_startAddr
      (io_fetch_req_bits_pcMemRead_4_startAddr),
    .io_fetch_req_bits_pcMemRead_4_nextlineStart
      (io_fetch_req_bits_pcMemRead_4_nextlineStart),
    .io_fetch_req_bits_readValid_0                (io_fetch_req_bits_readValid_0),
    .io_fetch_req_bits_readValid_1                (io_fetch_req_bits_readValid_1),
    .io_fetch_req_bits_readValid_2                (io_fetch_req_bits_readValid_2),
    .io_fetch_req_bits_readValid_3                (io_fetch_req_bits_readValid_3),
    .io_fetch_req_bits_readValid_4                (io_fetch_req_bits_readValid_4),
    .io_fetch_req_bits_backendException           (io_fetch_req_bits_backendException),
    .io_fetch_resp_valid                          (io_fetch_resp_valid),
    .io_fetch_resp_bits_doubleline                (io_fetch_resp_bits_doubleline),
    .io_fetch_resp_bits_vaddr_0                   (io_fetch_resp_bits_vaddr_0),
    .io_fetch_resp_bits_vaddr_1                   (io_fetch_resp_bits_vaddr_1),
    .io_fetch_resp_bits_data                      (io_fetch_resp_bits_data),
    .io_fetch_resp_bits_paddr_0                   (io_fetch_resp_bits_paddr_0),
    .io_fetch_resp_bits_exception_0               (io_fetch_resp_bits_exception_0),
    .io_fetch_resp_bits_exception_1               (io_fetch_resp_bits_exception_1),
    .io_fetch_resp_bits_pmp_mmio_0                (io_fetch_resp_bits_pmp_mmio_0),
    .io_fetch_resp_bits_pmp_mmio_1                (io_fetch_resp_bits_pmp_mmio_1),
    .io_fetch_resp_bits_itlb_pbmt_0               (io_fetch_resp_bits_itlb_pbmt_0),
    .io_fetch_resp_bits_itlb_pbmt_1               (io_fetch_resp_bits_itlb_pbmt_1),
    .io_fetch_resp_bits_backendException          (io_fetch_resp_bits_backendException),
    .io_fetch_resp_bits_gpaddr                    (io_fetch_resp_bits_gpaddr),
    .io_fetch_resp_bits_isForVSnonLeafPTE         (io_fetch_resp_bits_isForVSnonLeafPTE),
    .io_fetch_topdownIcacheMiss                   (io_fetch_topdownIcacheMiss),
    .io_fetch_topdownItlbMiss                     (io_fetch_topdownItlbMiss),
    .io_flush                                     (io_flush),
    .io_pmp_0_req_bits_addr                       (io_pmp_0_req_bits_addr),
    .io_pmp_0_resp_instr                          (io_pmp_0_resp_instr),
    .io_pmp_0_resp_mmio                           (io_pmp_0_resp_mmio),
    .io_pmp_1_req_bits_addr                       (io_pmp_1_req_bits_addr),
    .io_pmp_1_resp_instr                          (io_pmp_1_resp_instr),
    .io_pmp_1_resp_mmio                           (io_pmp_1_resp_mmio),
    .io_respStall                                 (io_stop),
    .io_errors_0_valid                            (_mainPipe_io_errors_0_valid),
    .io_errors_0_bits_paddr                       (_mainPipe_io_errors_0_bits_paddr),
    .io_errors_0_bits_report_to_beu
      (_mainPipe_io_errors_0_bits_report_to_beu),
    .io_errors_1_valid                            (_mainPipe_io_errors_1_valid),
    .io_errors_1_bits_paddr                       (_mainPipe_io_errors_1_bits_paddr),
    .io_errors_1_bits_report_to_beu
      (_mainPipe_io_errors_1_bits_report_to_beu),
    .io_perfInfo_only_0_hit                       (io_perfInfo_only_0_hit),
    .io_perfInfo_only_0_miss                      (io_perfInfo_only_0_miss),
    .io_perfInfo_hit_0_hit_1                      (io_perfInfo_hit_0_hit_1),
    .io_perfInfo_hit_0_miss_1                     (io_perfInfo_hit_0_miss_1),
    .io_perfInfo_miss_0_hit_1                     (io_perfInfo_miss_0_hit_1),
    .io_perfInfo_miss_0_miss_1                    (io_perfInfo_miss_0_miss_1),
    .io_perfInfo_hit_0_except_1                   (io_perfInfo_hit_0_except_1),
    .io_perfInfo_miss_0_except_1                  (io_perfInfo_miss_0_except_1),
    .io_perfInfo_except_0                         (io_perfInfo_except_0),
    .io_perfInfo_bank_hit_0                       (io_perfInfo_bank_hit_0),
    .io_perfInfo_bank_hit_1                       (io_perfInfo_bank_hit_1),
    .io_perfInfo_hit                              (io_perfInfo_hit)
  );
  ICacheMissUnit missUnit (
    .clock                         (clock),
    .reset                         (reset),
    .io_hartId                     (io_hartId[0]),
    .io_fencei                     (io_fencei),
    .io_flush                      (io_flush),
    .io_fetch_req_ready            (_missUnit_io_fetch_req_ready),
    .io_fetch_req_valid            (_mainPipe_io_mshr_req_valid),
    .io_fetch_req_bits_blkPaddr    (_mainPipe_io_mshr_req_bits_blkPaddr),
    .io_fetch_req_bits_vSetIdx     (_mainPipe_io_mshr_req_bits_vSetIdx),
    .io_fetch_resp_valid           (_missUnit_io_fetch_resp_valid),
    .io_fetch_resp_bits_blkPaddr   (_missUnit_io_fetch_resp_bits_blkPaddr),
    .io_fetch_resp_bits_vSetIdx    (_missUnit_io_fetch_resp_bits_vSetIdx),
    .io_fetch_resp_bits_waymask    (_missUnit_io_fetch_resp_bits_waymask),
    .io_fetch_resp_bits_data       (_missUnit_io_fetch_resp_bits_data),
    .io_fetch_resp_bits_corrupt    (_missUnit_io_fetch_resp_bits_corrupt),
    .io_prefetch_req_ready         (_missUnit_io_prefetch_req_ready),
    .io_prefetch_req_valid         (_prefetcher_io_MSHRReq_valid),
    .io_prefetch_req_bits_blkPaddr (_prefetcher_io_MSHRReq_bits_blkPaddr),
    .io_prefetch_req_bits_vSetIdx  (_prefetcher_io_MSHRReq_bits_vSetIdx),
    .io_meta_write_valid           (_missUnit_io_meta_write_valid),
    .io_meta_write_bits_virIdx     (_missUnit_io_meta_write_bits_virIdx),
    .io_meta_write_bits_phyTag     (_missUnit_io_meta_write_bits_phyTag),
    .io_meta_write_bits_waymask    (_missUnit_io_meta_write_bits_waymask),
    .io_meta_write_bits_bankIdx    (_missUnit_io_meta_write_bits_bankIdx),
    .io_data_write_valid           (_missUnit_io_data_write_valid),
    .io_data_write_bits_virIdx     (_missUnit_io_data_write_bits_virIdx),
    .io_data_write_bits_data       (_missUnit_io_data_write_bits_data),
    .io_data_write_bits_waymask    (_missUnit_io_data_write_bits_waymask),
    .io_victim_vSetIdx_valid       (_missUnit_io_victim_vSetIdx_valid),
    .io_victim_vSetIdx_bits        (_missUnit_io_victim_vSetIdx_bits),
    .io_victim_way                 (_replacer_io_victim_way),
    .io_mem_acquire_ready          (auto_client_out_a_ready),
    .io_mem_acquire_valid          (auto_client_out_a_valid),
    .io_mem_acquire_bits_source    (auto_client_out_a_bits_source),
    .io_mem_acquire_bits_address   (auto_client_out_a_bits_address),
    .io_mem_grant_valid            (auto_client_out_d_valid),
    .io_mem_grant_bits_opcode      (auto_client_out_d_bits_opcode),
    .io_mem_grant_bits_size        (auto_client_out_d_bits_size),
    .io_mem_grant_bits_source      (auto_client_out_d_bits_source),
    .io_mem_grant_bits_data        (auto_client_out_d_bits_data),
    .io_mem_grant_bits_corrupt     (auto_client_out_d_bits_corrupt)
  );
  ICacheReplacer replacer (
    .clock                   (clock),
    .reset                   (reset),
    .io_touch_0_valid        (_mainPipe_io_touch_0_valid),
    .io_touch_0_bits_vSetIdx (_mainPipe_io_touch_0_bits_vSetIdx),
    .io_touch_0_bits_way     (_mainPipe_io_touch_0_bits_way),
    .io_touch_1_valid        (_mainPipe_io_touch_1_valid),
    .io_touch_1_bits_vSetIdx (_mainPipe_io_touch_1_bits_vSetIdx),
    .io_touch_1_bits_way     (_mainPipe_io_touch_1_bits_way),
    .io_victim_vSetIdx_valid (_missUnit_io_victim_vSetIdx_valid),
    .io_victim_vSetIdx_bits  (_missUnit_io_victim_vSetIdx_bits),
    .io_victim_way           (_replacer_io_victim_way)
  );
  IPrefetchPipe prefetcher (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_csr_pf_enable                              (io_csr_pf_enable),
    .io_flush                                      (io_flush),
    .io_req_ready                                  (_prefetcher_io_req_ready),
    .io_req_valid                                  (_prefetcher_io_req_valid_T),
    .io_req_bits_startAddr
      (softPrefetchValid ? softPrefetch_startAddr : io_ftqPrefetch_req_bits_startAddr),
    .io_req_bits_nextlineStart
      (softPrefetchValid
         ? softPrefetch_nextlineStart
         : io_ftqPrefetch_req_bits_nextlineStart),
    .io_req_bits_ftqIdx_flag
      (~softPrefetchValid & io_ftqPrefetch_req_bits_ftqIdx_flag),
    .io_req_bits_ftqIdx_value
      (softPrefetchValid ? 6'h0 : io_ftqPrefetch_req_bits_ftqIdx_value),
    .io_req_bits_isSoftPrefetch
      (softPrefetchValid & softPrefetch_isSoftPrefetch),
    .io_req_bits_backendException                  (io_ftqPrefetch_backendException),
    .io_flushFromBpu_s2_valid                      (io_ftqPrefetch_flushFromBpu_s2_valid),
    .io_flushFromBpu_s2_bits_flag
      (io_ftqPrefetch_flushFromBpu_s2_bits_flag),
    .io_flushFromBpu_s2_bits_value
      (io_ftqPrefetch_flushFromBpu_s2_bits_value),
    .io_flushFromBpu_s3_valid                      (io_ftqPrefetch_flushFromBpu_s3_valid),
    .io_flushFromBpu_s3_bits_flag
      (io_ftqPrefetch_flushFromBpu_s3_bits_flag),
    .io_flushFromBpu_s3_bits_value
      (io_ftqPrefetch_flushFromBpu_s3_bits_value),
    .io_itlb_0_req_valid                           (io_itlb_0_req_valid),
    .io_itlb_0_req_bits_vaddr                      (io_itlb_0_req_bits_vaddr),
    .io_itlb_0_resp_bits_paddr_0                   (io_itlb_0_resp_bits_paddr_0),
    .io_itlb_0_resp_bits_gpaddr_0                  (io_itlb_0_resp_bits_gpaddr_0),
    .io_itlb_0_resp_bits_pbmt_0                    (io_itlb_0_resp_bits_pbmt_0),
    .io_itlb_0_resp_bits_miss                      (io_itlb_0_resp_bits_miss),
    .io_itlb_0_resp_bits_isForVSnonLeafPTE
      (io_itlb_0_resp_bits_isForVSnonLeafPTE),
    .io_itlb_0_resp_bits_excp_0_gpf_instr          (io_itlb_0_resp_bits_excp_0_gpf_instr),
    .io_itlb_0_resp_bits_excp_0_pf_instr           (io_itlb_0_resp_bits_excp_0_pf_instr),
    .io_itlb_0_resp_bits_excp_0_af_instr           (io_itlb_0_resp_bits_excp_0_af_instr),
    .io_itlb_1_req_valid                           (io_itlb_1_req_valid),
    .io_itlb_1_req_bits_vaddr                      (io_itlb_1_req_bits_vaddr),
    .io_itlb_1_resp_bits_paddr_0                   (io_itlb_1_resp_bits_paddr_0),
    .io_itlb_1_resp_bits_gpaddr_0                  (io_itlb_1_resp_bits_gpaddr_0),
    .io_itlb_1_resp_bits_pbmt_0                    (io_itlb_1_resp_bits_pbmt_0),
    .io_itlb_1_resp_bits_miss                      (io_itlb_1_resp_bits_miss),
    .io_itlb_1_resp_bits_isForVSnonLeafPTE
      (io_itlb_1_resp_bits_isForVSnonLeafPTE),
    .io_itlb_1_resp_bits_excp_0_gpf_instr          (io_itlb_1_resp_bits_excp_0_gpf_instr),
    .io_itlb_1_resp_bits_excp_0_pf_instr           (io_itlb_1_resp_bits_excp_0_pf_instr),
    .io_itlb_1_resp_bits_excp_0_af_instr           (io_itlb_1_resp_bits_excp_0_af_instr),
    .io_itlbFlushPipe                              (io_itlbFlushPipe),
    .io_pmp_0_req_bits_addr                        (io_pmp_2_req_bits_addr),
    .io_pmp_0_resp_instr                           (io_pmp_2_resp_instr),
    .io_pmp_0_resp_mmio                            (io_pmp_2_resp_mmio),
    .io_pmp_1_req_bits_addr                        (io_pmp_3_req_bits_addr),
    .io_pmp_1_resp_instr                           (io_pmp_3_resp_instr),
    .io_pmp_1_resp_mmio                            (io_pmp_3_resp_mmio),
    .io_metaRead_toIMeta_ready
      (~_ctrlUnitOpt_io_injecting & _metaArray_io_read_ready),
    .io_metaRead_toIMeta_valid
      (_prefetcher_io_metaRead_toIMeta_valid),
    .io_metaRead_toIMeta_bits_vSetIdx_0
      (_prefetcher_io_metaRead_toIMeta_bits_vSetIdx_0),
    .io_metaRead_toIMeta_bits_vSetIdx_1
      (_prefetcher_io_metaRead_toIMeta_bits_vSetIdx_1),
    .io_metaRead_toIMeta_bits_isDoubleLine
      (_prefetcher_io_metaRead_toIMeta_bits_isDoubleLine),
    .io_metaRead_fromIMeta_metas_0_0_tag           (_metaArray_io_readResp_metas_0_0_tag),
    .io_metaRead_fromIMeta_metas_0_1_tag           (_metaArray_io_readResp_metas_0_1_tag),
    .io_metaRead_fromIMeta_metas_0_2_tag           (_metaArray_io_readResp_metas_0_2_tag),
    .io_metaRead_fromIMeta_metas_0_3_tag           (_metaArray_io_readResp_metas_0_3_tag),
    .io_metaRead_fromIMeta_metas_1_0_tag           (_metaArray_io_readResp_metas_1_0_tag),
    .io_metaRead_fromIMeta_metas_1_1_tag           (_metaArray_io_readResp_metas_1_1_tag),
    .io_metaRead_fromIMeta_metas_1_2_tag           (_metaArray_io_readResp_metas_1_2_tag),
    .io_metaRead_fromIMeta_metas_1_3_tag           (_metaArray_io_readResp_metas_1_3_tag),
    .io_metaRead_fromIMeta_codes_0_0               (_metaArray_io_readResp_codes_0_0),
    .io_metaRead_fromIMeta_codes_0_1               (_metaArray_io_readResp_codes_0_1),
    .io_metaRead_fromIMeta_codes_0_2               (_metaArray_io_readResp_codes_0_2),
    .io_metaRead_fromIMeta_codes_0_3               (_metaArray_io_readResp_codes_0_3),
    .io_metaRead_fromIMeta_codes_1_0               (_metaArray_io_readResp_codes_1_0),
    .io_metaRead_fromIMeta_codes_1_1               (_metaArray_io_readResp_codes_1_1),
    .io_metaRead_fromIMeta_codes_1_2               (_metaArray_io_readResp_codes_1_2),
    .io_metaRead_fromIMeta_codes_1_3               (_metaArray_io_readResp_codes_1_3),
    .io_metaRead_fromIMeta_entryValid_0_0
      (_metaArray_io_readResp_entryValid_0_0),
    .io_metaRead_fromIMeta_entryValid_0_1
      (_metaArray_io_readResp_entryValid_0_1),
    .io_metaRead_fromIMeta_entryValid_0_2
      (_metaArray_io_readResp_entryValid_0_2),
    .io_metaRead_fromIMeta_entryValid_0_3
      (_metaArray_io_readResp_entryValid_0_3),
    .io_metaRead_fromIMeta_entryValid_1_0
      (_metaArray_io_readResp_entryValid_1_0),
    .io_metaRead_fromIMeta_entryValid_1_1
      (_metaArray_io_readResp_entryValid_1_1),
    .io_metaRead_fromIMeta_entryValid_1_2
      (_metaArray_io_readResp_entryValid_1_2),
    .io_metaRead_fromIMeta_entryValid_1_3
      (_metaArray_io_readResp_entryValid_1_3),
    .io_MSHRReq_ready                              (_missUnit_io_prefetch_req_ready),
    .io_MSHRReq_valid                              (_prefetcher_io_MSHRReq_valid),
    .io_MSHRReq_bits_blkPaddr                      (_prefetcher_io_MSHRReq_bits_blkPaddr),
    .io_MSHRReq_bits_vSetIdx                       (_prefetcher_io_MSHRReq_bits_vSetIdx),
    .io_MSHRResp_valid                             (_missUnit_io_fetch_resp_valid),
    .io_MSHRResp_bits_blkPaddr
      (_missUnit_io_fetch_resp_bits_blkPaddr),
    .io_MSHRResp_bits_vSetIdx                      (_missUnit_io_fetch_resp_bits_vSetIdx),
    .io_MSHRResp_bits_waymask                      (_missUnit_io_fetch_resp_bits_waymask),
    .io_MSHRResp_bits_corrupt                      (_missUnit_io_fetch_resp_bits_corrupt),
    .io_wayLookupWrite_ready                       (_wayLookup_io_write_ready),
    .io_wayLookupWrite_valid                       (_prefetcher_io_wayLookupWrite_valid),
    .io_wayLookupWrite_bits_entry_vSetIdx_0
      (_prefetcher_io_wayLookupWrite_bits_entry_vSetIdx_0),
    .io_wayLookupWrite_bits_entry_vSetIdx_1
      (_prefetcher_io_wayLookupWrite_bits_entry_vSetIdx_1),
    .io_wayLookupWrite_bits_entry_waymask_0
      (_prefetcher_io_wayLookupWrite_bits_entry_waymask_0),
    .io_wayLookupWrite_bits_entry_waymask_1
      (_prefetcher_io_wayLookupWrite_bits_entry_waymask_1),
    .io_wayLookupWrite_bits_entry_ptag_0
      (_prefetcher_io_wayLookupWrite_bits_entry_ptag_0),
    .io_wayLookupWrite_bits_entry_ptag_1
      (_prefetcher_io_wayLookupWrite_bits_entry_ptag_1),
    .io_wayLookupWrite_bits_entry_itlb_exception_0
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_exception_0),
    .io_wayLookupWrite_bits_entry_itlb_exception_1
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_exception_1),
    .io_wayLookupWrite_bits_entry_itlb_pbmt_0
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_pbmt_0),
    .io_wayLookupWrite_bits_entry_itlb_pbmt_1
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_pbmt_1),
    .io_wayLookupWrite_bits_entry_meta_codes_0
      (_prefetcher_io_wayLookupWrite_bits_entry_meta_codes_0),
    .io_wayLookupWrite_bits_entry_meta_codes_1
      (_prefetcher_io_wayLookupWrite_bits_entry_meta_codes_1),
    .io_wayLookupWrite_bits_gpf_gpaddr
      (_prefetcher_io_wayLookupWrite_bits_gpf_gpaddr),
    .io_wayLookupWrite_bits_gpf_isForVSnonLeafPTE
      (_prefetcher_io_wayLookupWrite_bits_gpf_isForVSnonLeafPTE)
  );
  WayLookup wayLookup (
    .clock                                (clock),
    .reset                                (reset),
    .io_flush                             (io_flush),
    .io_read_ready                        (_mainPipe_io_wayLookupRead_ready),
    .io_read_valid                        (_wayLookup_io_read_valid),
    .io_read_bits_entry_vSetIdx_0         (_wayLookup_io_read_bits_entry_vSetIdx_0),
    .io_read_bits_entry_vSetIdx_1         (_wayLookup_io_read_bits_entry_vSetIdx_1),
    .io_read_bits_entry_waymask_0         (_wayLookup_io_read_bits_entry_waymask_0),
    .io_read_bits_entry_waymask_1         (_wayLookup_io_read_bits_entry_waymask_1),
    .io_read_bits_entry_ptag_0            (_wayLookup_io_read_bits_entry_ptag_0),
    .io_read_bits_entry_ptag_1            (_wayLookup_io_read_bits_entry_ptag_1),
    .io_read_bits_entry_itlb_exception_0
      (_wayLookup_io_read_bits_entry_itlb_exception_0),
    .io_read_bits_entry_itlb_exception_1
      (_wayLookup_io_read_bits_entry_itlb_exception_1),
    .io_read_bits_entry_itlb_pbmt_0       (_wayLookup_io_read_bits_entry_itlb_pbmt_0),
    .io_read_bits_entry_itlb_pbmt_1       (_wayLookup_io_read_bits_entry_itlb_pbmt_1),
    .io_read_bits_entry_meta_codes_0      (_wayLookup_io_read_bits_entry_meta_codes_0),
    .io_read_bits_entry_meta_codes_1      (_wayLookup_io_read_bits_entry_meta_codes_1),
    .io_read_bits_gpf_gpaddr              (_wayLookup_io_read_bits_gpf_gpaddr),
    .io_read_bits_gpf_isForVSnonLeafPTE   (_wayLookup_io_read_bits_gpf_isForVSnonLeafPTE),
    .io_write_ready                       (_wayLookup_io_write_ready),
    .io_write_valid                       (_prefetcher_io_wayLookupWrite_valid),
    .io_write_bits_entry_vSetIdx_0
      (_prefetcher_io_wayLookupWrite_bits_entry_vSetIdx_0),
    .io_write_bits_entry_vSetIdx_1
      (_prefetcher_io_wayLookupWrite_bits_entry_vSetIdx_1),
    .io_write_bits_entry_waymask_0
      (_prefetcher_io_wayLookupWrite_bits_entry_waymask_0),
    .io_write_bits_entry_waymask_1
      (_prefetcher_io_wayLookupWrite_bits_entry_waymask_1),
    .io_write_bits_entry_ptag_0
      (_prefetcher_io_wayLookupWrite_bits_entry_ptag_0),
    .io_write_bits_entry_ptag_1
      (_prefetcher_io_wayLookupWrite_bits_entry_ptag_1),
    .io_write_bits_entry_itlb_exception_0
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_exception_0),
    .io_write_bits_entry_itlb_exception_1
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_exception_1),
    .io_write_bits_entry_itlb_pbmt_0
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_pbmt_0),
    .io_write_bits_entry_itlb_pbmt_1
      (_prefetcher_io_wayLookupWrite_bits_entry_itlb_pbmt_1),
    .io_write_bits_entry_meta_codes_0
      (_prefetcher_io_wayLookupWrite_bits_entry_meta_codes_0),
    .io_write_bits_entry_meta_codes_1
      (_prefetcher_io_wayLookupWrite_bits_entry_meta_codes_1),
    .io_write_bits_gpf_gpaddr             (_prefetcher_io_wayLookupWrite_bits_gpf_gpaddr),
    .io_write_bits_gpf_isForVSnonLeafPTE
      (_prefetcher_io_wayLookupWrite_bits_gpf_isForVSnonLeafPTE),
    .io_update_valid                      (_missUnit_io_fetch_resp_valid),
    .io_update_bits_blkPaddr              (_missUnit_io_fetch_resp_bits_blkPaddr),
    .io_update_bits_vSetIdx               (_missUnit_io_fetch_resp_bits_vSetIdx),
    .io_update_bits_waymask               (_missUnit_io_fetch_resp_bits_waymask),
    .io_update_bits_corrupt               (_missUnit_io_fetch_resp_bits_corrupt)
  );
  assign io_fetch_req_ready = _mainPipe_io_fetch_req_ready;
  assign io_ftqPrefetch_req_ready = _prefetcher_io_req_ready & ~softPrefetchValid;
  assign io_toIFU = _mainPipe_io_fetch_req_ready;
  assign io_error_valid = io_error_valid_REG;
  assign io_error_bits_paddr = io_error_bits_r_paddr;
  assign io_error_bits_report_to_beu = io_error_bits_r_report_to_beu;
endmodule

