Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Aug 24 11:39:15 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm2_wrapper_timing_summary_routed.rpt -rpx iicComm2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.475        0.000                      0                33300        0.025        0.000                      0                33300        4.020        0.000                       0                 22553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.475        0.000                      0                33300        0.025        0.000                      0                33300        4.020        0.000                       0                 22553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 0.456ns (5.585%)  route 7.708ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.704     2.998    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X65Y68         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/Q
                         net (fo=65, routed)          7.708    11.162    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state209
    SLICE_X46Y145        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.652    12.831    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X46Y145        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[40]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y145        FDRE (Setup_fdre_C_CE)      -0.169    12.637    iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[40]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 0.456ns (5.585%)  route 7.708ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.704     2.998    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X65Y68         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/Q
                         net (fo=65, routed)          7.708    11.162    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state209
    SLICE_X46Y145        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.652    12.831    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X46Y145        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[42]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y145        FDRE (Setup_fdre_C_CE)      -0.169    12.637    iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2479_reg[42]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 1.680ns (21.749%)  route 6.044ns (78.251%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.650     2.944    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.060    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.184 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.438     4.621    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.745 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.922     5.667    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.791 r  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.594     6.385    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.153     6.538 f  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.759     7.297    iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X33Y82         LUT5 (Prop_lut5_I1_O)        0.327     7.624 f  iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.473     8.097    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.124     8.221 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.004     9.225    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.349 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=3, routed)           0.455     9.804    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.928 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.740    10.668    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X2Y28         RAMB18E1                                     r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.506    12.685    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y28         RAMB18E1                                     r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.194    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.928ns (23.260%)  route 6.361ns (76.740%))
  Logic Levels:           10  (LUT2=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.650     2.944    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.060    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.184 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.438     4.621    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.745 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.922     5.667    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.791 f  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.594     6.385    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.153     6.538 r  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.759     7.297    iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X33Y82         LUT5 (Prop_lut5_I1_O)        0.327     7.624 r  iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.473     8.097    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.124     8.221 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.741     8.963    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X29Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.087 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.699     9.785    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.624    10.533    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X34Y86         LUT4 (Prop_lut4_I2_O)        0.124    10.657 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4__0/O
                         net (fo=1, routed)           0.452    11.109    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4__0_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.233 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3/O
                         net (fo=1, routed)           0.000    11.233    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3_n_0
    SLICE_X34Y86         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.475    12.654    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X34Y86         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDRE (Setup_fdre_C_D)        0.077    12.806    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.556ns (20.371%)  route 6.082ns (79.629%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.650     2.944    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.060    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.184 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.438     4.621    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.745 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.922     5.667    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.791 r  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.594     6.385    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.153     6.538 f  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.759     7.297    iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X33Y82         LUT5 (Prop_lut5_I1_O)        0.327     7.624 f  iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.898     8.523    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X29Y77         LUT5 (Prop_lut5_I1_O)        0.124     8.647 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_21/O
                         net (fo=3, routed)           0.988     9.634    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_21_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.124     9.758 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_5/O
                         net (fo=2, routed)           0.824    10.582    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/rnext[3]
    RAMB18_X2Y28         RAMB18E1                                     r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.506    12.685    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y28         RAMB18E1                                     r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.194    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][44]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.497ns (31.988%)  route 5.309ns (68.012%))
  Logic Levels:           14  (CARRY4=12 LUT1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.775     3.069    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X95Y67         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.419     3.488 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/Q
                         net (fo=3, routed)           3.284     6.772    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0]__0[3]
    SLICE_X99Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.071 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2/O
                         net (fo=1, routed)           0.000     7.071    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2_n_0
    SLICE_X99Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.472 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.472    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0_n_0
    SLICE_X99Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0_n_0
    SLICE_X99Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.700    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0_n_0
    SLICE_X99Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0_n_0
    SLICE_X99Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0_n_0
    SLICE_X99Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.042    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0_n_0
    SLICE_X99Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0_n_0
    SLICE_X99Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0_n_0
    SLICE_X99Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0_n_0
    SLICE_X99Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0_n_0
    SLICE_X99Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0_n_0
    SLICE_X99Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][46]_i_2__0/CO[3]
                         net (fo=3, routed)           1.049     9.775    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].dividend_tmp_reg[1][0]__0_0[0]
    SLICE_X98Y127        LUT1 (Prop_lut1_I0_O)        0.124     9.899 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][46]_i_1__0/O
                         net (fo=46, routed)          0.976    10.875    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/p_0_in
    SLICE_X99Y141        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.781    12.960    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X99Y141        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][44]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X99Y141        FDRE (Setup_fdre_C_R)       -0.429    12.506    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][44]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][45]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.497ns (31.988%)  route 5.309ns (68.012%))
  Logic Levels:           14  (CARRY4=12 LUT1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.775     3.069    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X95Y67         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.419     3.488 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/Q
                         net (fo=3, routed)           3.284     6.772    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0]__0[3]
    SLICE_X99Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.071 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2/O
                         net (fo=1, routed)           0.000     7.071    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2_n_0
    SLICE_X99Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.472 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.472    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0_n_0
    SLICE_X99Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0_n_0
    SLICE_X99Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.700    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0_n_0
    SLICE_X99Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0_n_0
    SLICE_X99Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0_n_0
    SLICE_X99Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.042    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0_n_0
    SLICE_X99Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0_n_0
    SLICE_X99Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0_n_0
    SLICE_X99Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0_n_0
    SLICE_X99Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0_n_0
    SLICE_X99Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0_n_0
    SLICE_X99Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][46]_i_2__0/CO[3]
                         net (fo=3, routed)           1.049     9.775    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].dividend_tmp_reg[1][0]__0_0[0]
    SLICE_X98Y127        LUT1 (Prop_lut1_I0_O)        0.124     9.899 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][46]_i_1__0/O
                         net (fo=46, routed)          0.976    10.875    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/p_0_in
    SLICE_X99Y141        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.781    12.960    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X99Y141        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][45]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X99Y141        FDRE (Setup_fdre_C_R)       -0.429    12.506    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][45]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][46]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 2.497ns (31.988%)  route 5.309ns (68.012%))
  Logic Levels:           14  (CARRY4=12 LUT1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.775     3.069    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X95Y67         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.419     3.488 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/Q
                         net (fo=3, routed)           3.284     6.772    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0]__0[3]
    SLICE_X99Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.071 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2/O
                         net (fo=1, routed)           0.000     7.071    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2_n_0
    SLICE_X99Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.472 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.472    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0_n_0
    SLICE_X99Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0_n_0
    SLICE_X99Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.700    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0_n_0
    SLICE_X99Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0_n_0
    SLICE_X99Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0_n_0
    SLICE_X99Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.042    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0_n_0
    SLICE_X99Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0_n_0
    SLICE_X99Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0_n_0
    SLICE_X99Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0_n_0
    SLICE_X99Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0_n_0
    SLICE_X99Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0_n_0
    SLICE_X99Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][46]_i_2__0/CO[3]
                         net (fo=3, routed)           1.049     9.775    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].dividend_tmp_reg[1][0]__0_0[0]
    SLICE_X98Y127        LUT1 (Prop_lut1_I0_O)        0.124     9.899 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][46]_i_1__0/O
                         net (fo=46, routed)          0.976    10.875    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/p_0_in
    SLICE_X99Y141        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.781    12.960    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X99Y141        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][46]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X99Y141        FDRE (Setup_fdre_C_R)       -0.429    12.506    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][46]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 1.556ns (20.463%)  route 6.048ns (79.537%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.650     2.944    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.660     4.060    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.184 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.438     4.621    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.745 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.922     5.667    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.791 r  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.594     6.385    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X31Y87         LUT2 (Prop_lut2_I1_O)        0.153     6.538 f  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.759     7.297    iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X33Y82         LUT5 (Prop_lut5_I1_O)        0.327     7.624 f  iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.898     8.523    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X29Y77         LUT5 (Prop_lut5_I1_O)        0.124     8.647 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_21/O
                         net (fo=3, routed)           0.992     9.638    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_21_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.124     9.762 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_4/O
                         net (fo=2, routed)           0.786    10.548    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/rnext[4]
    RAMB18_X2Y28         RAMB18E1                                     r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.506    12.685    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y28         RAMB18E1                                     r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.194    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 2.497ns (32.272%)  route 5.240ns (67.728%))
  Logic Levels:           14  (CARRY4=12 LUT1=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.775     3.069    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X95Y67         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.419     3.488 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0][3]/Q
                         net (fo=3, routed)           3.284     6.772    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/divisor_tmp_reg[0]__0[3]
    SLICE_X99Y130        LUT1 (Prop_lut1_I0_O)        0.299     7.071 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2/O
                         net (fo=1, routed)           0.000     7.071    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][3]_i_2_n_0
    SLICE_X99Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.472 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.472    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][3]_i_1__0_n_0
    SLICE_X99Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][7]_i_1__0_n_0
    SLICE_X99Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.700    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][11]_i_1__0_n_0
    SLICE_X99Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][15]_i_1__0_n_0
    SLICE_X99Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][19]_i_1__0_n_0
    SLICE_X99Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.042    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][23]_i_1__0_n_0
    SLICE_X99Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][27]_i_1__0_n_0
    SLICE_X99Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.270    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][31]_i_1__0_n_0
    SLICE_X99Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.384 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.384    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][35]_i_1__0_n_0
    SLICE_X99Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][39]_i_1__0_n_0
    SLICE_X99Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.612 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][43]_i_1__0_n_0
    SLICE_X99Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 f  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp_reg[1][46]_i_2__0/CO[3]
                         net (fo=3, routed)           1.049     9.775    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].dividend_tmp_reg[1][0]__0_0[0]
    SLICE_X98Y127        LUT1 (Prop_lut1_I0_O)        0.124     9.899 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[0].remd_tmp[1][46]_i_1__0/O
                         net (fo=46, routed)          0.907    10.806    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/p_0_in
    SLICE_X99Y137        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.778    12.957    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X99Y137        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][28]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X99Y137        FDRE (Setup_fdre_C_R)       -0.429    12.503    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[0].remd_tmp_reg[1][28]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  1.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/sensorData_load_3_reg_2231_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.551     0.887    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X48Y63         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/sensorData_load_3_reg_2231_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  iicComm2_i/iiccomm2_0/inst/sensorData_load_3_reg_2231_reg[22]/Q
                         net (fo=1, routed)           0.211     1.238    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/sensorData_load_3_reg_2231_reg[31][22]
    SLICE_X50Y61         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.818     1.184    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y61         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.064     1.213    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.265ns (54.875%)  route 0.218ns (45.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.580     0.916    iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X63Y97         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.218     1.275    iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][11]
    SLICE_X65Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.399 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.399    iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_40_out
    SLICE_X65Y100        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.935     1.301    iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X65Y100        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    iicComm2_i/iiccomm2_0/inst/iiccomm2_ddiv_64nbkb_U1/iiccomm2_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/sensorData_load_3_reg_2231_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.666%)  route 0.214ns (60.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.551     0.887    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X48Y63         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/sensorData_load_3_reg_2231_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  iicComm2_i/iiccomm2_0/inst/sensorData_load_3_reg_2231_reg[14]/Q
                         net (fo=2, routed)           0.214     1.242    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/sensorData_load_3_reg_2231_reg[31][14]
    SLICE_X52Y62         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.816     1.182    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y62         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[14]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.066     1.213    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_msb_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.523%)  route 0.241ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.614     0.950    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/ap_clk
    SLICE_X102Y46        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[14]__0/Q
                         net (fo=1, routed)           0.241     1.354    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[14]__0_n_0
    SLICE_X102Y50        SRL16E                                       r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.879     1.245    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/ap_clk
    SLICE_X102Y50        SRL16E                                       r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[14]_srl2/CLK
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y50        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.323    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[6].remd_tmp_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[7].remd_tmp_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.053%)  route 0.316ns (62.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.584     0.920    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X81Y98         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[6].remd_tmp_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[6].remd_tmp_reg[7][12]/Q
                         net (fo=3, routed)           0.316     1.377    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[6].remd_tmp_reg[7]__0__0[12]
    SLICE_X66Y104        LUT3 (Prop_lut3_I0_O)        0.045     1.422 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[7].remd_tmp[8][13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.422    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[7].remd_tmp[8][13]_i_1__0_n_0
    SLICE_X66Y104        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[7].remd_tmp_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.934     1.300    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X66Y104        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[7].remd_tmp_reg[8][13]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.121     1.386    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[7].remd_tmp_reg[8][13]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff2_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff3_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.126ns (36.529%)  route 0.219ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.696     1.032    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/ap_clk
    DSP48_X3Y39          DSP48E1                                      r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff2_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.158 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff2_reg__0/P[9]
                         net (fo=1, routed)           0.219     1.377    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff2_reg__0_n_96
    SLICE_X93Y100        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff3_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.963     1.329    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/ap_clk
    SLICE_X93Y100        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff3_reg[9]__0/C
                         clock pessimism             -0.035     1.294    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.047     1.341    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_13nsncg_U13/iiccomm2_mul_13nsncg_Mul6S_3_U/buff3_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.342%)  route 0.233ns (58.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.614     0.950    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/ap_clk
    SLICE_X102Y46        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[13]__0/Q
                         net (fo=1, routed)           0.233     1.346    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff1_reg[13]__0_n_0
    SLICE_X102Y50        SRL16E                                       r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.879     1.245    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/ap_clk
    SLICE_X102Y50        SRL16E                                       r  iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[13]_srl2/CLK
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y50        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.309    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_52s_g8j_U6/iiccomm2_mul_52s_g8j_Mul6S_0_U/buff3_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/tmp_12_reg_2271_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_raw_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.406%)  route 0.236ns (62.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.547     0.883    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X51Y66         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_12_reg_2271_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  iicComm2_i/iiccomm2_0/inst/tmp_12_reg_2271_reg[15]/Q
                         net (fo=3, routed)           0.236     1.260    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/tmp_31_reg_2281[11]
    SLICE_X48Y70         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_raw_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.813     1.179    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y70         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_raw_reg[15]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.078     1.222    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_temp_raw_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/pressure_reg_2451_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[29].dividend_tmp_reg[30][47]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.689     1.025    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X97Y103        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_reg_2451_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y103        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  iicComm2_i/iiccomm2_0/inst/pressure_reg_2451_reg[17]/Q
                         net (fo=1, routed)           0.100     1.266    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/pressure_reg_2451[17]
    SLICE_X94Y102        SRLC32E                                      r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[29].dividend_tmp_reg[30][47]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.964     1.330    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X94Y102        SRLC32E                                      r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[29].dividend_tmp_reg[30][47]_srl32/CLK
                         clock pessimism             -0.288     1.042    
    SLICE_X94Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.225    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[29].dividend_tmp_reg[30][47]_srl32
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[24].dividend_tmp_reg[25][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[56].dividend_tmp_reg[57][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.653     0.989    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X85Y123        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[24].dividend_tmp_reg[25][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[24].dividend_tmp_reg[25][0]__0/Q
                         net (fo=1, routed)           0.117     1.247    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[24].dividend_tmp_reg[25][0]__0_n_0
    SLICE_X86Y123        SRLC32E                                      r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[56].dividend_tmp_reg[57][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.924     1.290    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/ap_clk
    SLICE_X86Y123        SRLC32E                                      r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[56].dividend_tmp_reg[57][32]_srl32/CLK
                         clock pessimism             -0.268     1.022    
    SLICE_X86Y123        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.205    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_63npcA_U15/iiccomm2_udiv_63npcA_div_U/iiccomm2_udiv_63npcA_div_u_0/loop[56].dividend_tmp_reg[57][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y27     iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_14nstde_U19/iiccomm2_mul_14nstde_MulnS_8_U/buff3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y29     iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nsmb6_U12/iiccomm2_mul_17nsmb6_MulnS_5_U/buff4_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y21     iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_29s_dEe_U3/iiccomm2_mul_29s_dEe_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[17]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[18]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[19]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[20]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[21]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[22]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[23]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y74    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[24]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y75    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[25]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y75    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[26]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y73    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[13]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y73    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[14]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y73    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[15]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y73    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[16]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y76    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[33]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y76    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[34]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y76    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[35]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X94Y76    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[36]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y67    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nsmb6_U12/iiccomm2_mul_17nsmb6_MulnS_5_U/buff9_reg[14]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y67    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nsmb6_U12/iiccomm2_mul_17nsmb6_MulnS_5_U/buff9_reg[15]_srl7/CLK



