// Seed: 1165708861
`timescale 1ps / 1ps
module module_0 (
    output logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6
);
  type_11(
      (1) - 1, id_1, 1
  );
  assign id_3 = 1;
endmodule
