
U6_L4_lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000022c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800035c  08000364  00010364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800035c  0800035c  00010364  2**0
                  CONTENTS
  4 .ARM          00000000  0800035c  0800035c  00010364  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800035c  08000364  00010364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800035c  0800035c  0001035c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000360  08000360  00010360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000364  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000364  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010364  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000012f  00000000  00000000  0001038d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000007e  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000180  00000000  00000000  0001053a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000070  00000000  00000000  000106c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000058  00000000  00000000  00010730  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000f6e  00000000  00000000  00010788  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000046f  00000000  00000000  000116f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00003df3  00000000  00000000  00011b65  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00015958  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000f8  00000000  00000000  000159d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000344 	.word	0x08000344

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000344 	.word	0x08000344

08000170 <CLK_init>:


/************************************/

void CLK_init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//PLLON: PLL enable
	RCC_CR |= (1 << 24);
 8000174:	4b15      	ldr	r3, [pc, #84]	; (80001cc <CLK_init+0x5c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a14      	ldr	r2, [pc, #80]	; (80001cc <CLK_init+0x5c>)
 800017a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800017e:	6013      	str	r3, [r2, #0]

	//PLLSRC: PLL entry clock source set to the HSI
	RCC_CFGR |= (0b0 << 16);
 8000180:	4b13      	ldr	r3, [pc, #76]	; (80001d0 <CLK_init+0x60>)
 8000182:	4a13      	ldr	r2, [pc, #76]	; (80001d0 <CLK_init+0x60>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	6013      	str	r3, [r2, #0]

	//PLLMUL: PLL multiplication factor, x8 = 32 MHz
	RCC_CFGR |= (0b0110 << 18);
 8000188:	4b11      	ldr	r3, [pc, #68]	; (80001d0 <CLK_init+0x60>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4a10      	ldr	r2, [pc, #64]	; (80001d0 <CLK_init+0x60>)
 800018e:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8000192:	6013      	str	r3, [r2, #0]

	//SW: System clock switch, select PLLCLK
	RCC_CFGR |= (0b10 << 0);
 8000194:	4b0e      	ldr	r3, [pc, #56]	; (80001d0 <CLK_init+0x60>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4a0d      	ldr	r2, [pc, #52]	; (80001d0 <CLK_init+0x60>)
 800019a:	f043 0302 	orr.w	r3, r3, #2
 800019e:	6013      	str	r3, [r2, #0]

	//HPRE: AHB prescaler, no divide
	//Zero

	//PPRE2: APB high-speed prescaler (APB2), set to AHB/4 = 8 MHz
	RCC_CFGR |= (0b101 << 11);
 80001a0:	4b0b      	ldr	r3, [pc, #44]	; (80001d0 <CLK_init+0x60>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	4a0a      	ldr	r2, [pc, #40]	; (80001d0 <CLK_init+0x60>)
 80001a6:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80001aa:	6013      	str	r3, [r2, #0]

	//IOPAEN: enable clock for GPIOA
	RCC_APB2ENR |= RCC_IOPAEN;
 80001ac:	4b09      	ldr	r3, [pc, #36]	; (80001d4 <CLK_init+0x64>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a08      	ldr	r2, [pc, #32]	; (80001d4 <CLK_init+0x64>)
 80001b2:	f043 0304 	orr.w	r3, r3, #4
 80001b6:	6013      	str	r3, [r2, #0]

	//AFIOEN: enable clock for AFIO
	RCC_APB2ENR |= (1<<0);
 80001b8:	4b06      	ldr	r3, [pc, #24]	; (80001d4 <CLK_init+0x64>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4a05      	ldr	r2, [pc, #20]	; (80001d4 <CLK_init+0x64>)
 80001be:	f043 0301 	orr.w	r3, r3, #1
 80001c2:	6013      	str	r3, [r2, #0]

	//EXTI clock is automatically enables
}
 80001c4:	bf00      	nop
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bc80      	pop	{r7}
 80001ca:	4770      	bx	lr
 80001cc:	40021000 	.word	0x40021000
 80001d0:	40021004 	.word	0x40021004
 80001d4:	40021018 	.word	0x40021018

080001d8 <GPIO_init>:

void GPIO_init()
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	//enable pin 13 port A as output
	GPIOA_CRH   &= 0xFF0FFFFF;
 80001dc:	4b0a      	ldr	r3, [pc, #40]	; (8000208 <GPIO_init+0x30>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a09      	ldr	r2, [pc, #36]	; (8000208 <GPIO_init+0x30>)
 80001e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001e6:	6013      	str	r3, [r2, #0]
	GPIOA_CRH   |= 0x00200000;
 80001e8:	4b07      	ldr	r3, [pc, #28]	; (8000208 <GPIO_init+0x30>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a06      	ldr	r2, [pc, #24]	; (8000208 <GPIO_init+0x30>)
 80001ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80001f2:	6013      	str	r3, [r2, #0]

	//CNF0: set Port A pin 0 as an input pin, [01: Floating input (reset state)]
	GPIOA_CRL |= (01<<2);
 80001f4:	4b05      	ldr	r3, [pc, #20]	; (800020c <GPIO_init+0x34>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a04      	ldr	r2, [pc, #16]	; (800020c <GPIO_init+0x34>)
 80001fa:	f043 0304 	orr.w	r3, r3, #4
 80001fe:	6013      	str	r3, [r2, #0]
}
 8000200:	bf00      	nop
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	40010804 	.word	0x40010804
 800020c:	40010800 	.word	0x40010800

08000210 <AFIO_init>:

void AFIO_init()
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	//AFIO_EXTICR1: configure PA0 as a source input for EXT0
	AFIO_EXTICR1 |= (0<<0);
 8000214:	4b03      	ldr	r3, [pc, #12]	; (8000224 <AFIO_init+0x14>)
 8000216:	4a03      	ldr	r2, [pc, #12]	; (8000224 <AFIO_init+0x14>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	6013      	str	r3, [r2, #0]
}
 800021c:	bf00      	nop
 800021e:	46bd      	mov	sp, r7
 8000220:	bc80      	pop	{r7}
 8000222:	4770      	bx	lr
 8000224:	40010008 	.word	0x40010008

08000228 <EXTI_init>:

void EXTI_init()
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
	//IMR: enable EXTI line 0 (mask = 1)
	EXTI_IMR |= (1<<0);
 800022c:	4b0a      	ldr	r3, [pc, #40]	; (8000258 <EXTI_init+0x30>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a09      	ldr	r2, [pc, #36]	; (8000258 <EXTI_init+0x30>)
 8000232:	f043 0301 	orr.w	r3, r3, #1
 8000236:	6013      	str	r3, [r2, #0]

	//RTSR:  Rising trigger event for EXT0
	EXTI_RTSR |= (1<<0);
 8000238:	4b08      	ldr	r3, [pc, #32]	; (800025c <EXTI_init+0x34>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a07      	ldr	r2, [pc, #28]	; (800025c <EXTI_init+0x34>)
 800023e:	f043 0301 	orr.w	r3, r3, #1
 8000242:	6013      	str	r3, [r2, #0]

	//Configure the enable and mask bits that control the NVIC IRQ
	NVIC_ISER |= (1<<6);
 8000244:	4b06      	ldr	r3, [pc, #24]	; (8000260 <EXTI_init+0x38>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <EXTI_init+0x38>)
 800024a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800024e:	6013      	str	r3, [r2, #0]
}
 8000250:	bf00      	nop
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	40010400 	.word	0x40010400
 800025c:	40010408 	.word	0x40010408
 8000260:	e000e100 	.word	0xe000e100

08000264 <main>:

int main(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	CLK_init();
 8000268:	f7ff ff82 	bl	8000170 <CLK_init>
	GPIO_init();
 800026c:	f7ff ffb4 	bl	80001d8 <GPIO_init>
	AFIO_init();
 8000270:	f7ff ffce 	bl	8000210 <AFIO_init>
	EXTI_init();
 8000274:	f7ff ffd8 	bl	8000228 <EXTI_init>
	while(1);
 8000278:	e7fe      	b.n	8000278 <main+0x14>
	...

0800027c <EXTI0_IRQHandler>:
	return 0;
}
void EXTI0_IRQHandler()
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
	//IRQ is happened EXTI0 >>> PORTA Pin 0 _|- rising edge

	//toggle led pin A 13
	GPIOA_ODR ^= (1<<13);
 8000280:	4b07      	ldr	r3, [pc, #28]	; (80002a0 <EXTI0_IRQHandler+0x24>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a06      	ldr	r2, [pc, #24]	; (80002a0 <EXTI0_IRQHandler+0x24>)
 8000286:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800028a:	6013      	str	r3, [r2, #0]

	//PR: clear pending request,  by writing a ‘1’ into the bit
	EXTI_PR |= (1<<0);
 800028c:	4b05      	ldr	r3, [pc, #20]	; (80002a4 <EXTI0_IRQHandler+0x28>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a04      	ldr	r2, [pc, #16]	; (80002a4 <EXTI0_IRQHandler+0x28>)
 8000292:	f043 0301 	orr.w	r3, r3, #1
 8000296:	6013      	str	r3, [r2, #0]
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr
 80002a0:	4001080c 	.word	0x4001080c
 80002a4:	40010414 	.word	0x40010414

080002a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a8:	480d      	ldr	r0, [pc, #52]	; (80002e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002aa:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80002b2:	490d      	ldr	r1, [pc, #52]	; (80002e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b4:	4a0d      	ldr	r2, [pc, #52]	; (80002ec <LoopForever+0xe>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b8:	e002      	b.n	80002c0 <LoopCopyDataInit>

080002ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002be:	3304      	adds	r3, #4

080002c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c4:	d3f9      	bcc.n	80002ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002c6:	4a0a      	ldr	r2, [pc, #40]	; (80002f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c8:	4c0a      	ldr	r4, [pc, #40]	; (80002f4 <LoopForever+0x16>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002cc:	e001      	b.n	80002d2 <LoopFillZerobss>

080002ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d0:	3204      	adds	r2, #4

080002d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d4:	d3fb      	bcc.n	80002ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002d6:	f000 f811 	bl	80002fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002da:	f7ff ffc3 	bl	8000264 <main>

080002de <LoopForever>:

LoopForever:
    b LoopForever
 80002de:	e7fe      	b.n	80002de <LoopForever>
  ldr   r0, =_estack
 80002e0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002ec:	08000364 	.word	0x08000364
  ldr r2, =_sbss
 80002f0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f4:	2000001c 	.word	0x2000001c

080002f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f8:	e7fe      	b.n	80002f8 <ADC1_2_IRQHandler>
	...

080002fc <__libc_init_array>:
 80002fc:	b570      	push	{r4, r5, r6, lr}
 80002fe:	2500      	movs	r5, #0
 8000300:	4e0c      	ldr	r6, [pc, #48]	; (8000334 <__libc_init_array+0x38>)
 8000302:	4c0d      	ldr	r4, [pc, #52]	; (8000338 <__libc_init_array+0x3c>)
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	10a4      	asrs	r4, r4, #2
 8000308:	42a5      	cmp	r5, r4
 800030a:	d109      	bne.n	8000320 <__libc_init_array+0x24>
 800030c:	f000 f81a 	bl	8000344 <_init>
 8000310:	2500      	movs	r5, #0
 8000312:	4e0a      	ldr	r6, [pc, #40]	; (800033c <__libc_init_array+0x40>)
 8000314:	4c0a      	ldr	r4, [pc, #40]	; (8000340 <__libc_init_array+0x44>)
 8000316:	1ba4      	subs	r4, r4, r6
 8000318:	10a4      	asrs	r4, r4, #2
 800031a:	42a5      	cmp	r5, r4
 800031c:	d105      	bne.n	800032a <__libc_init_array+0x2e>
 800031e:	bd70      	pop	{r4, r5, r6, pc}
 8000320:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000324:	4798      	blx	r3
 8000326:	3501      	adds	r5, #1
 8000328:	e7ee      	b.n	8000308 <__libc_init_array+0xc>
 800032a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800032e:	4798      	blx	r3
 8000330:	3501      	adds	r5, #1
 8000332:	e7f2      	b.n	800031a <__libc_init_array+0x1e>
 8000334:	0800035c 	.word	0x0800035c
 8000338:	0800035c 	.word	0x0800035c
 800033c:	0800035c 	.word	0x0800035c
 8000340:	08000360 	.word	0x08000360

08000344 <_init>:
 8000344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000346:	bf00      	nop
 8000348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800034a:	bc08      	pop	{r3}
 800034c:	469e      	mov	lr, r3
 800034e:	4770      	bx	lr

08000350 <_fini>:
 8000350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000352:	bf00      	nop
 8000354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000356:	bc08      	pop	{r3}
 8000358:	469e      	mov	lr, r3
 800035a:	4770      	bx	lr
