// Seed: 1279102656
module module_0 (
    input  wand id_0,
    output wand id_1
);
  assign id_1 = (1 * -1 - 1);
  tri1 \id_3 = (1) && 1;
endmodule
module module_0 (
    input wand id_0,
    output wand id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    output uwire module_1,
    input uwire id_11,
    input tri0 id_12,
    input wand id_13,
    output wire id_14
);
  module_0 modCall_1 (
      id_8,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
