<p>Identify at least three different transistor faults in this CMOS logic gate that could cause the output to fail <em>low</em>:</p>
<p><br /><span class="math">$\epsfbox{03825x01.eps}$</span><br /></p>
<p><span class="math"> • </span> Transistor <span class="math"><em>Q</em><sub>1</sub></span> failed shorted (drain to source).</p>
<p><span class="math"> • </span> Transistor <span class="math"><em>Q</em><sub>4</sub></span> failed open (drain to source).</p>
<p><span class="math"> • </span> Transistor <span class="math"><em>Q</em><sub>5</sub></span> failed open (drain to source).</p>
<p><span class="math"> • </span> Transistor <span class="math"><em>Q</em><sub>10</sub></span> failed shorted (drain to source).</p>
<p>One way for students to approach this problem is to re-draw the schematic in gate symbol form, a NAND gate followed by three inverters:</p>
<p><br /><span class="math">$\epsfbox{03825x02.eps}$</span><br /></p>
<p>Discuss with them why this approach may be helpful in determining possible component faults in the integrated circuit.</p>
