always @(posedge clock) begin
    q <= p;
end

always @(posedge clock) begin
    p <= a & (~q);
end

endmodule