{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637111517477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637111517478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:11:57 2021 " "Processing started: Tue Nov 16 19:11:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637111517478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637111517478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637111517478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1637111517645 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1637111517696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111517761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111517764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637111517764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1637111518646 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1637111518674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637111519819 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1637111519819 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111519839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 909 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111519839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 911 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111519839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 913 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111519839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 915 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637111519839 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1637111519839 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1637111519844 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 128 " "No exact pin location assignment(s) for 128 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[0\] " "Pin SDRAM_Direcciones\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[1\] " "Pin SDRAM_Direcciones\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[2\] " "Pin SDRAM_Direcciones\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[3\] " "Pin SDRAM_Direcciones\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[4\] " "Pin SDRAM_Direcciones\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[5\] " "Pin SDRAM_Direcciones\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[6\] " "Pin SDRAM_Direcciones\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[7\] " "Pin SDRAM_Direcciones\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[8\] " "Pin SDRAM_Direcciones\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[9\] " "Pin SDRAM_Direcciones\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[10\] " "Pin SDRAM_Direcciones\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[11\] " "Pin SDRAM_Direcciones\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Direcciones\[12\] " "Pin SDRAM_Direcciones\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Direcciones[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Direcciones[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[0\] " "Pin SDRAM_Control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[1\] " "Pin SDRAM_Control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[2\] " "Pin SDRAM_Control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[3\] " "Pin SDRAM_Control\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[4\] " "Pin SDRAM_Control\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[5\] " "Pin SDRAM_Control\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[6\] " "Pin SDRAM_Control\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[7\] " "Pin SDRAM_Control\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[8\] " "Pin SDRAM_Control\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[9\] " "Pin SDRAM_Control\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[10\] " "Pin SDRAM_Control\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Control\[11\] " "Pin SDRAM_Control\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Control[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[0\] " "Pin Display_7s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[1\] " "Pin Display_7s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[2\] " "Pin Display_7s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[3\] " "Pin Display_7s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[4\] " "Pin Display_7s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[5\] " "Pin Display_7s\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[6\] " "Pin Display_7s\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[7\] " "Pin Display_7s\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[8\] " "Pin Display_7s\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[9\] " "Pin Display_7s\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[10\] " "Pin Display_7s\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[11\] " "Pin Display_7s\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[12\] " "Pin Display_7s\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[13\] " "Pin Display_7s\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[13] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[14\] " "Pin Display_7s\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[14] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[15\] " "Pin Display_7s\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[15] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[16\] " "Pin Display_7s\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[16] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[17\] " "Pin Display_7s\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[17] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[18\] " "Pin Display_7s\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[18] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[19\] " "Pin Display_7s\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[19] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[20\] " "Pin Display_7s\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[20] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[21\] " "Pin Display_7s\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[21] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[22\] " "Pin Display_7s\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[22] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[23\] " "Pin Display_7s\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[23] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[24\] " "Pin Display_7s\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[24] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[25\] " "Pin Display_7s\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[25] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[26\] " "Pin Display_7s\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[26] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[27\] " "Pin Display_7s\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[27] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[28\] " "Pin Display_7s\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[28] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[29\] " "Pin Display_7s\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[29] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[30\] " "Pin Display_7s\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[30] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[31\] " "Pin Display_7s\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[31] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[32\] " "Pin Display_7s\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[32] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[33\] " "Pin Display_7s\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[33] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[34\] " "Pin Display_7s\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[34] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[35\] " "Pin Display_7s\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[35] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[36\] " "Pin Display_7s\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[36] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[37\] " "Pin Display_7s\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[37] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[38\] " "Pin Display_7s\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[38] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[39\] " "Pin Display_7s\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[39] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[40\] " "Pin Display_7s\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[40] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[41\] " "Pin Display_7s\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[41] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[42\] " "Pin Display_7s\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[42] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[43\] " "Pin Display_7s\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[43] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[44\] " "Pin Display_7s\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[44] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[45\] " "Pin Display_7s\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[45] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[46\] " "Pin Display_7s\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[46] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[47\] " "Pin Display_7s\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[47] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[48\] " "Pin Display_7s\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[48] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[49\] " "Pin Display_7s\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[49] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[50\] " "Pin Display_7s\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[50] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[51\] " "Pin Display_7s\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[51] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[52\] " "Pin Display_7s\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[52] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[53\] " "Pin Display_7s\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[53] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[54\] " "Pin Display_7s\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[54] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7s\[55\] " "Pin Display_7s\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Display_7s[55] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7s[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[0\] " "Pin SDRAM_Datos\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[1\] " "Pin SDRAM_Datos\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[2\] " "Pin SDRAM_Datos\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[3\] " "Pin SDRAM_Datos\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[4\] " "Pin SDRAM_Datos\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[5\] " "Pin SDRAM_Datos\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[6\] " "Pin SDRAM_Datos\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[7\] " "Pin SDRAM_Datos\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[8\] " "Pin SDRAM_Datos\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[9\] " "Pin SDRAM_Datos\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[10\] " "Pin SDRAM_Datos\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[11\] " "Pin SDRAM_Datos\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[12\] " "Pin SDRAM_Datos\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[13\] " "Pin SDRAM_Datos\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[13] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[14\] " "Pin SDRAM_Datos\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[14] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[15\] " "Pin SDRAM_Datos\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[15] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[16\] " "Pin SDRAM_Datos\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[16] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[17\] " "Pin SDRAM_Datos\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[17] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[18\] " "Pin SDRAM_Datos\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[18] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[19\] " "Pin SDRAM_Datos\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[19] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[20\] " "Pin SDRAM_Datos\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[20] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[21\] " "Pin SDRAM_Datos\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[21] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[22\] " "Pin SDRAM_Datos\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[22] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[23\] " "Pin SDRAM_Datos\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[23] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[24\] " "Pin SDRAM_Datos\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[24] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[25\] " "Pin SDRAM_Datos\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[25] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[26\] " "Pin SDRAM_Datos\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[26] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[27\] " "Pin SDRAM_Datos\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[27] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[28\] " "Pin SDRAM_Datos\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[28] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[29\] " "Pin SDRAM_Datos\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[29] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[30\] " "Pin SDRAM_Datos\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[30] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_Datos\[31\] " "Pin SDRAM_Datos\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[31] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[0\] " "Pin Entrada_Instruccion\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[1\] " "Pin Entrada_Instruccion\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[3\] " "Pin Entrada_Instruccion\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[4\] " "Pin Entrada_Instruccion\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Instruccion\[2\] " "Pin Entrada_Instruccion\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Instruccion[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Instruccion[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clr } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "exe " "Pin exe not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { exe } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[4\] " "Pin Entrada_Datos\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[5\] " "Pin Entrada_Datos\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[6\] " "Pin Entrada_Datos\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[7\] " "Pin Entrada_Datos\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[0\] " "Pin Entrada_Datos\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[1\] " "Pin Entrada_Datos\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[2\] " "Pin Entrada_Datos\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Entrada_Datos\[3\] " "Pin Entrada_Datos\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Entrada_Datos[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Entrada_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1637111522595 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1637111522595 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1637111523813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica2.sdc " "Synopsys Design Constraints File file not found: 'Practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1637111523816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1637111523817 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Contador\[0\]~0\|combout " "Node \"Contador\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111523822 ""} { "Warning" "WSTA_SCC_NODE" "Contador\[0\]~0\|dataa " "Node \"Contador\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111523822 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1637111523822 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|combout " "Node \"BanderaDefault~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111523823 ""} { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|datad " "Node \"BanderaDefault~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1637111523823 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1637111523823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1637111523828 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1637111523828 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1637111523830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Acumulador\[15\]~0  " "Automatically promoted node Acumulador\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1637111523873 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Acumulador[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1637111523873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Numero_Instruccion\[1\]\[3\]~0  " "Automatically promoted node Numero_Instruccion\[1\]\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1637111523874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Acumulador\[15\]~0 " "Destination node Acumulador\[15\]~0" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Acumulador[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1637111523874 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1637111523874 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Numero_Instruccion[1][3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1637111523874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1637111524944 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1637111524944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1637111524944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1637111524946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1637111524948 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1637111524949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1637111524949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1637111524950 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1637111524950 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 15 81 32 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 15 input, 81 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1637111524963 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1637111524963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1637111524963 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1637111524966 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1637111524966 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1637111524966 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111525274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1637111529715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111529946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1637111529961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1637111543204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111543204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1637111545088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1637111551066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1637111551066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111552641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1637111552645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1637111552645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637111552827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637111553801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637111553927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637111554832 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637111556879 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[0\] a permanently disabled " "Pin SDRAM_Datos\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[0] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[1\] a permanently disabled " "Pin SDRAM_Datos\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[1] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[2\] a permanently disabled " "Pin SDRAM_Datos\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[2] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[3\] a permanently disabled " "Pin SDRAM_Datos\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[3] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[4\] a permanently disabled " "Pin SDRAM_Datos\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[4] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[5\] a permanently disabled " "Pin SDRAM_Datos\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[5] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[6\] a permanently disabled " "Pin SDRAM_Datos\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[6] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[7\] a permanently disabled " "Pin SDRAM_Datos\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[7] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[8\] a permanently disabled " "Pin SDRAM_Datos\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[8] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[9\] a permanently disabled " "Pin SDRAM_Datos\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[9] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[10\] a permanently disabled " "Pin SDRAM_Datos\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[10] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[11\] a permanently disabled " "Pin SDRAM_Datos\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[11] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[12\] a permanently disabled " "Pin SDRAM_Datos\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[12] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[13\] a permanently disabled " "Pin SDRAM_Datos\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[13] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[14\] a permanently disabled " "Pin SDRAM_Datos\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[14] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[15\] a permanently disabled " "Pin SDRAM_Datos\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[15] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[16\] a permanently disabled " "Pin SDRAM_Datos\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[16] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[17\] a permanently disabled " "Pin SDRAM_Datos\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[17] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[18\] a permanently disabled " "Pin SDRAM_Datos\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[18] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[19\] a permanently disabled " "Pin SDRAM_Datos\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[19] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[20\] a permanently disabled " "Pin SDRAM_Datos\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[20] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[21\] a permanently disabled " "Pin SDRAM_Datos\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[21] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[22\] a permanently disabled " "Pin SDRAM_Datos\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[22] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[23\] a permanently disabled " "Pin SDRAM_Datos\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[23] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[24\] a permanently disabled " "Pin SDRAM_Datos\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[24] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[25\] a permanently disabled " "Pin SDRAM_Datos\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[25] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[26\] a permanently disabled " "Pin SDRAM_Datos\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[26] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[27\] a permanently disabled " "Pin SDRAM_Datos\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[27] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[28\] a permanently disabled " "Pin SDRAM_Datos\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[28] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[29\] a permanently disabled " "Pin SDRAM_Datos\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[29] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[30\] a permanently disabled " "Pin SDRAM_Datos\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[30] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[31\] a permanently disabled " "Pin SDRAM_Datos\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[31] } } } { "src/Practica2.vhd" "" { Text "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1637111558845 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1637111558845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/output_files/Practica2.fit.smsg " "Generated suppressed messages file C:/Users/aresu/Documents/Escuela/Arquitectura de Computadoras/Arquitectura-de-Computadoras/Practicas/02/output_files/Practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1637111559256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5077 " "Peak virtual memory: 5077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637111559936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:12:39 2021 " "Processing ended: Tue Nov 16 19:12:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637111559936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637111559936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637111559936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637111559936 ""}
