# Reading pref.tcl
# do priority_encoder_8_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab\ 3/priority_encoder_8_3 {C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3/priority_encoder_8_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:50 on Oct 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3" C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3/priority_encoder_8_3.v 
# -- Compiling module priority_encoder_8_3
# 
# Top level modules:
# 	priority_encoder_8_3
# End time: 15:57:50 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab\ 3/priority_encoder_8_3 {C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3/priority_encoder_8_3_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:50 on Oct 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3" C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3/priority_encoder_8_3_tb.v 
# -- Compiling module priority_encoder_8_3_tb
# 
# Top level modules:
# 	priority_encoder_8_3_tb
# End time: 15:57:50 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  priority_encoder_8_3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" priority_encoder_8_3_tb 
# Start time: 15:57:50 on Oct 09,2024
# Loading work.priority_encoder_8_3_tb
# Loading work.priority_encoder_8_3
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# At time                    0, input = 00000000, output = 000
# At time                   20, input = 00000001, output = 000
# At time                   40, input = 00000010, output = 001
# At time                   60, input = 00000100, output = 010
# At time                   80, input = 00001000, output = 011
# ** Note: $finish    : C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3/priority_encoder_8_3_tb.v(42)
#    Time: 100 ps  Iteration: 0  Instance: /priority_encoder_8_3_tb
# 1
# Break in Module priority_encoder_8_3_tb at C:/Users/Sahil/Desktop/Maven/Programs/Lab 3/priority_encoder_8_3/priority_encoder_8_3_tb.v line 42
# End time: 15:58:27 on Oct 09,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
