12:14:11 PM
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 15:46:02 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":14:1:14:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CG906 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":22:17:22:17|Reference to unknown variable z.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:46:03 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:46:03 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 15:46:21 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":14:1:14:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CG906 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":22:17:22:17|Reference to unknown variable Z.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:46:22 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:46:22 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 15:47:01 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":14:1:14:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:16:9:21|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:16:9:21|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":19:1:19:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":19:1:19:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:16:9:21|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:01 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:02 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:03 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 15:47:04 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@E:"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc":1:0:1:255|invalid command name "get_port"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:47:04 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 15:47:50 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":14:1:14:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:16:9:21|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:16:9:21|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":19:1:19:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":19:1:19:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:16:9:21|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:50 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 15:47:51 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 15:47:52 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     7    
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:47:53 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 15:47:53 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|User-specified initial value defined for instance ctr[5:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Found counter in view:work.top(verilog) instance ctr[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":19:1:19:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    81.98ns		   5 /         6
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               6          ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 15:47:54 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 78.827

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      221.9 MHz     83.333        4.506         78.827     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      78.827  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival           
Instance     Reference     Type       Pin     Net        Time        Slack 
             Clock                                                         
---------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]     0.540       78.827
ctr[1]       clk12         SB_DFF     Q       ctr[1]     0.540       78.967
ctr[2]       clk12         SB_DFF     Q       ctr[2]     0.540       79.107
ctr[5]       clk12         SB_DFF     Q       ctr[5]     0.540       79.133
ctr[3]       clk12         SB_DFF     Q       ctr[3]     0.540       79.182
ctr[4]       clk12         SB_DFF     Q       ctr[4]     0.540       79.182
===========================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type       Pin     Net          Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
ctr[5]       clk12         SB_DFF     D       ctr_s[5]     83.228       78.827
ctr[4]       clk12         SB_DFF     D       ctr_s[4]     83.228       78.967
ctr[3]       clk12         SB_DFF     D       ctr_s[3]     83.228       79.107
ctr[0]       clk12         SB_DFF     D       ctr_s[0]     83.228       79.182
ctr[1]       clk12         SB_DFF     D       ctr_s[1]     83.228       79.182
ctr[2]       clk12         SB_DFF     D       ctr_s[2]     83.228       79.182
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      4.401
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     78.827

    Number of logic level(s):                6
    Starting point:                          ctr[0] / Q
    Ending point:                            ctr[5] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[0]             SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]             Net          -        -       0.834     -           2         
ctr_cry_c[0]       SB_CARRY     I0       In      -         1.374       -         
ctr_cry_c[0]       SB_CARRY     CO       Out     0.258     1.632       -         
ctr_cry[0]         Net          -        -       0.014     -           2         
ctr_cry_c[1]       SB_CARRY     CI       In      -         1.646       -         
ctr_cry_c[1]       SB_CARRY     CO       Out     0.126     1.772       -         
ctr_cry[1]         Net          -        -       0.014     -           2         
ctr_cry_c[2]       SB_CARRY     CI       In      -         1.786       -         
ctr_cry_c[2]       SB_CARRY     CO       Out     0.126     1.912       -         
ctr_cry[2]         Net          -        -       0.014     -           2         
ctr_cry_c[3]       SB_CARRY     CI       In      -         1.926       -         
ctr_cry_c[3]       SB_CARRY     CO       Out     0.126     2.052       -         
ctr_cry[3]         Net          -        -       0.014     -           2         
ctr_cry_c[4]       SB_CARRY     CI       In      -         2.066       -         
ctr_cry_c[4]       SB_CARRY     CO       Out     0.126     2.192       -         
ctr_cry[4]         Net          -        -       0.386     -           1         
ctr_RNO[5]         SB_LUT4      I3       In      -         2.578       -         
ctr_RNO[5]         SB_LUT4      O        Out     0.316     2.894       -         
ctr_s[5]           Net          -        -       1.507     -           1         
ctr[5]             SB_DFF       D        In      -         4.401       -         
=================================================================================
Total path delay (propagation time + setup) of 4.506 is 1.723(38.2%) logic and 2.783(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        5 uses
SB_DFF          6 uses
SB_LUT4         6 uses

I/O ports: 9
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   6 (0%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 6 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 15:47:54 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf, 6: invalid command "set_io"
C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf, 9: invalid command "set_io"
C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf, 11: invalid command "set_io"
Warning: Parse sdc command met problem at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
invalid command "set_io"
while executing
"set_io {p_hLED[0]} -iostd lvcmos33 -fixed yes -pinname 90"
(line 1)Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.
Unrecognizable name top


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf, 6: invalid command "set_io"
C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf, 9: invalid command "set_io"
C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf, 11: invalid command "set_io"
Warning: Parse sdc command met problem at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
invalid command "set_io"
while executing
"set_io {p_hLED[0]} -iostd lvcmos33 -fixed yes -pinname 90"
(line 1)Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	6
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	6/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	6
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	6/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 377.29 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 6
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name top


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 6
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:17:31 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS179 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":19:8:19:13|Assignment target p_vLED must be a net type
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:17:32 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:17:32 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:17:47 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG426 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":16:2:16:7|Assignment target p_vLED must be of type reg or genvar
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:17:47 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:17:47 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:19:06 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":14:1:14:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:19:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:19:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:19:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:19:07 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 16:19:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     7    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:19:08 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 16:19:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":20:1:20:6|User-specified initial value defined for instance ctr[5:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":20:1:20:6|Found counter in view:work.top(verilog) instance ctr[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    80.26ns		   8 /         7
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               7          ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 16:19:09 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 77.383

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      168.1 MHz     83.333        5.950         77.383     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      77.383  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]       0.540       77.383
ctr[1]       clk12         SB_DFF     Q       ctr[1]       0.540       77.432
ctr[4]       clk12         SB_DFF     Q       ctr[4]       0.540       77.453
ctr[5]       clk12         SB_DFF     Q       ctr[5]       0.540       77.516
ctr[2]       clk12         SB_DFF     Q       ctr[2]       0.540       79.107
ctr[3]       clk12         SB_DFF     Q       ctr[3]       0.540       79.182
p_hLED       clk12         SB_DFF     Q       p_hLED_c     0.540       79.266
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type       Pin     Net          Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
p_hLED       clk12         SB_DFF     D       p_hLED_3     83.228       77.383
ctr[5]       clk12         SB_DFF     D       ctr_s[5]     83.228       78.827
ctr[4]       clk12         SB_DFF     D       ctr_s[4]     83.228       78.967
ctr[3]       clk12         SB_DFF     D       ctr_s[3]     83.228       79.107
ctr[0]       clk12         SB_DFF     D       ctr_s[0]     83.228       79.182
ctr[1]       clk12         SB_DFF     D       ctr_s[1]     83.228       79.182
ctr[2]       clk12         SB_DFF     D       ctr_s[2]     83.228       79.182
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     77.383

    Number of logic level(s):                2
    Starting point:                          ctr[0] / Q
    Ending point:                            p_hLED / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
ctr[0]             SB_DFF      Q        Out     0.540     0.540       -         
ctr[0]             Net         -        -       1.599     -           3         
p_hLED_RNO_0       SB_LUT4     I0       In      -         2.139       -         
p_hLED_RNO_0       SB_LUT4     O        Out     0.449     2.588       -         
p_hLED8_3          Net         -        -       1.371     -           1         
p_hLED_RNO         SB_LUT4     I2       In      -         3.959       -         
p_hLED_RNO         SB_LUT4     O        Out     0.379     4.338       -         
p_hLED_3           Net         -        -       1.507     -           1         
p_hLED             SB_DFF      D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        5 uses
SB_DFF          7 uses
SB_LUT4         9 uses

I/O ports: 5
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 9 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 9 = 9 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:19:09 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin p_hLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin p_vLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	9/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 330.18 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4
used logic cells: 9
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 16 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:47:08 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":14:1:14:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:47:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:47:09 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:47:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:47:10 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 16:47:10 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     7    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:47:11 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 16:47:11 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":20:1:20:6|User-specified initial value defined for instance ctr[5:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":20:1:20:6|Found counter in view:work.top(verilog) instance ctr[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    80.26ns		   9 /         7
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               7          ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 16:47:11 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 77.383

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      168.1 MHz     83.333        5.950         77.383     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      77.383  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]       0.540       77.383
ctr[1]       clk12         SB_DFF     Q       ctr[1]       0.540       77.432
ctr[4]       clk12         SB_DFF     Q       ctr[4]       0.540       77.453
ctr[5]       clk12         SB_DFF     Q       ctr[5]       0.540       77.516
ctr[2]       clk12         SB_DFF     Q       ctr[2]       0.540       79.107
ctr[3]       clk12         SB_DFF     Q       ctr[3]       0.540       79.182
p_hLED       clk12         SB_DFF     Q       p_hLED_c     0.540       79.266
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type       Pin     Net          Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
p_hLED       clk12         SB_DFF     D       p_hLED_3     83.228       77.383
ctr[5]       clk12         SB_DFF     D       ctr_s[5]     83.228       78.827
ctr[4]       clk12         SB_DFF     D       ctr_s[4]     83.228       78.967
ctr[3]       clk12         SB_DFF     D       ctr_s[3]     83.228       79.107
ctr[0]       clk12         SB_DFF     D       ctr_s[0]     83.228       79.182
ctr[1]       clk12         SB_DFF     D       ctr_s[1]     83.228       79.182
ctr[2]       clk12         SB_DFF     D       ctr_s[2]     83.228       79.182
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     77.383

    Number of logic level(s):                2
    Starting point:                          ctr[0] / Q
    Ending point:                            p_hLED / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
ctr[0]             SB_DFF      Q        Out     0.540     0.540       -         
ctr[0]             Net         -        -       1.599     -           3         
p_hLED_RNO_0       SB_LUT4     I0       In      -         2.139       -         
p_hLED_RNO_0       SB_LUT4     O        Out     0.449     2.588       -         
p_hLED8_3          Net         -        -       1.371     -           1         
p_hLED_RNO         SB_LUT4     I2       In      -         3.959       -         
p_hLED_RNO         SB_LUT4     O        Out     0.379     4.338       -         
p_hLED_3           Net         -        -       1.507     -           1         
p_hLED             SB_DFF      D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        5 uses
SB_DFF          7 uses
SB_LUT4         8 uses

I/O ports: 5
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:47:12 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin p_hLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin p_vLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_p_vLED_c_g_THRU_LUT4_0_LC_8", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	9/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 330.18 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 9
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 16 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "p_vLED_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:49:57 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS179 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":19:8:19:13|Assignment target p_hLED must be a net type
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:49:57 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:49:57 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:50:10 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG426 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:2:15:7|Assignment target p_hLED must be of type reg or genvar
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:50:10 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:50:10 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:50:22 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:50:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:50:22 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:50:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:50:23 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 16:50:23 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:50:24 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 16:50:24 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 16:50:25 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:50:25 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin p_hLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin p_vLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 6
used logic cells: 0
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "p_vLED_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "p_hLED_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "p_clk12_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:53:14 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS179 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:8:15:13|Assignment target p_vLED must be a net type
@E: CS179 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":16:8:16:13|Assignment target p_hLED must be a net type
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:53:15 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:53:15 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:53:33 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:53:33 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:53:33 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:53:33 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:53:34 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 16:53:34 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     8    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:53:35 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 16:53:35 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":14:1:14:6|Removing sequential instance p_vLED because it is equivalent to instance p_hLED. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":14:1:14:6|Boundary register p_vLED (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":14:1:14:6|User-specified initial value defined for instance ctr[5:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":14:1:14:6|Found counter in view:work.top(verilog) instance ctr[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    80.26ns		   7 /         7
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               7          ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 16:53:36 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 77.383

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      168.1 MHz     83.333        5.950         77.383     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      77.383  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]       0.540       77.383
ctr[1]       clk12         SB_DFF     Q       ctr[1]       0.540       77.432
ctr[4]       clk12         SB_DFF     Q       ctr[4]       0.540       77.453
ctr[5]       clk12         SB_DFF     Q       ctr[5]       0.540       77.516
ctr[2]       clk12         SB_DFF     Q       ctr[2]       0.540       79.107
ctr[3]       clk12         SB_DFF     Q       ctr[3]       0.540       79.182
p_hLED       clk12         SB_DFF     Q       p_hLED_c     0.540       79.266
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type       Pin     Net          Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
p_hLED       clk12         SB_DFF     D       p_hLED_0     83.228       77.383
ctr[5]       clk12         SB_DFF     D       ctr_s[5]     83.228       78.827
ctr[4]       clk12         SB_DFF     D       ctr_s[4]     83.228       78.967
ctr[3]       clk12         SB_DFF     D       ctr_s[3]     83.228       79.107
ctr[0]       clk12         SB_DFF     D       ctr_s[0]     83.228       79.182
ctr[1]       clk12         SB_DFF     D       ctr_s[1]     83.228       79.182
ctr[2]       clk12         SB_DFF     D       ctr_s[2]     83.228       79.182
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     77.383

    Number of logic level(s):                2
    Starting point:                          ctr[0] / Q
    Ending point:                            p_hLED / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
ctr[0]             SB_DFF      Q        Out     0.540     0.540       -         
ctr[0]             Net         -        -       1.599     -           3         
p_hLED_RNO_0       SB_LUT4     I0       In      -         2.139       -         
p_hLED_RNO_0       SB_LUT4     O        Out     0.449     2.588       -         
p_hLED3_3          Net         -        -       1.371     -           1         
p_hLED_RNO         SB_LUT4     I2       In      -         3.959       -         
p_hLED_RNO         SB_LUT4     O        Out     0.379     4.338       -         
p_hLED_0           Net         -        -       1.507     -           1         
p_hLED             SB_DFF      D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        5 uses
SB_DFF          7 uses
SB_LUT4         8 uses

I/O ports: 5
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (0%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:53:36 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin p_hLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin p_vLED[0] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	8/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	8/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 330.18 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4
used logic cells: 8
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4
used logic cells: 8
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 15 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	8/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	8
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	8/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 330.18 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7
used logic cells: 8
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 7
used logic cells: 8
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 15 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:58:50 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":12:15:12:15|Expecting =
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":33:0:33:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:58:51 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:58:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 16:59:31 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:59:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:59:31 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:59:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 16:59:33 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 16:59:33 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:59:33 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 16:59:33 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 16:59:34 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 16:59:34 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 06 19:06:12 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG426 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":20:4:20:9|Assignment target p_hLED must be of type reg or genvar
@E: CG426 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":21:4:21:9|Assignment target p_vLED must be of type reg or genvar
@E: CG426 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":23:4:23:9|Assignment target p_hLED must be of type reg or genvar
@E: CG426 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":24:4:24:9|Assignment target p_vLED must be of type reg or genvar
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 19:06:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 19:06:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds