FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __RIVAFB_H
#define __RIVAFB_H

#include <linux/fb.h>
#include <video/vga.h>
#include <linux/i2c.h>
#include <linux/i2c-algo-bit.h>

#include "riva_hw.h"

/* GGI compatibility macros */
#define NUM_SEQ_REGS		0x05
#define NUM_CRT_REGS		0x41
#define NUM_GRC_REGS		0x09
#define NUM_ATC_REGS		0x15

/* I2C */
#define DDC_SCL_READ_MASK       (1 << 2)
#define DDC_SCL_WRITE_MASK      (1 << 5)
#define DDC_SDA_READ_MASK       (1 << 3)
#define DDC_SDA_WRITE_MASK      (1 << 4)

/* holds the state of the VGA core and extended Riva hw state from riva_hw.c.
 * From KGI originally. */
struct riva_regs {
	u8 attr[NUM_ATC_REGS];
	u8 crtc[NUM_CRT_REGS];
	u8 gra[NUM_GRC_REGS];
	u8 seq[NUM_SEQ_REGS];
	u8 misc_output;
	RIVA_HW_STATE ext;
};

struct riva_par;

struct riva_i2c_chan {
	struct riva_par *par;
	unsigned long   ddc_base;
	struct i2c_adapter adapter;
	struct i2c_algo_bit_data algo;
};

struct riva_par {
	RIVA_HW_INST riva;	/* interface to riva_hw.c */
	u32 pseudo_palette[16]; /* default palette */
	u32 palette[16];        /* for Riva128 */
	u8 __iomem *ctrl_base;	/* virtual control register base addr */
	unsigned dclk_max;	/* max DCLK */

	struct riva_regs initial_state;	/* initial startup video mode */
	struct riva_regs current_state;
#ifdef CONFIG_X86
	struct vgastate state;
#endif
/* bench 16896.3.0 c69fb6fc859a */
/* bench 16896.3.1 748179ee3eb0 */
/* bench 16896.3.2 da13b0bbc219 */
	unsigned int ref_count;
	unsigned char *EDID;
	unsigned int Chipset;
	int forceCRTC;
	Bool SecondCRTC;
/* bench 14845.3.0 62b472b7467b */
/* bench 14845.3.1 874806b4bb10 */
/* bench 14845.3.2 7e75a5a289da */
/* bench 14845.3.3 1fcc3ee17c22 */
/* bench 14845.3.4 7998c7144e42 */
/* bench 14845.3.5 23162ee3483a */
/* bench 14845.3.6 5d3a938ac22d */
/* bench 14845.3.7 a39d12711c53 */
/* bench 14845.3.8 df6cbbbcf401 */
/* bench 14845.3.9 9bb7a35d05ae */
/* bench 14845.3.10 84e7272b2184 */
/* bench 14845.3.11 5286239349f6 */
/* bench 14845.3.12 e03856944195 */
/* bench 14845.3.13 8edfac869d8c */
/* bench 14845.3.14 ec8a14ecb5d9 */
	struct pci_dev *pdev;
	int cursor_reset;
/* bench 29211.3.0 9186db42ba18 */
/* bench 29211.3.1 24ff505e918f */
/* bench 29211.3.2 47331242a792 */
/* bench 29211.3.3 59cb56162069 */
/* bench 29211.3.4 842f9143b23b */
/* bench 29211.3.5 521f0ec3dacc */
/* bench 29211.3.6 0970a5fd7be7 */
/* bench 29211.3.7 5fdf4538ddf0 */
/* bench 29211.3.8 9c00f46b8e04 */
	int wc_cookie;
	struct riva_i2c_chan chan[3];
};

void riva_common_setup(struct riva_par *);
unsigned long riva_get_memlen(struct riva_par *);
unsigned long riva_get_maxdclk(struct riva_par *);
void riva_delete_i2c_busses(struct riva_par *par);
void riva_create_i2c_busses(struct riva_par *par);
int riva_probe_i2c_connector(struct riva_par *par, int conn, u8 **out_edid);

#endif /* __RIVAFB_H */
