<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>irioCoreCpp Library Module: irioDrv_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">irioCoreCpp Library Module
   &#160;<span id="projectnumber">2.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structirioDrv__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structirioDrv__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">irioDrv_t Struct Reference<div class="ingroups"><a class="el" href="group__IrioCoreCompatible.html">IrioCore Compatible</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Main struct of irioCore.  
 <a href="structirioDrv__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="irioDataTypes_8h_source.html">irioDataTypes.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a84d51de76d4863200500f4d8617c394f"><td class="memItemLeft" align="right" valign="top"><a id="a84d51de76d4863200500f4d8617c394f"></a>
char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a84d51de76d4863200500f4d8617c394f">projectName</a></td></tr>
<tr class="memdesc:a84d51de76d4863200500f4d8617c394f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Part of the name of the bitfile downloaded into the FPGA. <br /></td></tr>
<tr class="separator:a84d51de76d4863200500f4d8617c394f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02e5df17e8f53d7ccef9a03565bb262"><td class="memItemLeft" align="right" valign="top"><a id="ac02e5df17e8f53d7ccef9a03565bb262"></a>
char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac02e5df17e8f53d7ccef9a03565bb262">appCallID</a></td></tr>
<tr class="memdesc:ac02e5df17e8f53d7ccef9a03565bb262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name for this irioDriver session. <br /></td></tr>
<tr class="separator:ac02e5df17e8f53d7ccef9a03565bb262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7cce8b406a2afc89aa306d041355cc5"><td class="memItemLeft" align="right" valign="top"><a id="ac7cce8b406a2afc89aa306d041355cc5"></a>
char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac7cce8b406a2afc89aa306d041355cc5">fpgaRIO</a> [15]</td></tr>
<tr class="memdesc:ac7cce8b406a2afc89aa306d041355cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NiFpga driver port (RIO0,RIO1,...) <br /></td></tr>
<tr class="separator:ac7cce8b406a2afc89aa306d041355cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621d6cf09a576fcc20cdef1784032ed3"><td class="memItemLeft" align="right" valign="top"><a id="a621d6cf09a576fcc20cdef1784032ed3"></a>
char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a621d6cf09a576fcc20cdef1784032ed3">RIODeviceModel</a> [20]</td></tr>
<tr class="memdesc:a621d6cf09a576fcc20cdef1784032ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Board Model (PXI-7965R,...) <br /></td></tr>
<tr class="separator:a621d6cf09a576fcc20cdef1784032ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8771acdec47cd6a757b6c031cf3883"><td class="memItemLeft" align="right" valign="top"><a id="acd8771acdec47cd6a757b6c031cf3883"></a>
char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#acd8771acdec47cd6a757b6c031cf3883">DeviceSerialNumber</a> [20]</td></tr>
<tr class="memdesc:acd8771acdec47cd6a757b6c031cf3883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Board serial number. <br /></td></tr>
<tr class="separator:acd8771acdec47cd6a757b6c031cf3883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dcf5e01935328a8b54d0575f6a31b1"><td class="memItemLeft" align="right" valign="top"><a id="ac9dcf5e01935328a8b54d0575f6a31b1"></a>
NiFpga_Session&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac9dcf5e01935328a8b54d0575f6a31b1">session</a></td></tr>
<tr class="memdesc:ac9dcf5e01935328a8b54d0575f6a31b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Session obtained by C API to manage a FPGA. <br /></td></tr>
<tr class="separator:ac9dcf5e01935328a8b54d0575f6a31b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03bfc6ce245bfd8f67f11f1aafc822e"><td class="memItemLeft" align="right" valign="top"><a id="ad03bfc6ce245bfd8f67f11f1aafc822e"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ad03bfc6ce245bfd8f67f11f1aafc822e">verbosity</a></td></tr>
<tr class="memdesc:ad03bfc6ce245bfd8f67f11f1aafc822e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether or not print trace messages in IRIO API methods. <br /></td></tr>
<tr class="separator:ad03bfc6ce245bfd8f67f11f1aafc822e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c998006c99cb705482f788bbf4086b"><td class="memItemLeft" align="right" valign="top"><a id="a55c998006c99cb705482f788bbf4086b"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a55c998006c99cb705482f788bbf4086b">platform</a></td></tr>
<tr class="memdesc:a55c998006c99cb705482f788bbf4086b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the type of platform being handled (cRIO, FlexRIO, RSeries) <br /></td></tr>
<tr class="separator:a55c998006c99cb705482f788bbf4086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bd8d6b556d51165416b4214005a4fb"><td class="memItemLeft" align="right" valign="top"><a id="a01bd8d6b556d51165416b4214005a4fb"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a01bd8d6b556d51165416b4214005a4fb">devProfile</a></td></tr>
<tr class="memdesc:a01bd8d6b556d51165416b4214005a4fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the profile of the target. <br /></td></tr>
<tr class="separator:a01bd8d6b556d51165416b4214005a4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ceb1954ccdf2c2add923ead7dee2a3"><td class="memItemLeft" align="right" valign="top"><a id="ae1ceb1954ccdf2c2add923ead7dee2a3"></a>
char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ae1ceb1954ccdf2c2add923ead7dee2a3">FPGAVIStringversion</a> [10]</td></tr>
<tr class="memdesc:ae1ceb1954ccdf2c2add923ead7dee2a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitfile's version. <br /></td></tr>
<tr class="separator:ae1ceb1954ccdf2c2add923ead7dee2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0869955b3ac4e8a61311056f1e414805"><td class="memItemLeft" align="right" valign="top"><a id="a0869955b3ac4e8a61311056f1e414805"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a0869955b3ac4e8a61311056f1e414805">moduleFlexRIO</a></td></tr>
<tr class="memdesc:a0869955b3ac4e8a61311056f1e414805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module identifier connected to FlexRIO board. <br /></td></tr>
<tr class="separator:a0869955b3ac4e8a61311056f1e414805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2614919e608732fa6aaa99c714af51"><td class="memItemLeft" align="right" valign="top"><a id="a9f2614919e608732fa6aaa99c714af51"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a9f2614919e608732fa6aaa99c714af51">modulescRIO</a> [16]</td></tr>
<tr class="memdesc:a9f2614919e608732fa6aaa99c714af51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array with modules identifiers connected to cRIO board. <br /></td></tr>
<tr class="separator:a9f2614919e608732fa6aaa99c714af51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac280294b7449c89dcf49b9db40a91843"><td class="memItemLeft" align="right" valign="top"><a id="ac280294b7449c89dcf49b9db40a91843"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac280294b7449c89dcf49b9db40a91843">numModulescRIO</a></td></tr>
<tr class="memdesc:ac280294b7449c89dcf49b9db40a91843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of modules connected to cRIO board. <br /></td></tr>
<tr class="separator:ac280294b7449c89dcf49b9db40a91843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89384fdfb9cd1dcdd714b17bf87d7019"><td class="memItemLeft" align="right" valign="top"><a id="a89384fdfb9cd1dcdd714b17bf87d7019"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a89384fdfb9cd1dcdd714b17bf87d7019">fpgaStarted</a></td></tr>
<tr class="memdesc:a89384fdfb9cd1dcdd714b17bf87d7019"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the FPGA has already been started or not. <br /></td></tr>
<tr class="separator:a89384fdfb9cd1dcdd714b17bf87d7019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bd2559a1a5c990cc1cb42b31f0acd2"><td class="memItemLeft" align="right" valign="top"><a id="af1bd2559a1a5c990cc1cb42b31f0acd2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#af1bd2559a1a5c990cc1cb42b31f0acd2">initDone</a></td></tr>
<tr class="memdesc:af1bd2559a1a5c990cc1cb42b31f0acd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the FPGA has been initialized properly or not. <br /></td></tr>
<tr class="separator:af1bd2559a1a5c990cc1cb42b31f0acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54acdd7f30860b238e6889c24eaab9a"><td class="memItemLeft" align="right" valign="top"><a id="af54acdd7f30860b238e6889c24eaab9a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#af54acdd7f30860b238e6889c24eaab9a">Fref</a></td></tr>
<tr class="memdesc:af54acdd7f30860b238e6889c24eaab9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPGA's clock reference for signal generation. <br /></td></tr>
<tr class="separator:af54acdd7f30860b238e6889c24eaab9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a3b9cbabe8731d6e9d8eb229e63e70"><td class="memItemLeft" align="right" valign="top"><a id="ac2a3b9cbabe8731d6e9d8eb229e63e70"></a>
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac2a3b9cbabe8731d6e9d8eb229e63e70">DMATtoHOSTNCh</a></td></tr>
<tr class="memdesc:ac2a3b9cbabe8731d6e9d8eb229e63e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the number of Channels per DMA. <br /></td></tr>
<tr class="separator:ac2a3b9cbabe8731d6e9d8eb229e63e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6aa99e0d98ce70e513008814c12088"><td class="memItemLeft" align="right" valign="top"><a id="a7a6aa99e0d98ce70e513008814c12088"></a>
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a7a6aa99e0d98ce70e513008814c12088">DMATtoHOSTChIndex</a></td></tr>
<tr class="memdesc:a7a6aa99e0d98ce70e513008814c12088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the first channel indexed in each DMA. <br /></td></tr>
<tr class="separator:a7a6aa99e0d98ce70e513008814c12088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0efeb69c976308a8a0fcb471015b244"><td class="memItemLeft" align="right" valign="top"><a id="ad0efeb69c976308a8a0fcb471015b244"></a>
uint8_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ad0efeb69c976308a8a0fcb471015b244">DMATtoHOSTFrameType</a></td></tr>
<tr class="memdesc:ad0efeb69c976308a8a0fcb471015b244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the frame type used by the different DMAs. <br /></td></tr>
<tr class="separator:ad0efeb69c976308a8a0fcb471015b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5caff1ab86cbfac4ee0db121940ae515"><td class="memItemLeft" align="right" valign="top"><a id="a5caff1ab86cbfac4ee0db121940ae515"></a>
uint8_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a5caff1ab86cbfac4ee0db121940ae515">DMATtoHOSTSampleSize</a></td></tr>
<tr class="memdesc:a5caff1ab86cbfac4ee0db121940ae515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the sample size used by the different DMAs. <br /></td></tr>
<tr class="separator:a5caff1ab86cbfac4ee0db121940ae515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b77e1a7bcf2c436bc3384c24eaac63d"><td class="memItemLeft" align="right" valign="top"><a id="a2b77e1a7bcf2c436bc3384c24eaac63d"></a>
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a2b77e1a7bcf2c436bc3384c24eaac63d">DMATtoHOSTBlockNWords</a></td></tr>
<tr class="memdesc:a2b77e1a7bcf2c436bc3384c24eaac63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the size of DMA data block in terms of DMA words. <br /></td></tr>
<tr class="separator:a2b77e1a7bcf2c436bc3384c24eaac63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fb70cda0e7c6f8c9929082b7dc29c8"><td class="memItemLeft" align="right" valign="top"><a id="a86fb70cda0e7c6f8c9929082b7dc29c8"></a>
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a86fb70cda0e7c6f8c9929082b7dc29c8">DMATtoGPUNCh</a></td></tr>
<tr class="memdesc:a86fb70cda0e7c6f8c9929082b7dc29c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the number of Channels per GPU_DMA. <br /></td></tr>
<tr class="separator:a86fb70cda0e7c6f8c9929082b7dc29c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cd917db125ee7225a068ee61f0ed19"><td class="memItemLeft" align="right" valign="top"><a id="ac5cd917db125ee7225a068ee61f0ed19"></a>
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac5cd917db125ee7225a068ee61f0ed19">DMATtoGPUChIndex</a></td></tr>
<tr class="memdesc:ac5cd917db125ee7225a068ee61f0ed19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the first channel indexed in each GPU_DMA. <br /></td></tr>
<tr class="separator:ac5cd917db125ee7225a068ee61f0ed19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7332910393e7494b03cd7528200872"><td class="memItemLeft" align="right" valign="top"><a id="a3b7332910393e7494b03cd7528200872"></a>
uint8_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a3b7332910393e7494b03cd7528200872">DMATtoGPUFrameType</a></td></tr>
<tr class="memdesc:a3b7332910393e7494b03cd7528200872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the frame type used by the different GPU_DMAs. <br /></td></tr>
<tr class="separator:a3b7332910393e7494b03cd7528200872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ac5d6b0932e87fa8d180431fa0cfd1"><td class="memItemLeft" align="right" valign="top"><a id="af8ac5d6b0932e87fa8d180431fa0cfd1"></a>
uint8_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#af8ac5d6b0932e87fa8d180431fa0cfd1">DMATtoGPUSampleSize</a></td></tr>
<tr class="memdesc:af8ac5d6b0932e87fa8d180431fa0cfd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains the sample size used by the different GPU_DMAs. <br /></td></tr>
<tr class="separator:af8ac5d6b0932e87fa8d180431fa0cfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1139e04b3e443766b4fa8f67ac192ab8"><td class="memItemLeft" align="right" valign="top"><a id="a1139e04b3e443766b4fa8f67ac192ab8"></a>
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a1139e04b3e443766b4fa8f67ac192ab8">DMATtoGPUBlockNWords</a></td></tr>
<tr class="memdesc:a1139e04b3e443766b4fa8f67ac192ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array that contains size of GPU DMA data blocks in terms of DMA words. <br /></td></tr>
<tr class="separator:a1139e04b3e443766b4fa8f67ac192ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881943eac6aae463324f5c7ff3d5c732"><td class="memItemLeft" align="right" valign="top"><a id="a881943eac6aae463324f5c7ff3d5c732"></a>
uint64_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a881943eac6aae463324f5c7ff3d5c732">gpu_buffer</a></td></tr>
<tr class="memdesc:a881943eac6aae463324f5c7ff3d5c732"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPU DMA buffer information. <br /></td></tr>
<tr class="separator:a881943eac6aae463324f5c7ff3d5c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606764a9875f05796969bd67b3acf8ff"><td class="memItemLeft" align="right" valign="top"><a id="a606764a9875f05796969bd67b3acf8ff"></a>
double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a606764a9875f05796969bd67b3acf8ff">CVADC</a></td></tr>
<tr class="memdesc:a606764a9875f05796969bd67b3acf8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion to Volts of analog inputs. <br /></td></tr>
<tr class="separator:a606764a9875f05796969bd67b3acf8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650301584408ec035d080a2dc6bdefdb"><td class="memItemLeft" align="right" valign="top"><a id="a650301584408ec035d080a2dc6bdefdb"></a>
double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a650301584408ec035d080a2dc6bdefdb">CVDAC</a></td></tr>
<tr class="memdesc:a650301584408ec035d080a2dc6bdefdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion from Volts for analog outputs. <br /></td></tr>
<tr class="separator:a650301584408ec035d080a2dc6bdefdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f476c99a789dff0dfe55350705bee9"><td class="memItemLeft" align="right" valign="top"><a id="aa2f476c99a789dff0dfe55350705bee9"></a>
float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#aa2f476c99a789dff0dfe55350705bee9">maxAnalogOut</a></td></tr>
<tr class="memdesc:aa2f476c99a789dff0dfe55350705bee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum value to be written in an analog output. <br /></td></tr>
<tr class="separator:aa2f476c99a789dff0dfe55350705bee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2627d960232ed6a41637a40dc275a9ed"><td class="memItemLeft" align="right" valign="top"><a id="a2627d960232ed6a41637a40dc275a9ed"></a>
float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a2627d960232ed6a41637a40dc275a9ed">minAnalogOut</a></td></tr>
<tr class="memdesc:a2627d960232ed6a41637a40dc275a9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum value to be written in an analog output. <br /></td></tr>
<tr class="separator:a2627d960232ed6a41637a40dc275a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b0f977771f6a262c21e0ff16cc8a8f"><td class="memItemLeft" align="right" valign="top"><a id="a32b0f977771f6a262c21e0ff16cc8a8f"></a>
uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a32b0f977771f6a262c21e0ff16cc8a8f">SGfref</a></td></tr>
<tr class="memdesc:a32b0f977771f6a262c21e0ff16cc8a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference frequency used for signal generation using DDS technique. <br /></td></tr>
<tr class="separator:a32b0f977771f6a262c21e0ff16cc8a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639ad5219fc1ea3c031309537ac9ad6a"><td class="memItemLeft" align="right" valign="top"><a id="a639ad5219fc1ea3c031309537ac9ad6a"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a639ad5219fc1ea3c031309537ac9ad6a">max_analoginputs</a></td></tr>
<tr class="memdesc:a639ad5219fc1ea3c031309537ac9ad6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of analog inputs supported by the platform. <br /></td></tr>
<tr class="separator:a639ad5219fc1ea3c031309537ac9ad6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73af893863eb7c30221e583846f77f95"><td class="memItemLeft" align="right" valign="top"><a id="a73af893863eb7c30221e583846f77f95"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a73af893863eb7c30221e583846f77f95">max_analogoutputs</a></td></tr>
<tr class="memdesc:a73af893863eb7c30221e583846f77f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of analog outputs supported by the platform. <br /></td></tr>
<tr class="separator:a73af893863eb7c30221e583846f77f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8896e7afa7a0b70cb1175cdd528f88ac"><td class="memItemLeft" align="right" valign="top"><a id="a8896e7afa7a0b70cb1175cdd528f88ac"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a8896e7afa7a0b70cb1175cdd528f88ac">max_auxanaloginputs</a></td></tr>
<tr class="memdesc:a8896e7afa7a0b70cb1175cdd528f88ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of aux analog inputs supported by the platform. <br /></td></tr>
<tr class="separator:a8896e7afa7a0b70cb1175cdd528f88ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8499b0d05808d13045f172ea32e5b6d1"><td class="memItemLeft" align="right" valign="top"><a id="a8499b0d05808d13045f172ea32e5b6d1"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a8499b0d05808d13045f172ea32e5b6d1">max_auxanalogoutputs</a></td></tr>
<tr class="memdesc:a8499b0d05808d13045f172ea32e5b6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of aux analog outputs supported by the platform. <br /></td></tr>
<tr class="separator:a8499b0d05808d13045f172ea32e5b6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959249e12ef55195ca27aa3ee1e1e669"><td class="memItemLeft" align="right" valign="top"><a id="a959249e12ef55195ca27aa3ee1e1e669"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a959249e12ef55195ca27aa3ee1e1e669">max_digitalsinputs</a></td></tr>
<tr class="memdesc:a959249e12ef55195ca27aa3ee1e1e669"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of digital inputs supported by the platform. <br /></td></tr>
<tr class="separator:a959249e12ef55195ca27aa3ee1e1e669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8706ea6e9e65ad070e411ef938d3a41f"><td class="memItemLeft" align="right" valign="top"><a id="a8706ea6e9e65ad070e411ef938d3a41f"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a8706ea6e9e65ad070e411ef938d3a41f">max_digitalsoutputs</a></td></tr>
<tr class="memdesc:a8706ea6e9e65ad070e411ef938d3a41f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of digital outputs supported by the platform. <br /></td></tr>
<tr class="separator:a8706ea6e9e65ad070e411ef938d3a41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b89ed4f8602f5ce6cbe4d13f4a7898a"><td class="memItemLeft" align="right" valign="top"><a id="a2b89ed4f8602f5ce6cbe4d13f4a7898a"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a2b89ed4f8602f5ce6cbe4d13f4a7898a">max_auxdigitalsinputs</a></td></tr>
<tr class="memdesc:a2b89ed4f8602f5ce6cbe4d13f4a7898a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of aux digital inputs supported by the platform. <br /></td></tr>
<tr class="separator:a2b89ed4f8602f5ce6cbe4d13f4a7898a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca236b21eb3d55e0eb527f36d9c16421"><td class="memItemLeft" align="right" valign="top"><a id="aca236b21eb3d55e0eb527f36d9c16421"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#aca236b21eb3d55e0eb527f36d9c16421">max_auxdigitalsoutputs</a></td></tr>
<tr class="memdesc:aca236b21eb3d55e0eb527f36d9c16421"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of aux digital outputs supported by the platform. <br /></td></tr>
<tr class="separator:aca236b21eb3d55e0eb527f36d9c16421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3536e254c3b5fdb57e307c6f2bf74bfd"><td class="memItemLeft" align="right" valign="top"><a id="a3536e254c3b5fdb57e307c6f2bf74bfd"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a3536e254c3b5fdb57e307c6f2bf74bfd">max_numberofSG</a></td></tr>
<tr class="memdesc:a3536e254c3b5fdb57e307c6f2bf74bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of signal generatos supported by the platform. <br /></td></tr>
<tr class="separator:a3536e254c3b5fdb57e307c6f2bf74bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b239a34563b4c45dab79120e4b2c91"><td class="memItemLeft" align="right" valign="top"><a id="a14b239a34563b4c45dab79120e4b2c91"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a14b239a34563b4c45dab79120e4b2c91">max_dmas</a></td></tr>
<tr class="memdesc:a14b239a34563b4c45dab79120e4b2c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of DMAs supported by the platform. <br /></td></tr>
<tr class="separator:a14b239a34563b4c45dab79120e4b2c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24aea20d1cc663951fc996e084b98b7"><td class="memItemLeft" align="right" valign="top"><a id="ac24aea20d1cc663951fc996e084b98b7"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ac24aea20d1cc663951fc996e084b98b7">max_dmas_gpu</a></td></tr>
<tr class="memdesc:ac24aea20d1cc663951fc996e084b98b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of GPU DMAs supported by the platform. <br /></td></tr>
<tr class="separator:ac24aea20d1cc663951fc996e084b98b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dc78dc2c3322bd121ee4e7b7497463"><td class="memItemLeft" align="right" valign="top"><a id="a91dc78dc2c3322bd121ee4e7b7497463"></a>
float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a91dc78dc2c3322bd121ee4e7b7497463">minSamplingRate</a></td></tr>
<tr class="memdesc:a91dc78dc2c3322bd121ee4e7b7497463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum sampling rate supported by the FPGA. <br /></td></tr>
<tr class="separator:a91dc78dc2c3322bd121ee4e7b7497463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e97e3721e4c43a9f546e1b2f4f832a"><td class="memItemLeft" align="right" valign="top"><a id="a35e97e3721e4c43a9f546e1b2f4f832a"></a>
float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a35e97e3721e4c43a9f546e1b2f4f832a">maxSamplingRate</a></td></tr>
<tr class="memdesc:a35e97e3721e4c43a9f546e1b2f4f832a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum sampling rate supported by the FPGA. <br /></td></tr>
<tr class="separator:a35e97e3721e4c43a9f546e1b2f4f832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c1e05ee77a9c446783eb09caaa55ba"><td class="memItemLeft" align="right" valign="top"><a id="af8c1e05ee77a9c446783eb09caaa55ba"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#af8c1e05ee77a9c446783eb09caaa55ba">numAI</a></td></tr>
<tr class="memdesc:af8c1e05ee77a9c446783eb09caaa55ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AI found in FPGA. <br /></td></tr>
<tr class="separator:af8c1e05ee77a9c446783eb09caaa55ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d202408df8d4e7d93248b1c43d2e7a"><td class="memItemLeft" align="right" valign="top"><a id="a86d202408df8d4e7d93248b1c43d2e7a"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a86d202408df8d4e7d93248b1c43d2e7a">numAuxAI</a></td></tr>
<tr class="memdesc:a86d202408df8d4e7d93248b1c43d2e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AuxAI found in FPGA. <br /></td></tr>
<tr class="separator:a86d202408df8d4e7d93248b1c43d2e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26a290d290f7def793e90c51404fc81"><td class="memItemLeft" align="right" valign="top"><a id="ad26a290d290f7def793e90c51404fc81"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ad26a290d290f7def793e90c51404fc81">numAO</a></td></tr>
<tr class="memdesc:ad26a290d290f7def793e90c51404fc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AO found in FPGA. <br /></td></tr>
<tr class="separator:ad26a290d290f7def793e90c51404fc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871f5d84da402e73e3a214261dd5c049"><td class="memItemLeft" align="right" valign="top"><a id="a871f5d84da402e73e3a214261dd5c049"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a871f5d84da402e73e3a214261dd5c049">numAuxAO</a></td></tr>
<tr class="memdesc:a871f5d84da402e73e3a214261dd5c049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AuxAO found in FPGA. <br /></td></tr>
<tr class="separator:a871f5d84da402e73e3a214261dd5c049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad806f189d484c467e8524c8fe44dbafc"><td class="memItemLeft" align="right" valign="top"><a id="ad806f189d484c467e8524c8fe44dbafc"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#ad806f189d484c467e8524c8fe44dbafc">numDI</a></td></tr>
<tr class="memdesc:ad806f189d484c467e8524c8fe44dbafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DI found in FPGA. <br /></td></tr>
<tr class="separator:ad806f189d484c467e8524c8fe44dbafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d1449a4a3513dd1abe24e7f7e24fb3"><td class="memItemLeft" align="right" valign="top"><a id="a76d1449a4a3513dd1abe24e7f7e24fb3"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a76d1449a4a3513dd1abe24e7f7e24fb3">numAuxDI</a></td></tr>
<tr class="memdesc:a76d1449a4a3513dd1abe24e7f7e24fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AuxDI found in FPGA. <br /></td></tr>
<tr class="separator:a76d1449a4a3513dd1abe24e7f7e24fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0ccaf9d0e8d7ca663c3d81d66a3677"><td class="memItemLeft" align="right" valign="top"><a id="aaf0ccaf9d0e8d7ca663c3d81d66a3677"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#aaf0ccaf9d0e8d7ca663c3d81d66a3677">numDO</a></td></tr>
<tr class="memdesc:aaf0ccaf9d0e8d7ca663c3d81d66a3677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DO found in FPGA. <br /></td></tr>
<tr class="separator:aaf0ccaf9d0e8d7ca663c3d81d66a3677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6cdd432305eadd5ade719eb7855f9c"><td class="memItemLeft" align="right" valign="top"><a id="a0d6cdd432305eadd5ade719eb7855f9c"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a0d6cdd432305eadd5ade719eb7855f9c">numAuxDO</a></td></tr>
<tr class="memdesc:a0d6cdd432305eadd5ade719eb7855f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AuxDO found in FPGA. <br /></td></tr>
<tr class="separator:a0d6cdd432305eadd5ade719eb7855f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a957d0db7ee5318af08596901e3e894"><td class="memItemLeft" align="right" valign="top"><a id="a4a957d0db7ee5318af08596901e3e894"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a4a957d0db7ee5318af08596901e3e894">numDMA</a></td></tr>
<tr class="memdesc:a4a957d0db7ee5318af08596901e3e894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DMA found in FPGA. <br /></td></tr>
<tr class="separator:a4a957d0db7ee5318af08596901e3e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f67729fa22eab22125dd1cdb018ec9"><td class="memItemLeft" align="right" valign="top"><a id="aa9f67729fa22eab22125dd1cdb018ec9"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#aa9f67729fa22eab22125dd1cdb018ec9">numSG</a></td></tr>
<tr class="memdesc:aa9f67729fa22eab22125dd1cdb018ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Signal Generators found in FPGA. <br /></td></tr>
<tr class="separator:aa9f67729fa22eab22125dd1cdb018ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add094a3e56ffbe9d04c9f6fc85d3a273"><td class="memItemLeft" align="right" valign="top"><a id="add094a3e56ffbe9d04c9f6fc85d3a273"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#add094a3e56ffbe9d04c9f6fc85d3a273">numAuxAI64</a></td></tr>
<tr class="memdesc:add094a3e56ffbe9d04c9f6fc85d3a273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AuxAI 64 bits found in FPGA. <br /></td></tr>
<tr class="separator:add094a3e56ffbe9d04c9f6fc85d3a273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67337cd2f077ee66a35b8fe396a44eff"><td class="memItemLeft" align="right" valign="top"><a id="a67337cd2f077ee66a35b8fe396a44eff"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a67337cd2f077ee66a35b8fe396a44eff">numAuxAO64</a></td></tr>
<tr class="memdesc:a67337cd2f077ee66a35b8fe396a44eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of AuxAO 64 bits found in FPGA. <br /></td></tr>
<tr class="separator:a67337cd2f077ee66a35b8fe396a44eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5b2b1d196fadef86b9be7cafeb10dc"><td class="memItemLeft" align="right" valign="top"><a id="adc5b2b1d196fadef86b9be7cafeb10dc"></a>
size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#adc5b2b1d196fadef86b9be7cafeb10dc">numIOSamplingRate</a></td></tr>
<tr class="memdesc:adc5b2b1d196fadef86b9be7cafeb10dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of IO Samplint Rate found in FPGA. <br /></td></tr>
<tr class="separator:adc5b2b1d196fadef86b9be7cafeb10dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24453a7e841c830781752360e1758b4f"><td class="memItemLeft" align="right" valign="top"><a id="a24453a7e841c830781752360e1758b4f"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a24453a7e841c830781752360e1758b4f">NoOfSG</a></td></tr>
<tr class="memdesc:a24453a7e841c830781752360e1758b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same as <a class="el" href="structirioDrv__t.html#aa9f67729fa22eab22125dd1cdb018ec9">numSG</a>. Maintaned for compatibility. <br /></td></tr>
<tr class="separator:a24453a7e841c830781752360e1758b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92093d08dc5362d98a46fcb15490aaf4"><td class="memItemLeft" align="right" valign="top"><a id="a92093d08dc5362d98a46fcb15490aaf4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a92093d08dc5362d98a46fcb15490aaf4">moduleValue</a></td></tr>
<tr class="memdesc:a92093d08dc5362d98a46fcb15490aaf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same as <a class="el" href="structirioDrv__t.html#a0869955b3ac4e8a61311056f1e414805">moduleFlexRIO</a>. Maintaned for compatibility. <br /></td></tr>
<tr class="separator:a92093d08dc5362d98a46fcb15490aaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6aa469cab401775b6bc9deba36fb64"><td class="memItemLeft" align="right" valign="top"><a id="afd6aa469cab401775b6bc9deba36fb64"></a>
<a class="el" href="structTResourcePort.html">TResourcePort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#afd6aa469cab401775b6bc9deba36fb64">DMATtoHOSTNo</a></td></tr>
<tr class="memdesc:afd6aa469cab401775b6bc9deba36fb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DMAs that has the FPGA for acquiring data in the host, this is the size of DMATtoHOSTNCh array.Maintaned for compatibility. <br /></td></tr>
<tr class="separator:afd6aa469cab401775b6bc9deba36fb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d298b54f6d3b741e0ac6b2759316da2"><td class="memItemLeft" align="right" valign="top"><a id="a4d298b54f6d3b741e0ac6b2759316da2"></a>
<a class="el" href="group__IrioCoreCompatible.html#ga48b5116647df67e00a1314e3e056cb27">TIRIOCouplingMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structirioDrv__t.html#a4d298b54f6d3b741e0ac6b2759316da2">couplingMode</a></td></tr>
<tr class="memdesc:a4d298b54f6d3b741e0ac6b2759316da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coupling mode. <br /></td></tr>
<tr class="separator:a4d298b54f6d3b741e0ac6b2759316da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Main struct of irioCore. </p>
<p>Stores all ports, the current session and the status.</p>
<dl class="section warning"><dt>Warning</dt><dd>Direct access to this structure should be avoided. Use getters/setters. Variables may be unitialized or null pointers which may lead to unwanted behaviour or even segfaults. </dd></dl>

<p class="definition">Definition at line <a class="el" href="irioDataTypes_8h_source.html#l00251">251</a> of file <a class="el" href="irioDataTypes_8h_source.html">irioDataTypes.h</a>.</p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="irioDataTypes_8h_source.html">irioDataTypes.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structirioDrv__t.html">irioDrv_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
