static inline T_1\r\nF_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p14, 0, %0, c0, c0, 0" : "=r" (val));\r\nreturn V_1 ;\r\n}\r\nstatic inline void\r\nF_2 ( T_1 V_1 )\r\n{\r\nV_1 &= 0xffff77f ;\r\nasm volatile("mcr p14, 0, %0, c0, c0, 0" : : "r" (val));\r\n}\r\nstatic inline int\r\nF_3 ( unsigned long V_2 ,\r\nenum V_3 V_4 )\r\n{\r\nint V_5 = 0 ;\r\nswitch ( V_4 ) {\r\ncase V_6 :\r\nV_5 = V_2 & V_7 ;\r\nbreak;\r\ncase V_8 :\r\nV_5 = V_2 & V_9 ;\r\nbreak;\r\ncase V_10 :\r\nV_5 = V_2 & V_11 ;\r\nbreak;\r\ndefault:\r\nF_4 ( 1 , L_1 , V_4 ) ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_2\r\nF_5 ( int V_12 , void * V_13 )\r\n{\r\nunsigned long V_2 ;\r\nstruct V_14 V_15 ;\r\nstruct V_16 * V_17 = (struct V_16 * ) V_13 ;\r\nstruct V_18 * V_19 = F_6 ( V_17 -> V_20 ) ;\r\nstruct V_21 * V_22 ;\r\nint V_23 ;\r\nV_2 = F_1 () ;\r\nF_2 ( V_2 & ~ V_24 ) ;\r\nif ( ! ( V_2 & V_25 ) )\r\nreturn V_26 ;\r\nV_22 = F_7 () ;\r\nfor ( V_23 = 0 ; V_23 < V_17 -> V_27 ; ++ V_23 ) {\r\nstruct V_28 * V_29 = V_19 -> V_30 [ V_23 ] ;\r\nstruct V_31 * V_32 ;\r\nif ( ! V_29 )\r\ncontinue;\r\nif ( ! F_3 ( V_2 , V_23 ) )\r\ncontinue;\r\nV_32 = & V_29 -> V_33 ;\r\nF_8 ( V_29 ) ;\r\nF_9 ( & V_15 , 0 , V_32 -> V_34 ) ;\r\nif ( ! F_10 ( V_29 ) )\r\ncontinue;\r\nif ( F_11 ( V_29 , & V_15 , V_22 ) )\r\nV_17 -> V_35 ( V_29 ) ;\r\n}\r\nF_12 () ;\r\nV_2 = F_1 () | V_24 ;\r\nF_2 ( V_2 ) ;\r\nreturn V_36 ;\r\n}\r\nstatic void F_13 ( struct V_28 * V_29 )\r\n{\r\nunsigned long V_1 , V_37 , V_38 , V_39 ;\r\nstruct V_16 * V_17 = F_14 ( V_29 -> V_40 ) ;\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nint V_23 = V_32 -> V_23 ;\r\nswitch ( V_23 ) {\r\ncase V_6 :\r\nV_37 = 0 ;\r\nV_38 = V_41 ;\r\nbreak;\r\ncase V_8 :\r\nV_37 = V_42 ;\r\nV_38 = ( V_32 -> V_43 << V_44 ) |\r\nV_45 ;\r\nbreak;\r\ncase V_10 :\r\nV_37 = V_46 ;\r\nV_38 = ( V_32 -> V_43 << V_47 ) |\r\nV_48 ;\r\nbreak;\r\ndefault:\r\nF_4 ( 1 , L_1 , V_23 ) ;\r\nreturn;\r\n}\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nV_1 = F_1 () ;\r\nV_1 &= ~ V_37 ;\r\nV_1 |= V_38 ;\r\nF_2 ( V_1 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic void F_17 ( struct V_28 * V_29 )\r\n{\r\nunsigned long V_1 , V_37 , V_38 , V_39 ;\r\nstruct V_16 * V_17 = F_14 ( V_29 -> V_40 ) ;\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nint V_23 = V_32 -> V_23 ;\r\nswitch ( V_23 ) {\r\ncase V_6 :\r\nV_37 = V_41 ;\r\nV_38 = 0 ;\r\nbreak;\r\ncase V_8 :\r\nV_37 = V_45 | V_42 ;\r\nV_38 = V_50 << V_44 ;\r\nbreak;\r\ncase V_10 :\r\nV_37 = V_48 | V_46 ;\r\nV_38 = V_50 << V_47 ;\r\nbreak;\r\ndefault:\r\nF_4 ( 1 , L_1 , V_23 ) ;\r\nreturn;\r\n}\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nV_1 = F_1 () ;\r\nV_1 &= ~ V_37 ;\r\nV_1 |= V_38 ;\r\nF_2 ( V_1 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic int\r\nF_18 ( struct V_18 * V_19 ,\r\nstruct V_28 * V_29 )\r\n{\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nif ( V_51 == V_32 -> V_43 ) {\r\nif ( F_19 ( V_6 , V_19 -> V_52 ) )\r\nreturn - V_53 ;\r\nreturn V_6 ;\r\n} else {\r\nif ( ! F_19 ( V_10 , V_19 -> V_52 ) )\r\nreturn V_10 ;\r\nif ( ! F_19 ( V_8 , V_19 -> V_52 ) )\r\nreturn V_8 ;\r\nreturn - V_53 ;\r\n}\r\n}\r\nstatic void F_20 ( struct V_16 * V_17 )\r\n{\r\nunsigned long V_39 , V_1 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nV_1 = F_1 () ;\r\nV_1 |= V_24 ;\r\nF_2 ( V_1 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic void F_21 ( struct V_16 * V_17 )\r\n{\r\nunsigned long V_39 , V_1 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nV_1 = F_1 () ;\r\nV_1 &= ~ V_24 ;\r\nF_2 ( V_1 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic inline T_1 F_22 ( struct V_28 * V_29 )\r\n{\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nint V_4 = V_32 -> V_23 ;\r\nT_1 V_1 = 0 ;\r\nswitch ( V_4 ) {\r\ncase V_6 :\r\nasm volatile("mrc p14, 0, %0, c1, c0, 0" : "=r" (val));\r\nbreak;\r\ncase V_8 :\r\nasm volatile("mrc p14, 0, %0, c2, c0, 0" : "=r" (val));\r\nbreak;\r\ncase V_10 :\r\nasm volatile("mrc p14, 0, %0, c3, c0, 0" : "=r" (val));\r\nbreak;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic inline void F_23 ( struct V_28 * V_29 , T_1 V_1 )\r\n{\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nint V_4 = V_32 -> V_23 ;\r\nswitch ( V_4 ) {\r\ncase V_6 :\r\nasm volatile("mcr p14, 0, %0, c1, c0, 0" : : "r" (val));\r\nbreak;\r\ncase V_8 :\r\nasm volatile("mcr p14, 0, %0, c2, c0, 0" : : "r" (val));\r\nbreak;\r\ncase V_10 :\r\nasm volatile("mcr p14, 0, %0, c3, c0, 0" : : "r" (val));\r\nbreak;\r\n}\r\n}\r\nstatic int F_24 ( struct V_28 * V_29 )\r\n{\r\nreturn F_25 ( V_29 , & V_54 ,\r\n& V_55 , 0xFF ) ;\r\n}\r\nstatic int F_26 ( struct V_16 * V_17 )\r\n{\r\nV_17 -> V_56 = L_2 ;\r\nV_17 -> V_57 = F_5 ;\r\nV_17 -> V_58 = F_13 ;\r\nV_17 -> V_35 = F_17 ;\r\nV_17 -> V_59 = F_22 ;\r\nV_17 -> V_60 = F_23 ;\r\nV_17 -> V_61 = F_18 ;\r\nV_17 -> V_62 = F_20 ;\r\nV_17 -> V_63 = F_21 ;\r\nV_17 -> V_64 = F_24 ;\r\nV_17 -> V_27 = 3 ;\r\nV_17 -> V_65 = ( 1LLU << 32 ) - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic inline T_1\r\nF_27 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p14, 0, %0, c0, c1, 0" : "=r" (val));\r\nreturn V_1 & 0xff000009 ;\r\n}\r\nstatic inline void\r\nF_28 ( T_1 V_1 )\r\n{\r\nV_1 &= 0xf ;\r\nasm volatile("mcr p14, 0, %0, c0, c1, 0" : : "r" (val));\r\n}\r\nstatic inline T_1\r\nF_29 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p14, 0, %0, c5, c1, 0" : "=r" (val));\r\nreturn V_1 ;\r\n}\r\nstatic inline void\r\nF_30 ( T_1 V_1 )\r\n{\r\nasm volatile("mcr p14, 0, %0, c5, c1, 0" : : "r" (val));\r\n}\r\nstatic inline T_1\r\nF_31 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p14, 0, %0, c8, c1, 0" : "=r" (val));\r\nreturn V_1 ;\r\n}\r\nstatic inline void\r\nF_32 ( T_1 V_1 )\r\n{\r\nasm volatile("mcr p14, 0, %0, c8, c1, 0" : : "r"(val));\r\n}\r\nstatic inline T_1\r\nF_33 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p14, 0, %0, c4, c1, 0" : "=r" (val));\r\nreturn V_1 ;\r\n}\r\nstatic void\r\nF_34 ( T_1 V_1 )\r\n{\r\nasm volatile("mcr p14, 0, %0, c4, c1, 0" : : "r" (val));\r\n}\r\nstatic inline int\r\nF_35 ( unsigned long V_66 ,\r\nenum V_3 V_4 )\r\n{\r\nint V_5 = 0 ;\r\nswitch ( V_4 ) {\r\ncase V_6 :\r\nV_5 = V_66 & V_67 ;\r\nbreak;\r\ncase V_8 :\r\nV_5 = V_66 & V_68 ;\r\nbreak;\r\ncase V_10 :\r\nV_5 = V_66 & V_69 ;\r\nbreak;\r\ncase V_70 :\r\nV_5 = V_66 & V_71 ;\r\nbreak;\r\ncase V_72 :\r\nV_5 = V_66 & V_73 ;\r\nbreak;\r\ndefault:\r\nF_4 ( 1 , L_1 , V_4 ) ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_2\r\nF_36 ( int V_12 , void * V_13 )\r\n{\r\nunsigned long V_2 , V_66 ;\r\nstruct V_14 V_15 ;\r\nstruct V_16 * V_17 = (struct V_16 * ) V_13 ;\r\nstruct V_18 * V_19 = F_6 ( V_17 -> V_20 ) ;\r\nstruct V_21 * V_22 ;\r\nint V_23 ;\r\nV_2 = F_27 () ;\r\nF_28 ( V_2 & ~ V_24 ) ;\r\nV_66 = F_29 () ;\r\nif ( ! ( V_66 & V_74 ) )\r\nreturn V_26 ;\r\nF_30 ( V_66 ) ;\r\nV_22 = F_7 () ;\r\nfor ( V_23 = 0 ; V_23 < V_17 -> V_27 ; ++ V_23 ) {\r\nstruct V_28 * V_29 = V_19 -> V_30 [ V_23 ] ;\r\nstruct V_31 * V_32 ;\r\nif ( ! V_29 )\r\ncontinue;\r\nif ( ! F_35 ( V_66 , V_23 ) )\r\ncontinue;\r\nV_32 = & V_29 -> V_33 ;\r\nF_8 ( V_29 ) ;\r\nF_9 ( & V_15 , 0 , V_32 -> V_34 ) ;\r\nif ( ! F_10 ( V_29 ) )\r\ncontinue;\r\nif ( F_11 ( V_29 , & V_15 , V_22 ) )\r\nV_17 -> V_35 ( V_29 ) ;\r\n}\r\nF_12 () ;\r\nV_2 = F_27 () | V_24 ;\r\nF_28 ( V_2 ) ;\r\nreturn V_36 ;\r\n}\r\nstatic void F_37 ( struct V_28 * V_29 )\r\n{\r\nunsigned long V_39 , V_75 , V_76 ;\r\nstruct V_16 * V_17 = F_14 ( V_29 -> V_40 ) ;\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nint V_23 = V_32 -> V_23 ;\r\nV_75 = F_33 () ;\r\nV_76 = F_31 () ;\r\nswitch ( V_23 ) {\r\ncase V_6 :\r\nV_75 |= V_77 ;\r\nbreak;\r\ncase V_8 :\r\nV_75 |= V_78 ;\r\nV_76 &= ~ V_79 ;\r\nV_76 |= V_32 -> V_43 << V_80 ;\r\nbreak;\r\ncase V_10 :\r\nV_75 |= V_81 ;\r\nV_76 &= ~ V_82 ;\r\nV_76 |= V_32 -> V_43 << V_83 ;\r\nbreak;\r\ncase V_70 :\r\nV_75 |= V_84 ;\r\nV_76 &= ~ V_85 ;\r\nV_76 |= V_32 -> V_43 << V_86 ;\r\nbreak;\r\ncase V_72 :\r\nV_75 |= V_87 ;\r\nV_76 &= ~ V_88 ;\r\nV_76 |= V_32 -> V_43 << V_89 ;\r\nbreak;\r\ndefault:\r\nF_4 ( 1 , L_1 , V_23 ) ;\r\nreturn;\r\n}\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nF_32 ( V_76 ) ;\r\nF_34 ( V_75 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic void F_38 ( struct V_28 * V_29 )\r\n{\r\nunsigned long V_39 , V_75 , V_76 , V_66 ;\r\nstruct V_16 * V_17 = F_14 ( V_29 -> V_40 ) ;\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nint V_23 = V_32 -> V_23 ;\r\nV_75 = F_33 () ;\r\nV_76 = F_31 () ;\r\nswitch ( V_23 ) {\r\ncase V_6 :\r\nV_75 &= ~ V_77 ;\r\nV_66 = V_67 ;\r\nbreak;\r\ncase V_8 :\r\nV_75 &= ~ V_78 ;\r\nV_76 &= ~ V_79 ;\r\nV_76 |= V_50 << V_80 ;\r\nV_66 = V_68 ;\r\nbreak;\r\ncase V_10 :\r\nV_75 &= ~ V_81 ;\r\nV_76 &= ~ V_82 ;\r\nV_76 |= V_50 << V_83 ;\r\nV_66 = V_69 ;\r\nbreak;\r\ncase V_70 :\r\nV_75 &= ~ V_84 ;\r\nV_76 &= ~ V_85 ;\r\nV_76 |= V_50 << V_86 ;\r\nV_66 = V_71 ;\r\nbreak;\r\ncase V_72 :\r\nV_75 &= ~ V_87 ;\r\nV_76 &= ~ V_88 ;\r\nV_76 |= V_50 << V_89 ;\r\nV_66 = V_73 ;\r\nbreak;\r\ndefault:\r\nF_4 ( 1 , L_1 , V_23 ) ;\r\nreturn;\r\n}\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nF_32 ( V_76 ) ;\r\nF_34 ( V_75 ) ;\r\nF_30 ( V_66 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic int\r\nF_39 ( struct V_18 * V_19 ,\r\nstruct V_28 * V_29 )\r\n{\r\nint V_23 = F_18 ( V_19 , V_29 ) ;\r\nif ( V_23 >= 0 )\r\ngoto V_90;\r\nif ( ! F_19 ( V_72 , V_19 -> V_52 ) )\r\nV_23 = V_72 ;\r\nelse if ( ! F_19 ( V_70 , V_19 -> V_52 ) )\r\nV_23 = V_70 ;\r\nV_90:\r\nreturn V_23 ;\r\n}\r\nstatic void F_40 ( struct V_16 * V_17 )\r\n{\r\nunsigned long V_39 , V_1 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nV_1 = F_27 () & ~ V_91 ;\r\nV_1 |= V_24 ;\r\nF_28 ( V_1 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic void F_41 ( struct V_16 * V_17 )\r\n{\r\nunsigned long V_39 , V_1 ;\r\nstruct V_18 * V_30 = F_6 ( V_17 -> V_20 ) ;\r\nF_15 ( & V_30 -> V_49 , V_39 ) ;\r\nV_1 = F_27 () ;\r\nV_1 &= ~ V_24 ;\r\nF_28 ( V_1 ) ;\r\nF_16 ( & V_30 -> V_49 , V_39 ) ;\r\n}\r\nstatic inline T_1 F_42 ( struct V_28 * V_29 )\r\n{\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nint V_4 = V_32 -> V_23 ;\r\nT_1 V_1 = 0 ;\r\nswitch ( V_4 ) {\r\ncase V_6 :\r\nasm volatile("mrc p14, 0, %0, c1, c1, 0" : "=r" (val));\r\nbreak;\r\ncase V_8 :\r\nasm volatile("mrc p14, 0, %0, c0, c2, 0" : "=r" (val));\r\nbreak;\r\ncase V_10 :\r\nasm volatile("mrc p14, 0, %0, c1, c2, 0" : "=r" (val));\r\nbreak;\r\ncase V_70 :\r\nasm volatile("mrc p14, 0, %0, c2, c2, 0" : "=r" (val));\r\nbreak;\r\ncase V_72 :\r\nasm volatile("mrc p14, 0, %0, c3, c2, 0" : "=r" (val));\r\nbreak;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic inline void F_43 ( struct V_28 * V_29 , T_1 V_1 )\r\n{\r\nstruct V_31 * V_32 = & V_29 -> V_33 ;\r\nint V_4 = V_32 -> V_23 ;\r\nswitch ( V_4 ) {\r\ncase V_6 :\r\nasm volatile("mcr p14, 0, %0, c1, c1, 0" : : "r" (val));\r\nbreak;\r\ncase V_8 :\r\nasm volatile("mcr p14, 0, %0, c0, c2, 0" : : "r" (val));\r\nbreak;\r\ncase V_10 :\r\nasm volatile("mcr p14, 0, %0, c1, c2, 0" : : "r" (val));\r\nbreak;\r\ncase V_70 :\r\nasm volatile("mcr p14, 0, %0, c2, c2, 0" : : "r" (val));\r\nbreak;\r\ncase V_72 :\r\nasm volatile("mcr p14, 0, %0, c3, c2, 0" : : "r" (val));\r\nbreak;\r\n}\r\n}\r\nstatic int F_44 ( struct V_16 * V_17 )\r\n{\r\nV_17 -> V_56 = L_3 ;\r\nV_17 -> V_57 = F_36 ;\r\nV_17 -> V_58 = F_37 ;\r\nV_17 -> V_35 = F_38 ;\r\nV_17 -> V_59 = F_42 ;\r\nV_17 -> V_60 = F_43 ;\r\nV_17 -> V_61 = F_39 ;\r\nV_17 -> V_62 = F_40 ;\r\nV_17 -> V_63 = F_41 ;\r\nV_17 -> V_64 = F_24 ;\r\nV_17 -> V_27 = 5 ;\r\nV_17 -> V_65 = ( 1LLU << 32 ) - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_26 ( struct V_16 * V_17 )\r\n{\r\nreturn - V_92 ;\r\n}\r\nstatic inline int F_44 ( struct V_16 * V_17 )\r\n{\r\nreturn - V_92 ;\r\n}
