==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'peaks.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-101] Partitioning array 'signals' (peaks.cpp:3) in dimension 1 with a cyclic factor 3.
@I [XFORM-401] Performing if-conversion on hyperblock from (peaks.cpp:17:49) to (peaks.cpp:19:2) in function 'peaks'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (peaks.cpp:19:2) to (peaks.cpp:19:2) in function 'peaks'... converting 5 basic blocks.
@I [HLS-111] Elapsed time: 21.977 seconds; current memory usage: 80.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'peaks' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'peaks' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Local_Maxima'.
@W [SCHED-69] Unable to schedule 'load' operation ('signals_0_load_3', peaks.cpp:19) on array 'signals_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 20.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.151 seconds; current memory usage: 82.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'peaks' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.116 seconds; current memory usage: 82.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'peaks' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'peaks/signals_0' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'peaks/signals_1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'peaks/signals_2' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'peaks/amplitude' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'peaks/locations' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'peaks' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'peaks_mul_7ns_9ns_16_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'peaks_mul_9ns_7ns_16_3': 2 instance(s).
@I [RTGEN-100] Generating core module 'peaks_urem_7ns_3ns_7_11': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'peaks'.
@I [HLS-111] Elapsed time: 0.181 seconds; current memory usage: 82.8 MB.
@I [RTMG-282] Generating pipelined core: 'peaks_urem_7ns_3ns_7_11_div'
@I [RTMG-282] Generating pipelined core: 'peaks_mul_9ns_7ns_16_3_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'peaks_mul_7ns_9ns_16_3_MulnS_1'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'peaks'.
@I [WVHDL-304] Generating RTL VHDL for 'peaks'.
@I [WVLOG-307] Generating RTL Verilog for 'peaks'.
@I [HLS-112] Total elapsed time: 23.822 seconds; peak memory usage: 82.8 MB.
