
---------- Begin Simulation Statistics ----------
final_tick                                66049378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 403308                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685784                       # Number of bytes of host memory used
host_op_rate                                   441025                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   247.95                       # Real time elapsed on the host
host_tick_rate                              266382096                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066049                       # Number of seconds simulated
sim_ticks                                 66049378000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.013875                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9135748                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10037753                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179898                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16042364                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721891                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722146                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.lookups                21321866                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516163                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.320988                       # CPI: cycles per instruction
system.cpu.discardedOps                        545927                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           51843029                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18854628                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10496938                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11950453                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.757009                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        132098756                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       120148303                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       129595                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       762291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1524941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            102                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1460                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9502                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9502                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2914560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2914560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9925                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9925    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9925                       # Request fanout histogram
system.membus.respLayer1.occupancy          173271750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            37630500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            752579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       729275                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        729404                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2188082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        99521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2287603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    373421568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15144448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              388566016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1735                       # Total snoops (count)
system.tol2bus.snoopTraffic                    373760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           764398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169690                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.375364                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 634688     83.03%     83.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 129709     16.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             764398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3783166500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         149671987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3282313999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               729137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23587                       # number of demand (read+write) hits
system.l2.demand_hits::total                   752724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              729137                       # number of overall hits
system.l2.overall_hits::.cpu.data               23587                       # number of overall hits
system.l2.overall_hits::total                  752724                       # number of overall hits
system.l2.demand_misses::.cpu.inst                267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9672                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9939                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               267                       # number of overall misses
system.l2.overall_misses::.cpu.data              9672                       # number of overall misses
system.l2.overall_misses::total                  9939                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25853500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    982936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1008790000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25853500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    982936500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1008790000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           729404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               762663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          729404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              762663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013032                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013032                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96829.588015                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101627.016129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101498.138646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96829.588015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101627.016129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101498.138646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1460                       # number of writebacks
system.l2.writebacks::total                      1460                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9925                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9925                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    885275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    908455000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    885275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    908455000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013014                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87140.977444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91652.914380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91531.989924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87140.977444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91652.914380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91531.989924                       # average overall mshr miss latency
system.l2.replacements                           1735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25899                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25899                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       601424                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           601424                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       601424                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       601424                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9502                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    966104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     966104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.942378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.942378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101673.805515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101673.805515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    871084500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    871084500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.942378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.942378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91673.805515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91673.805515                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         729137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             729137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25853500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25853500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       729404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         729404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96829.588015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96829.588015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87140.977444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87140.977444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99011.764706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99011.764706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90388.535032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90388.535032                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6629.042301                       # Cycle average of tags in use
system.l2.tags.total_refs                     1395332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9927                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    140.559283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.959029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       199.167965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6428.915308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.809209                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7352                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11172695                       # Number of tag accesses
system.l2.tags.data_accesses                 11172695                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2472704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2540800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       373760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          373760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1030986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          37437203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38468190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1030986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1030986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5658797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5658797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5658797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1030986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         37437203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44126986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012546584750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               67929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9925                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1460                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              324                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    954043750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  198480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1698343750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24033.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42783.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5150                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.420293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.177777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   167.964958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           32      0.36%      0.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27      0.30%      0.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6997     78.88%     79.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      0.21%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1341     15.12%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      0.14%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          167      1.88%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.29%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          249      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     136.398625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.229907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1727.248146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          289     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.017182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.015890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.241505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              289     99.31%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.34%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           291                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2540544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  372800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2540800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               373760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66044220000                       # Total gap between requests
system.mem_ctrls.avgGap                    5800985.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2472448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       372800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1030986.241838643677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 37433327.532622635365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5644262.085253853351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41003000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1657340750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 817484837750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38536.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42896.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 139980280.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             30694860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             16314705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           137802000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13264020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5213376480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7717921410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18863659200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31993032675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.380529                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48955837500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2205320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14888220500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32644080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17346945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           145627440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17142480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5213376480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7885886160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18722215200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32034238785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.004398                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48586796250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2205320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15257261750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27820330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27820330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27820330                       # number of overall hits
system.cpu.icache.overall_hits::total        27820330                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       729404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         729404                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       729404                       # number of overall misses
system.cpu.icache.overall_misses::total        729404                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9954400000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9954400000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9954400000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9954400000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28549734                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28549734                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28549734                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28549734                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025549                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025549                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025549                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025549                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13647.306568                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13647.306568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13647.306568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13647.306568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       729275                       # number of writebacks
system.cpu.icache.writebacks::total            729275                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       729404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       729404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       729404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       729404                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9224997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9224997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9224997000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9224997000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025549                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025549                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025549                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025549                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12647.307939                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12647.307939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12647.307939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12647.307939                       # average overall mshr miss latency
system.cpu.icache.replacements                 729275                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27820330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27820330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       729404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        729404                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9954400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9954400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28549734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28549734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025549                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025549                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13647.306568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13647.306568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       729404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       729404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9224997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9224997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12647.307939                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12647.307939                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.843480                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28549733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            729403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.141233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.843480                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57828871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57828871                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35944336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35944336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35990369                       # number of overall hits
system.cpu.dcache.overall_hits::total        35990369                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39824                       # number of overall misses
system.cpu.dcache.overall_misses::total         39824                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1720196000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1720196000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1720196000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1720196000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35984119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35984119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36030193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36030193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001105                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43239.474147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43239.474147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43194.957814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43194.957814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25899                       # number of writebacks
system.cpu.dcache.writebacks::total             25899                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6552                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6552                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6552                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33259                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1283172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1283172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1283703500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1283703500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38613.719118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38613.719118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38597.176704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38597.176704                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33003                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21656465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21656465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    353021000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    353021000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21681475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21681475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14115.193922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14115.193922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    295672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    295672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12773.112148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12773.112148                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14287871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14287871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1367175000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1367175000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92545.522237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92545.522237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    987500500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    987500500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97937.171477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97937.171477                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46033                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46033                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       531000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       531000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000608                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000608                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 18964.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18964.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.526682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36195164                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1088.281788                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.526682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72436717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72436717                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66049378000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
