// Seed: 3272081121
module module_0;
  wor id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    output wire  id_2,
    output logic id_3,
    output wire  id_4,
    input  tri0  id_5,
    output wor   id_6
);
  always @(1 != 1'b0) id_3 = #1 id_5 - id_5;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 ();
  assign id_16 = 1'h0;
  wire id_18;
endmodule
