#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 24 18:37:36 2019
# Process ID: 2204
# Current directory: C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.runs/synth_1/toplevel.vds
# Journal file: C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 362.941 ; gain = 100.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/top_level.vhd:13]
INFO: [Synth 8-3491] module 'ram_reception' declared at 'C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/ram_reception.vhd:6' bound to instance 'L_RAM_recep' of component 'ram_reception' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/top_level.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ram_reception' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/ram_reception.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ram_reception' (1#1) [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/ram_reception.vhd:16]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/reception.vhd:6' bound to instance 'L_Reception' of component 'UART_RX' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/top_level.vhd:52]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/reception.vhd:16]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tempSk_reg was removed.  [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/reception.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/reception.vhd:16]
INFO: [Synth 8-3491] module 'test_reception' declared at 'C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/test_reception.vhd:6' bound to instance 'L_test' of component 'test_reception' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/top_level.vhd:53]
INFO: [Synth 8-638] synthesizing module 'test_reception' [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/test_reception.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/test_reception.vhd:28]
WARNING: [Synth 8-614] signal 'sadd_lec' is read in the process but is not in the sensitivity list [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/test_reception.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'test_reception' (3#1) [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/test_reception.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (4#1) [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/sources_1/imports/v9/top_level.vhd:13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[31]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[30]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[29]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[28]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[27]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[26]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[25]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[24]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[23]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[22]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[21]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[20]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[19]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[18]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[17]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[16]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[14]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[12]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[11]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[10]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[9]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[31]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[30]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[29]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[28]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[27]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[26]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[25]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[24]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[23]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[22]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[21]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[20]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[19]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[18]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[17]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[16]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[14]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[12]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[11]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[10]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 419.328 ; gain = 157.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 419.328 ; gain = 157.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 419.328 ; gain = 157.199
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/constrs_1/imports/Transmissiondynamique/constraints.xdc]
Finished Parsing XDC File [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/constrs_1/imports/Transmissiondynamique/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.srcs/constrs_1/imports/Transmissiondynamique/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 758.438 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 758.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 758.438 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 758.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 758.438 ; gain = 496.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 758.438 ; gain = 496.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 758.438 ; gain = 496.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_Bit_Index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compteur_general0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Bit_Index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compteur_general0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compteur_general" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_recp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Setat_reg' in module 'test_reception'
INFO: [Synth 8-5544] ROM "sadd_lec0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sortie" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ssk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Setat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 lecture |                             0001 |                               00
                 synchro |                             0010 |                               01
                   donne |                             0100 |                               10
                     fin |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Setat_reg' using encoding 'one-hot' in module 'test_reception'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 758.438 ; gain = 496.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   7 Input     14 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_reception 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	              257 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   7 Input     14 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module test_reception 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "L_Reception/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[31]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[30]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[29]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[28]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[27]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[26]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[25]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[24]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[23]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[22]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[21]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[20]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[19]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[18]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[17]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[16]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[14]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[12]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[11]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[10]
WARNING: [Synth 8-3331] design ram_reception has unconnected port write_add[9]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[31]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[30]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[29]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[28]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[27]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[26]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[25]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[24]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[23]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[22]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[21]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[20]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[19]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[18]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[17]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[16]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[15]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[14]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[13]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[12]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[11]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[10]
WARNING: [Synth 8-3331] design ram_reception has unconnected port read_add[9]
INFO: [Synth 8-3886] merging instance 'L_Reception/add_recep_reg[2]' (FDE) to 'L_Reception/add_recep_reg[1]'
INFO: [Synth 8-3886] merging instance 'L_Reception/add_recep_reg[1]' (FDE) to 'L_Reception/add_recep_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\L_Reception/add_recep_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 758.438 ; gain = 496.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 758.438 ; gain = 496.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 768.559 ; gain = 506.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    52|
|3     |LUT1   |     4|
|4     |LUT2   |    34|
|5     |LUT3   |    91|
|6     |LUT4   |    34|
|7     |LUT5   |   206|
|8     |LUT6   |   154|
|9     |MUXF7  |    34|
|10    |MUXF8  |    17|
|11    |FDCE   |   257|
|12    |FDRE   |   188|
|13    |FDSE   |     4|
|14    |IBUF   |     3|
|15    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |  1095|
|2     |  L_RAM_recep |ram_reception  |   378|
|3     |  L_Reception |UART_RX        |   560|
|4     |  L_test      |test_reception |   137|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 770.461 ; gain = 508.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 770.461 ; gain = 169.223
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 770.461 ; gain = 508.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 770.461 ; gain = 521.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/VIVADO_TESTS/Reception_Dynamique/Reception_Dynamique.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 18:39:35 2019...
