{
  "processor": "Hitachi H8/300",
  "manufacturer": "Hitachi",
  "year": 1990,
  "schema_version": "1.0",
  "source": "H8/300 Programming Manual (Hitachi); H8/300 Series Hardware Manual",
  "instruction_count": 57,
  "instructions": [
    {"mnemonic": "ADD.B_reg", "opcode": "0x08", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Add byte register to register"},
    {"mnemonic": "ADD.W_reg", "opcode": "0x09", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Add word register to register"},
    {"mnemonic": "ADD.B_imm", "opcode": "0x80", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "HNZVC", "notes": "Add immediate byte to register"},
    {"mnemonic": "ADDX", "opcode": "0x0E", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Add with carry"},
    {"mnemonic": "ADDS_1", "opcode": "0x0B00", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add 1 to register (16-bit); no flags"},
    {"mnemonic": "ADDS_2", "opcode": "0x0B80", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add 2 to register (16-bit); no flags"},
    {"mnemonic": "SUB.B_reg", "opcode": "0x18", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Subtract byte register"},
    {"mnemonic": "SUB.W_reg", "opcode": "0x19", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Subtract word register"},
    {"mnemonic": "SUBX", "opcode": "0x1E", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Subtract with borrow"},
    {"mnemonic": "SUBS_1", "opcode": "0x1B00", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract 1 from register"},
    {"mnemonic": "CMP.B_reg", "opcode": "0x1C", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Compare byte registers"},
    {"mnemonic": "CMP.W_reg", "opcode": "0x1D", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Compare word registers"},
    {"mnemonic": "CMP.B_imm", "opcode": "0xA0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "HNZVC", "notes": "Compare immediate byte"},
    {"mnemonic": "INC", "opcode": "0x0A", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Increment byte register"},
    {"mnemonic": "DEC", "opcode": "0x1A", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Decrement byte register"},
    {"mnemonic": "NEG", "opcode": "0x17", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Negate (twos complement)"},
    {"mnemonic": "DAA", "opcode": "0x0F00", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Decimal adjust after addition"},
    {"mnemonic": "DAS", "opcode": "0x1F00", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "HNZVC", "notes": "Decimal adjust after subtraction"},
    {"mnemonic": "AND.B_reg", "opcode": "0x16", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "AND byte registers"},
    {"mnemonic": "AND.B_imm", "opcode": "0xE0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "AND immediate byte"},
    {"mnemonic": "OR.B_reg", "opcode": "0x14", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "OR byte registers"},
    {"mnemonic": "OR.B_imm", "opcode": "0xC0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "OR immediate byte"},
    {"mnemonic": "XOR.B_reg", "opcode": "0x15", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Exclusive OR byte"},
    {"mnemonic": "XOR.B_imm", "opcode": "0xD0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "Exclusive OR immediate byte"},
    {"mnemonic": "NOT", "opcode": "0x17", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Ones complement"},
    {"mnemonic": "SHAL", "opcode": "0x10", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Shift arithmetic left"},
    {"mnemonic": "SHAR", "opcode": "0x11", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Shift arithmetic right"},
    {"mnemonic": "SHLL", "opcode": "0x10", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift logical left"},
    {"mnemonic": "SHLR", "opcode": "0x11", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift logical right"},
    {"mnemonic": "ROTL", "opcode": "0x12", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate left"},
    {"mnemonic": "ROTR", "opcode": "0x13", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate right"},
    {"mnemonic": "ROTXL", "opcode": "0x12", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate with extend left"},
    {"mnemonic": "ROTXR", "opcode": "0x13", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate with extend right"},
    {"mnemonic": "MULXU", "opcode": "0x50", "bytes": 2, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned 8x8 multiply; 12 cycles"},
    {"mnemonic": "DIVXU", "opcode": "0x51", "bytes": 2, "cycles": 20, "category": "divide", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Unsigned 16/8 divide; 20 cycles"},
    {"mnemonic": "MOV.B_reg", "opcode": "0x0C", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Move byte register-to-register"},
    {"mnemonic": "MOV.W_reg", "opcode": "0x0D", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV0", "notes": "Move word register-to-register"},
    {"mnemonic": "MOV.B_imm", "opcode": "0xF0", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "Move immediate byte to register"},
    {"mnemonic": "MOV.W_imm", "opcode": "0x7900", "bytes": 4, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV0", "notes": "Move immediate word to register"},
    {"mnemonic": "MOV.B_ind", "opcode": "0x68", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "indirect", "flags_affected": "NZV0", "notes": "Move byte from memory @Rn to register"},
    {"mnemonic": "MOV.W_ind", "opcode": "0x69", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "indirect", "flags_affected": "NZV0", "notes": "Move word from memory @Rn to register"},
    {"mnemonic": "MOV.B_disp16", "opcode": "0x6E", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "displacement", "flags_affected": "NZV0", "notes": "Move byte from memory @(d:16,Rn)"},
    {"mnemonic": "MOV.W_disp16", "opcode": "0x6F", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "displacement", "flags_affected": "NZV0", "notes": "Move word from memory @(d:16,Rn)"},
    {"mnemonic": "MOV.B_abs16", "opcode": "0x6A00", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "absolute", "flags_affected": "NZV0", "notes": "Move byte from absolute 16-bit address"},
    {"mnemonic": "MOV.W_abs16", "opcode": "0x6B00", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "absolute", "flags_affected": "NZV0", "notes": "Move word from absolute 16-bit address"},
    {"mnemonic": "MOV.B_postinc", "opcode": "0x6C", "bytes": 2, "cycles": 6, "category": "memory", "addressing_mode": "post_increment", "flags_affected": "NZV0", "notes": "Move byte from @Rn+; auto-increment"},
    {"mnemonic": "MOV.B_predec", "opcode": "0x6D", "bytes": 2, "cycles": 6, "category": "memory", "addressing_mode": "pre_decrement", "flags_affected": "NZV0", "notes": "Move byte to @-Rn; auto-decrement"},
    {"mnemonic": "BRA", "opcode": "0x40", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch always (8-bit displacement)"},
    {"mnemonic": "BRN", "opcode": "0x41", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch never (acts as 2-byte NOP)"},
    {"mnemonic": "BEQ", "opcode": "0x47", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal (Z=1)"},
    {"mnemonic": "BNE", "opcode": "0x46", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal (Z=0)"},
    {"mnemonic": "JMP_ind", "opcode": "0x5900", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump indirect @Rn"},
    {"mnemonic": "JMP_abs16", "opcode": "0x5A", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute 16-bit address"},
    {"mnemonic": "JSR_ind", "opcode": "0x5D00", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to subroutine indirect"},
    {"mnemonic": "JSR_abs16", "opcode": "0x5E", "bytes": 4, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine absolute"},
    {"mnemonic": "RTS", "opcode": "0x5470", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "NOP", "opcode": "0x0000", "bytes": 2, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
