#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 23 08:26:14 2021
# Process ID: 21228
# Current directory: D:/moshushiyan/lab5_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3400 D:\moshushiyan\lab5_1_1\lab5_1.xpr
# Log file: D:/moshushiyan/lab5_1_1/vivado.log
# Journal file: D:/moshushiyan/lab5_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/moshushiyan/lab5_1_1/lab5_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/moshushiyan/lab5_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 23 08:30:30 2021] Launched synth_1...
Run output will be captured here: D:/moshushiyan/lab5_1_1/lab5_1.runs/synth_1/runme.log
[Tue Nov 23 08:30:30 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab5_1_1/lab5_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5E3A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5E3A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5E3A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5E3A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5E3A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
set_property PROGRAM.FILE {D:/moshushiyan/lab5_1_1/lab5_1.runs/impl_1/DIO.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/lab5_1_1/lab5_1.runs/impl_1/DIO.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DIO
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2410.379 ; gain = 168.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DIO' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DIO.v:21]
INFO: [Synth 8-6157] synthesizing module 'DIS' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DIS.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpq' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/FD.v:23]
	Parameter N bound to: 8000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpq' (1#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/FD.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decodercnt' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/decode2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decodercnt' (3#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/decode2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder7' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/decode7.v:23]
INFO: [Synth 8-226] default block is never used [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/decode7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder7' (5#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/decode7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DIS' (6#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DIS.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/RF.v:23]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ECD' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/ECD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ECD' (8#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/ECD.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (9#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (10#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AR' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/AR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AR' (11#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/AR.v:23]
INFO: [Synth 8-6157] synthesizing module 'DB16' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DB16.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter20' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/counter20.v:23]
	Parameter W bound to: 20 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter20' (12#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/counter20.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DB16' (13#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DB16.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS16' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/PS16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PS16' (14#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/PS16.v:22]
INFO: [Synth 8-6157] synthesizing module 'DB' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DB' (15#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DB.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS' [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/PS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PS' (16#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/PS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DIO' (17#1) [D:/moshushiyan/lab5_1_1/lab5_1.srcs/sources_1/new/DIO.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.906 ; gain = 202.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2462.844 ; gain = 220.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2462.844 ; gain = 220.867
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/moshushiyan/lab5_1_1/lab5_1.srcs/constrs_1/new/DIOS.xdc]
Finished Parsing XDC File [D:/moshushiyan/lab5_1_1/lab5_1.srcs/constrs_1/new/DIOS.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2658.270 ; gain = 416.293
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2658.270 ; gain = 646.016
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 15:56:40 2021...
