#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 15 16:15:14 2026
# Process ID: 14564
# Current directory: C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.runs/synth_1
# Command line: vivado.exe -log integrated_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source integrated_system.tcl
# Log file: C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.runs/synth_1/integrated_system.vds
# Journal file: C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source integrated_system.tcl -notrace
Command: synth_design -top integrated_system -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 931.047 ; gain = 234.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'integrated_system' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter SPI_INIT_POWER bound to: 4'b0000 
	Parameter SPI_WAIT_POWER bound to: 4'b0001 
	Parameter SPI_INIT_FILTER bound to: 4'b0010 
	Parameter SPI_WAIT_FILTER bound to: 4'b0011 
	Parameter SPI_IDLE bound to: 4'b0100 
	Parameter SPI_READ_XL bound to: 4'b0101 
	Parameter SPI_READ_XH bound to: 4'b0110 
	Parameter SPI_READ_YL bound to: 4'b0111 
	Parameter SPI_READ_YH bound to: 4'b1000 
	Parameter SPI_READ_ZL bound to: 4'b1001 
	Parameter SPI_READ_ZH bound to: 4'b1010 
	Parameter SPI_DONE bound to: 4'b1011 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_LOAD bound to: 3'b001 
	Parameter TX_SEND bound to: 3'b010 
	Parameter TX_WAIT bound to: 3'b011 
	Parameter TX_NEXT bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/debounced.v:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter STABLE_MS bound to: 50 - type: integer 
	Parameter CNT_MAX bound to: 5000000 - type: integer 
	Parameter CNT_W bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/debounced.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized0' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/debounced.v:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter STABLE_MS bound to: 20 - type: integer 
	Parameter CNT_MAX bound to: 2000000 - type: integer 
	Parameter CNT_W bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized0' (1#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/debounced.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_detect' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/edge_detect.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect' (2#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/edge_detect.sv:3]
WARNING: [Synth 8-7023] instance 'u_edge0' of module 'edge_detect' has 5 connections declared, but only 4 given [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:100]
WARNING: [Synth 8-7023] instance 'u_edge1' of module 'edge_detect' has 5 connections declared, but only 4 given [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:101]
WARNING: [Synth 8-7023] instance 'u_edge2' of module 'edge_detect' has 5 connections declared, but only 4 given [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:102]
WARNING: [Synth 8-7023] instance 'u_edge3' of module 'edge_detect' has 5 connections declared, but only 4 given [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:103]
WARNING: [Synth 8-7023] instance 'u_edge4' of module 'edge_detect' has 5 connections declared, but only 4 given [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:104]
INFO: [Synth 8-6157] synthesizing module 'spi_adxl362_controller' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/spi_adxl362_controller.sv:9]
	Parameter SCLK_TOGGLE bound to: 8'b00001010 
	Parameter MOSI_DELAY bound to: 8'b00000101 
	Parameter IDLE bound to: 3'b000 
	Parameter INST_OUT bound to: 3'b001 
	Parameter ADDR_OUT bound to: 3'b010 
	Parameter WRITE_DATA bound to: 3'b011 
	Parameter READ_DATA bound to: 3'b100 
	Parameter ENDING bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spi_adxl362_controller' (3#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/spi_adxl362_controller.sv:9]
INFO: [Synth 8-6157] synthesizing module 'i2c_adt7420_controller' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/i2c_adt7420_controller.sv:3]
	Parameter DEVICE_ADDR bound to: 7'b1001011 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter SCL_FREQ bound to: 200000 - type: integer 
	Parameter CNT_CLK_MAX bound to: 62 - type: integer 
	Parameter CNT_DELAY_MAX bound to: 20'b00011110100001001000 
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter SEND_D_ADDR bound to: 4'b0010 
	Parameter ACK_1 bound to: 4'b0011 
	Parameter SEND_R_ADDR bound to: 4'b0100 
	Parameter ACK_2 bound to: 4'b0101 
	Parameter RE_START bound to: 4'b0110 
	Parameter RSEND_D_ADDR bound to: 4'b0111 
	Parameter ACK_3 bound to: 4'b1000 
	Parameter RD_DATA_MSB bound to: 4'b1001 
	Parameter MASTER_ACK bound to: 4'b1010 
	Parameter RD_DATA_LSB bound to: 4'b1011 
	Parameter NO_ACK bound to: 4'b1100 
	Parameter STOP bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/i2c_adt7420_controller.sv:98]
WARNING: [Synth 8-6014] Unused sequential element cnt_i2c_clk_en_reg was removed.  [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/i2c_adt7420_controller.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'i2c_adt7420_controller' (4#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/i2c_adt7420_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/uart_rxd.v:3]
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (5#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/uart_rxd.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/uart_txd.v:3]
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/uart_txd.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:3]
	Parameter CHAR_BLANK bound to: 7'b1111111 
	Parameter CHAR_MINUS bound to: 7'b0111111 
	Parameter CHAR_X bound to: 7'b0001001 
	Parameter CHAR_Y bound to: 7'b0010001 
	Parameter CHAR_Z bound to: 7'b0100100 
	Parameter CHAR_S bound to: 7'b0010010 
	Parameter CHAR_P bound to: 7'b0001100 
	Parameter CHAR_C bound to: 7'b1000110 
	Parameter CHAR_DEG bound to: 7'b0011100 
	Parameter CHAR_n bound to: 7'b0101011 
	Parameter CHAR_o bound to: 7'b0100011 
	Parameter CHAR_L bound to: 7'b1000111 
	Parameter CHAR_E bound to: 7'b0000110 
	Parameter CHAR_d bound to: 7'b0100001 
	Parameter CHAR_A bound to: 7'b0001000 
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-226] default block is never used [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (7#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/seg7_controller.sv:3]
WARNING: [Synth 8-3848] Net r_tx_buffer[25] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[26] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[27] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[28] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[29] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[30] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[31] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[32] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[33] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[34] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[35] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[36] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[37] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[38] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[39] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[40] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[41] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[42] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[43] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[44] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[45] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[46] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[47] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[48] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[49] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[50] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[51] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[52] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[53] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[54] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[55] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[56] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[57] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[58] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[59] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[60] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[61] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[62] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
WARNING: [Synth 8-3848] Net r_tx_buffer[63] in module/entity integrated_system does not have driver. [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:432]
INFO: [Synth 8-6155] done synthesizing module 'integrated_system' (8#1) [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/TOP.v:3]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[15]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[14]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[13]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[12]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[15]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[14]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[13]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[12]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[15]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[14]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[13]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.000 ; gain = 308.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.000 ; gain = 308.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.000 ; gain = 308.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1005.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/constrs_1/imports/new/nexys.xdc]
Finished Parsing XDC File [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/constrs_1/imports/new/nexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/constrs_1/imports/new/nexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/integrated_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/integrated_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1124.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1124.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.043 ; gain = 427.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.043 ; gain = 427.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.043 ; gain = 427.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'spi_adxl362_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_spi_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_spi_tx_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_tx_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_tx_state_reg' in module 'integrated_system'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                INST_OUT |                              001 |                              001
                ADDR_OUT |                              010 |                              010
               READ_DATA |                              011 |                              100
              WRITE_DATA |                              100 |                              011
                  ENDING |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'spi_adxl362_controller'
WARNING: [Synth 8-327] inferring latch for variable 'ack_reg' [C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.srcs/sources_1/imports/new/i2c_adt7420_controller.sv:256]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                   START |                            00010 |                              001
                    DATA |                            00100 |                              010
                    STOP |                            01000 |                              011
                    DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              010
                    STOP |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
                 TX_LOAD |                              001 |                              001
                 TX_SEND |                              010 |                              010
                 TX_WAIT |                              011 |                              011
                 TX_NEXT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_tx_state_reg' using encoding 'sequential' in module 'integrated_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.043 ; gain = 427.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 78    
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	  13 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 23    
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 13    
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 14    
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module integrated_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 30    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	  13 Input     27 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 21    
	   2 Input      7 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 5     
Module debounce__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module spi_adxl362_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 12    
Module i2c_adt7420_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
Module seg7_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[15]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[14]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[13]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_x[12]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[15]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[14]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[13]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_y[12]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[15]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[14]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[13]
WARNING: [Synth 8-3331] design seg7_controller has unconnected port accel_z[12]
INFO: [Synth 8-3886] merging instance 'r_spi_tx_data_reg[0]' (FDRE) to 'r_spi_tx_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_spi/\r_mosi_buf_reg[0] )
INFO: [Synth 8-3886] merging instance 'r_spi_cmd_reg[1]' (FDSE) to 'r_spi_cmd_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_spi_tx_data_reg[2]' (FDRE) to 'r_spi_tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_spi_addr_reg[2]' (FDRE) to 'r_spi_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'r_spi_cmd_reg[2]' (FDRE) to 'r_spi_cmd_reg[4]'
INFO: [Synth 8-3886] merging instance 'r_spi_tx_data_reg[3]' (FDRE) to 'r_spi_tx_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_spi_cmd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_temp_int_tens_reg[3] )
INFO: [Synth 8-3886] merging instance 'r_spi_cmd_reg[4]' (FDRE) to 'r_spi_cmd_reg[5]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[24][7]' (FDE) to 'r_tx_buffer_reg[24][6]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[23][7]' (FDE) to 'r_tx_buffer_reg[22][6]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[22][7]' (FDE) to 'r_tx_buffer_reg[22][6]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[17][7]' (FDE) to 'r_tx_buffer_reg[22][6]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[16][7]' (FDE) to 'r_tx_buffer_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[6][7]' (FDE) to 'r_tx_buffer_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[5][7]' (FDE) to 'r_tx_buffer_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[4][7]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[3][7]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[2][7]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[1][7]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][7]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[24][6]' (FDE) to 'r_tx_buffer_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[23][6]' (FDE) to 'r_tx_buffer_reg[22][6]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[22][6]' (FDE) to 'r_tx_buffer_reg[23][5]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[17][6]' (FDE) to 'r_tx_buffer_reg[22][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[16][6]' (FDE) to 'r_tx_buffer_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[10][6]' (FDE) to 'r_tx_buffer_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[5][6]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[4][6]' (FDE) to 'r_tx_buffer_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[3][6]' (FDE) to 'r_tx_buffer_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[2][6]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[1][6]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][6]' (FDE) to 'r_tx_buffer_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[24][5]' (FDE) to 'r_tx_buffer_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[23][5]' (FDE) to 'r_tx_buffer_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[22][5]' (FDE) to 'r_tx_buffer_reg[22][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[21][5]' (FDE) to 'r_tx_buffer_reg[21][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[20][5]' (FDE) to 'r_tx_buffer_reg[20][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[18][5]' (FDE) to 'r_tx_buffer_reg[18][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[17][5]' (FDE) to 'r_tx_buffer_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[14][5]' (FDE) to 'r_tx_buffer_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[13][5]' (FDE) to 'r_tx_buffer_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[11][5]' (FDE) to 'r_tx_buffer_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[6][5]' (FDE) to 'r_tx_buffer_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[5][5]' (FDE) to 'r_tx_buffer_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[3][5]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[2][5]' (FDE) to 'r_tx_buffer_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[1][5]' (FDE) to 'r_tx_buffer_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][5]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[24][4]' (FDE) to 'r_tx_buffer_reg[24][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_tx_buffer_reg[23][4] )
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[22][4]' (FDE) to 'r_tx_buffer_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[17][4]' (FDE) to 'r_tx_buffer_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[16][4]' (FDE) to 'r_tx_buffer_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[4][4]' (FDE) to 'r_tx_buffer_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[3][4]' (FDE) to 'r_tx_buffer_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[2][4]' (FDE) to 'r_tx_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[1][4]' (FDE) to 'r_tx_buffer_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][4]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[24][3]' (FDE) to 'r_tx_buffer_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[23][3]' (FDE) to 'r_tx_buffer_reg[17][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_tx_buffer_reg[17][3] )
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[2][3]' (FDE) to 'r_tx_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[1][3]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][3]' (FDE) to 'r_tx_buffer_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[24][2]' (FDE) to 'r_tx_buffer_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[23][2]' (FDE) to 'r_tx_buffer_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[17][2]' (FDE) to 'r_tx_buffer_reg[17][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_tx_buffer_reg[16][2] )
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[4][2]' (FDE) to 'r_tx_buffer_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[2][2]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][2]' (FDE) to 'r_tx_buffer_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_tx_buffer_reg[24][1] )
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[23][1]' (FDE) to 'r_tx_buffer_reg[17][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[17][1]' (FDE) to 'r_tx_buffer_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[3][1]' (FDE) to 'r_tx_buffer_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[0][1]' (FDE) to 'r_tx_buffer_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_tx_buffer_reg[24][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_tx_buffer_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_tx_buffer_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_tx_len_reg[1] )
INFO: [Synth 8-3886] merging instance 'r_spi_tx_data_reg[5]' (FDRE) to 'r_spi_tx_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'r_spi_cmd_reg[5]' (FDRE) to 'r_spi_cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'r_spi_tx_data_reg[6]' (FDRE) to 'r_spi_tx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'r_spi_addr_reg[6]' (FDRE) to 'r_spi_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'r_spi_cmd_reg[6]' (FDRE) to 'r_spi_cmd_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_spi_tx_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_spi_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_spi_cmd_reg[7] )
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[16][5]' (FDE) to 'r_tx_buffer_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[3][2]' (FDE) to 'r_tx_buffer_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'r_tx_buffer_reg[4][1]' (FDE) to 'r_tx_buffer_reg[3][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1425.379 ; gain = 729.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1425.379 ; gain = 729.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1425.379 ; gain = 729.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'r_temp_frac_tens_reg[3]' (FDR) to 'r_temp_frac_ones_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_temp_frac_ones_reg[3]' (FDR) to 'r_temp_frac_ones_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_temp_frac_tens_reg[0]' (FDR) to 'r_temp_frac_tens_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_temp_frac_ones_reg[2]' (FDR) to 'r_temp_frac_tens_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_temp_frac_ones_reg[1] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1449.039 ; gain = 752.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   279|
|3     |LUT1   |   108|
|4     |LUT2   |   268|
|5     |LUT3   |   352|
|6     |LUT4   |   327|
|7     |LUT5   |   286|
|8     |LUT6   |   827|
|9     |MUXF7  |     1|
|10    |FDCE   |    56|
|11    |FDPE   |     2|
|12    |FDRE   |  1127|
|13    |FDSE   |    31|
|14    |LDP    |     1|
|15    |IBUF   |    25|
|16    |IOBUF  |     1|
|17    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------+------+
|      |Instance                    |Module                      |Cells |
+------+----------------------------+----------------------------+------+
|1     |top                         |                            |  3731|
|2     |  \GEN_SW_DEB[0].u_deb_sw   |debounce                    |    44|
|3     |  \GEN_SW_DEB[10].u_deb_sw  |debounce_0                  |    40|
|4     |  \GEN_SW_DEB[11].u_deb_sw  |debounce_1                  |    43|
|5     |  \GEN_SW_DEB[12].u_deb_sw  |debounce_2                  |    44|
|6     |  \GEN_SW_DEB[13].u_deb_sw  |debounce_3                  |    51|
|7     |  \GEN_SW_DEB[14].u_deb_sw  |debounce_4                  |    40|
|8     |  \GEN_SW_DEB[15].u_deb_sw  |debounce_5                  |    43|
|9     |  \GEN_SW_DEB[1].u_deb_sw   |debounce_6                  |    54|
|10    |  \GEN_SW_DEB[2].u_deb_sw   |debounce_7                  |    41|
|11    |  \GEN_SW_DEB[3].u_deb_sw   |debounce_8                  |    45|
|12    |  \GEN_SW_DEB[4].u_deb_sw   |debounce_9                  |    45|
|13    |  \GEN_SW_DEB[5].u_deb_sw   |debounce_10                 |    53|
|14    |  \GEN_SW_DEB[6].u_deb_sw   |debounce_11                 |    42|
|15    |  \GEN_SW_DEB[7].u_deb_sw   |debounce_12                 |    45|
|16    |  \GEN_SW_DEB[8].u_deb_sw   |debounce_13                 |    42|
|17    |  \GEN_SW_DEB[9].u_deb_sw   |debounce_14                 |    57|
|18    |  u_deb_btn0                |debounce__parameterized0    |    37|
|19    |  u_deb_btn1                |debounce__parameterized0_15 |    37|
|20    |  u_deb_btn2                |debounce__parameterized0_16 |    37|
|21    |  u_deb_btn3                |debounce__parameterized0_17 |    37|
|22    |  u_deb_btn4                |debounce__parameterized0_18 |    37|
|23    |  u_deb_rst                 |debounce__parameterized0_19 |    49|
|24    |  u_edge0                   |edge_detect                 |     2|
|25    |  u_edge1                   |edge_detect_20              |     1|
|26    |  u_edge2                   |edge_detect_21              |     1|
|27    |  u_edge3                   |edge_detect_22              |     7|
|28    |  u_edge4                   |edge_detect_23              |     1|
|29    |  u_i2c                     |i2c_adt7420_controller      |   226|
|30    |  u_seg7                    |seg7_controller             |   740|
|31    |  u_spi                     |spi_adxl362_controller      |   118|
|32    |  u_uart_rx                 |uart_rx                     |   118|
|33    |  u_uart_tx                 |uart_tx                     |    65|
+------+----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.988 ; gain = 758.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1454.988 ; gain = 639.895
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1454.988 ; gain = 758.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1466.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1466.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1466.355 ; gain = 1080.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1466.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/datda/Downloads/jit_intern/uart_controller/uart_controller.runs/synth_1/integrated_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file integrated_system_utilization_synth.rpt -pb integrated_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 15 16:16:52 2026...
