Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Aug 20 16:23:08 2017
| Host         : DESKTOP-C9PLAEG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clk_m (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: processador_top/decoder_7seg/clk_div_reg/C (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: processador_top/unidade_controle/bloco_controle/FSM_sequential_state_reg[0]/C (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: processador_top/unidade_controle/bloco_controle/FSM_sequential_state_reg[1]/C (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: processador_top/unidade_controle/bloco_controle/FSM_sequential_state_reg[2]/C (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: processador_top/unidade_controle/bloco_controle/FSM_sequential_state_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 369 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.386        0.000                      0                   18        0.264        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.386        0.000                      0                   18        0.264        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.766ns (20.952%)  route 2.890ns (79.048%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  processador_top/decoder_7seg/counter_reg[1]/Q
                         net (fo=3, routed)           1.015     6.674    processador_top/decoder_7seg/counter[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  processador_top/decoder_7seg/counter[16]_i_4/O
                         net (fo=17, routed)          1.875     8.673    processador_top/decoder_7seg/counter[16]_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  processador_top/decoder_7seg/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.797    processador_top/decoder_7seg/counter_0[1]
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.077    15.183    processador_top/decoder_7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.766ns (21.010%)  route 2.880ns (78.990%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  processador_top/decoder_7seg/counter_reg[1]/Q
                         net (fo=3, routed)           1.015     6.674    processador_top/decoder_7seg/counter[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  processador_top/decoder_7seg/counter[16]_i_4/O
                         net (fo=17, routed)          1.865     8.663    processador_top/decoder_7seg/counter[16]_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.787 r  processador_top/decoder_7seg/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.787    processador_top/decoder_7seg/counter_0[3]
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[3]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.081    15.187    processador_top/decoder_7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.881ns (54.195%)  route 1.590ns (45.805%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.618     5.139    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  processador_top/decoder_7seg/counter_reg[6]/Q
                         net (fo=2, routed)           0.776     6.371    processador_top/decoder_7seg/counter[6]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.045 r  processador_top/decoder_7seg/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.054    processador_top/decoder_7seg/counter0_carry__0_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  processador_top/decoder_7seg/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    processador_top/decoder_7seg/counter0_carry__1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.502 r  processador_top/decoder_7seg/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.805     8.307    processador_top/decoder_7seg/data0[14]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.303     8.610 r  processador_top/decoder_7seg/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.610    processador_top/decoder_7seg/counter_0[14]
    SLICE_X62Y26         FDRE                                         r  processador_top/decoder_7seg/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    processador_top/decoder_7seg/CLK
    SLICE_X62Y26         FDRE                                         r  processador_top/decoder_7seg/counter_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.031    15.101    processador_top/decoder_7seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.766ns (22.324%)  route 2.665ns (77.676%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  processador_top/decoder_7seg/counter_reg[1]/Q
                         net (fo=3, routed)           1.015     6.674    processador_top/decoder_7seg/counter[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  processador_top/decoder_7seg/counter[16]_i_4/O
                         net (fo=17, routed)          1.650     8.449    processador_top/decoder_7seg/counter[16]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.573 r  processador_top/decoder_7seg/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.573    processador_top/decoder_7seg/counter_0[11]
    SLICE_X62Y25         FDRE                                         r  processador_top/decoder_7seg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    processador_top/decoder_7seg/CLK
    SLICE_X62Y25         FDRE                                         r  processador_top/decoder_7seg/counter_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.031    15.099    processador_top/decoder_7seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.863ns (56.535%)  route 1.432ns (43.465%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.618     5.139    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  processador_top/decoder_7seg/counter_reg[6]/Q
                         net (fo=2, routed)           0.776     6.371    processador_top/decoder_7seg/counter[6]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.045 r  processador_top/decoder_7seg/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.054    processador_top/decoder_7seg/counter0_carry__0_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  processador_top/decoder_7seg/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    processador_top/decoder_7seg/counter0_carry__1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.481 r  processador_top/decoder_7seg/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.647     8.129    processador_top/decoder_7seg/data0[16]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.306     8.435 r  processador_top/decoder_7seg/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.435    processador_top/decoder_7seg/counter_0[16]
    SLICE_X62Y26         FDRE                                         r  processador_top/decoder_7seg/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    processador_top/decoder_7seg/CLK
    SLICE_X62Y26         FDRE                                         r  processador_top/decoder_7seg/counter_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.031    15.101    processador_top/decoder_7seg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.766ns (23.426%)  route 2.504ns (76.574%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  processador_top/decoder_7seg/counter_reg[1]/Q
                         net (fo=3, routed)           1.015     6.674    processador_top/decoder_7seg/counter[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  processador_top/decoder_7seg/counter[16]_i_4/O
                         net (fo=17, routed)          1.489     8.287    processador_top/decoder_7seg/counter[16]_i_4_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.411 r  processador_top/decoder_7seg/clk_div_i_1/O
                         net (fo=1, routed)           0.000     8.411    processador_top/decoder_7seg/clk_div_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    processador_top/decoder_7seg/CLK
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/clk_div_reg/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.077    15.159    processador_top/decoder_7seg/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.766ns (23.448%)  route 2.501ns (76.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  processador_top/decoder_7seg/counter_reg[1]/Q
                         net (fo=3, routed)           1.015     6.674    processador_top/decoder_7seg/counter[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  processador_top/decoder_7seg/counter[16]_i_4/O
                         net (fo=17, routed)          1.486     8.284    processador_top/decoder_7seg/counter[16]_i_4_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.408 r  processador_top/decoder_7seg/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.408    processador_top/decoder_7seg/counter_0[8]
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    processador_top/decoder_7seg/CLK
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[8]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.081    15.163    processador_top/decoder_7seg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.765ns (55.383%)  route 1.422ns (44.617%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.618     5.139    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  processador_top/decoder_7seg/counter_reg[6]/Q
                         net (fo=2, routed)           0.776     6.371    processador_top/decoder_7seg/counter[6]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.045 r  processador_top/decoder_7seg/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.054    processador_top/decoder_7seg/counter0_carry__0_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  processador_top/decoder_7seg/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.168    processador_top/decoder_7seg/counter0_carry__1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.390 r  processador_top/decoder_7seg/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.637     8.027    processador_top/decoder_7seg/data0[13]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.326 r  processador_top/decoder_7seg/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.326    processador_top/decoder_7seg/counter_0[13]
    SLICE_X62Y26         FDRE                                         r  processador_top/decoder_7seg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    processador_top/decoder_7seg/CLK
    SLICE_X62Y26         FDRE                                         r  processador_top/decoder_7seg/counter_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.029    15.099    processador_top/decoder_7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 1.811ns (56.742%)  route 1.381ns (43.258%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.620     5.141    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  processador_top/decoder_7seg/counter_reg[1]/Q
                         net (fo=3, routed)           0.576     6.235    processador_top/decoder_7seg/counter[1]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.891 r  processador_top/decoder_7seg/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.891    processador_top/decoder_7seg/counter0_carry_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.225 r  processador_top/decoder_7seg/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.805     8.030    processador_top/decoder_7seg/data0[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.303     8.333 r  processador_top/decoder_7seg/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.333    processador_top/decoder_7seg/counter_0[6]
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.031    15.113    processador_top/decoder_7seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 processador_top/decoder_7seg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.651ns (52.281%)  route 1.507ns (47.719%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.618     5.139    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  processador_top/decoder_7seg/counter_reg[6]/Q
                         net (fo=2, routed)           0.776     6.371    processador_top/decoder_7seg/counter[6]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.045 r  processador_top/decoder_7seg/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.054    processador_top/decoder_7seg/counter0_carry__0_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.276 r  processador_top/decoder_7seg/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.722     7.998    processador_top/decoder_7seg/data0[9]
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.299     8.297 r  processador_top/decoder_7seg/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.297    processador_top/decoder_7seg/counter_0[9]
    SLICE_X62Y25         FDRE                                         r  processador_top/decoder_7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    processador_top/decoder_7seg/CLK
    SLICE_X62Y25         FDRE                                         r  processador_top/decoder_7seg/counter_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.032    15.100    processador_top/decoder_7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.582     1.465    processador_top/decoder_7seg/CLK
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  processador_top/decoder_7seg/clk_div_reg/Q
                         net (fo=5, routed)           0.175     1.804    processador_top/decoder_7seg/clk_div
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  processador_top/decoder_7seg/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.849    processador_top/decoder_7seg/clk_div_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    processador_top/decoder_7seg/CLK
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/clk_div_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.120     1.585    processador_top/decoder_7seg/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.137%)  route 0.209ns (52.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.209     1.818    processador_top/decoder_7seg/counter[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  processador_top/decoder_7seg/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    processador_top/decoder_7seg/counter_0[4]
    SLICE_X62Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    processador_top/decoder_7seg/CLK
    SLICE_X62Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.092     1.571    processador_top/decoder_7seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.197     1.806    processador_top/decoder_7seg/counter[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  processador_top/decoder_7seg/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    processador_top/decoder_7seg/counter_0[0]
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091     1.559    processador_top/decoder_7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.416%)  route 0.253ns (57.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.253     1.862    processador_top/decoder_7seg/counter[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  processador_top/decoder_7seg/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    processador_top/decoder_7seg/counter_0[3]
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121     1.600    processador_top/decoder_7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.416%)  route 0.253ns (57.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.253     1.862    processador_top/decoder_7seg/counter[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  processador_top/decoder_7seg/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    processador_top/decoder_7seg/counter_0[1]
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    processador_top/decoder_7seg/CLK
    SLICE_X64Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120     1.599    processador_top/decoder_7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.228%)  route 0.254ns (57.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.254     1.864    processador_top/decoder_7seg/counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  processador_top/decoder_7seg/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.909    processador_top/decoder_7seg/counter_0[8]
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    processador_top/decoder_7seg/CLK
    SLICE_X64Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[8]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.599    processador_top/decoder_7seg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.935%)  route 0.280ns (60.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.280     1.889    processador_top/decoder_7seg/counter[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  processador_top/decoder_7seg/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.934    processador_top/decoder_7seg/counter_0[2]
    SLICE_X62Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    processador_top/decoder_7seg/CLK
    SLICE_X62Y23         FDRE                                         r  processador_top/decoder_7seg/counter_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.091     1.570    processador_top/decoder_7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.946%)  route 0.292ns (61.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.292     1.901    processador_top/decoder_7seg/counter[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  processador_top/decoder_7seg/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.946    processador_top/decoder_7seg/counter_0[6]
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[6]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.092     1.570    processador_top/decoder_7seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.896%)  route 0.363ns (66.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.363     1.972    processador_top/decoder_7seg/counter[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.045     2.017 r  processador_top/decoder_7seg/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.017    processador_top/decoder_7seg/counter_0[5]
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    processador_top/decoder_7seg/CLK
    SLICE_X62Y24         FDRE                                         r  processador_top/decoder_7seg/counter_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.091     1.569    processador_top/decoder_7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 processador_top/decoder_7seg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processador_top/decoder_7seg/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.709%)  route 0.420ns (69.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    processador_top/decoder_7seg/CLK
    SLICE_X62Y22         FDRE                                         r  processador_top/decoder_7seg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processador_top/decoder_7seg/counter_reg[0]/Q
                         net (fo=19, routed)          0.420     2.029    processador_top/decoder_7seg/counter[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.074 r  processador_top/decoder_7seg/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.074    processador_top/decoder_7seg/counter_0[10]
    SLICE_X64Y25         FDRE                                         r  processador_top/decoder_7seg/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    processador_top/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  processador_top/clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    processador_top/decoder_7seg/CLK
    SLICE_X64Y25         FDRE                                         r  processador_top/decoder_7seg/counter_reg[10]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.619    processador_top/decoder_7seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.455    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  processador_top/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   processador_top/decoder_7seg/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   processador_top/decoder_7seg/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   processador_top/decoder_7seg/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   processador_top/decoder_7seg/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   processador_top/decoder_7seg/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   processador_top/decoder_7seg/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   processador_top/decoder_7seg/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   processador_top/decoder_7seg/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   processador_top/decoder_7seg/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   processador_top/decoder_7seg/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   processador_top/decoder_7seg/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   processador_top/decoder_7seg/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   processador_top/decoder_7seg/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   processador_top/decoder_7seg/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   processador_top/decoder_7seg/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   processador_top/decoder_7seg/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   processador_top/decoder_7seg/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   processador_top/decoder_7seg/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   processador_top/decoder_7seg/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   processador_top/decoder_7seg/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   processador_top/decoder_7seg/clk_div_reg/C



