#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n13186.Q[0] (.latch clocked by pclk)
Endpoint  : n12641.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13186.clk[0] (.latch)                                           1.014     1.014
n13186.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13187.in[0] (.names)                                            1.014     2.070
n13187.out[0] (.names)                                           0.261     2.331
n13167.in[0] (.names)                                            1.014     3.344
n13167.out[0] (.names)                                           0.261     3.605
n13221.in[0] (.names)                                            1.014     4.619
n13221.out[0] (.names)                                           0.261     4.880
n13180.in[0] (.names)                                            1.014     5.894
n13180.out[0] (.names)                                           0.261     6.155
n13181.in[2] (.names)                                            1.014     7.169
n13181.out[0] (.names)                                           0.261     7.430
n13182.in[1] (.names)                                            1.014     8.444
n13182.out[0] (.names)                                           0.261     8.705
n13188.in[0] (.names)                                            1.014     9.719
n13188.out[0] (.names)                                           0.261     9.980
n13190.in[0] (.names)                                            1.014    10.993
n13190.out[0] (.names)                                           0.261    11.254
n13191.in[0] (.names)                                            1.014    12.268
n13191.out[0] (.names)                                           0.261    12.529
n13193.in[1] (.names)                                            1.014    13.543
n13193.out[0] (.names)                                           0.261    13.804
n13194.in[0] (.names)                                            1.014    14.818
n13194.out[0] (.names)                                           0.261    15.079
n13198.in[1] (.names)                                            1.014    16.093
n13198.out[0] (.names)                                           0.261    16.354
n13199.in[0] (.names)                                            1.014    17.367
n13199.out[0] (.names)                                           0.261    17.628
n13201.in[0] (.names)                                            1.014    18.642
n13201.out[0] (.names)                                           0.261    18.903
n13202.in[0] (.names)                                            1.014    19.917
n13202.out[0] (.names)                                           0.261    20.178
n13021.in[0] (.names)                                            1.014    21.192
n13021.out[0] (.names)                                           0.261    21.453
n13022.in[1] (.names)                                            1.014    22.467
n13022.out[0] (.names)                                           0.261    22.728
n13024.in[0] (.names)                                            1.014    23.742
n13024.out[0] (.names)                                           0.261    24.003
n13025.in[1] (.names)                                            1.014    25.016
n13025.out[0] (.names)                                           0.261    25.277
n13028.in[0] (.names)                                            1.014    26.291
n13028.out[0] (.names)                                           0.261    26.552
n13030.in[0] (.names)                                            1.014    27.566
n13030.out[0] (.names)                                           0.261    27.827
n13031.in[2] (.names)                                            1.014    28.841
n13031.out[0] (.names)                                           0.261    29.102
n13034.in[0] (.names)                                            1.014    30.116
n13034.out[0] (.names)                                           0.261    30.377
n13036.in[1] (.names)                                            1.014    31.390
n13036.out[0] (.names)                                           0.261    31.651
n12860.in[0] (.names)                                            1.014    32.665
n12860.out[0] (.names)                                           0.261    32.926
n12827.in[0] (.names)                                            1.014    33.940
n12827.out[0] (.names)                                           0.261    34.201
n12861.in[0] (.names)                                            1.014    35.215
n12861.out[0] (.names)                                           0.261    35.476
n12862.in[1] (.names)                                            1.014    36.490
n12862.out[0] (.names)                                           0.261    36.751
n12801.in[0] (.names)                                            1.014    37.765
n12801.out[0] (.names)                                           0.261    38.026
n12802.in[0] (.names)                                            1.014    39.039
n12802.out[0] (.names)                                           0.261    39.300
n12803.in[2] (.names)                                            1.014    40.314
n12803.out[0] (.names)                                           0.261    40.575
n12804.in[1] (.names)                                            1.014    41.589
n12804.out[0] (.names)                                           0.261    41.850
n12806.in[0] (.names)                                            1.014    42.864
n12806.out[0] (.names)                                           0.261    43.125
n12807.in[0] (.names)                                            1.014    44.139
n12807.out[0] (.names)                                           0.261    44.400
n12825.in[0] (.names)                                            1.014    45.413
n12825.out[0] (.names)                                           0.261    45.674
n12833.in[0] (.names)                                            1.014    46.688
n12833.out[0] (.names)                                           0.261    46.949
n12251.in[1] (.names)                                            1.014    47.963
n12251.out[0] (.names)                                           0.261    48.224
n12666.in[0] (.names)                                            1.014    49.238
n12666.out[0] (.names)                                           0.261    49.499
n12673.in[1] (.names)                                            1.014    50.513
n12673.out[0] (.names)                                           0.261    50.774
n12612.in[0] (.names)                                            1.014    51.787
n12612.out[0] (.names)                                           0.261    52.048
n12641.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12641.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n6823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6439.in[0] (.names)                                             1.014     2.070
n6439.out[0] (.names)                                            0.261     2.331
n6440.in[0] (.names)                                             1.014     3.344
n6440.out[0] (.names)                                            0.261     3.605
n6441.in[0] (.names)                                             1.014     4.619
n6441.out[0] (.names)                                            0.261     4.880
n6443.in[1] (.names)                                             1.014     5.894
n6443.out[0] (.names)                                            0.261     6.155
n6436.in[0] (.names)                                             1.014     7.169
n6436.out[0] (.names)                                            0.261     7.430
n6474.in[1] (.names)                                             1.014     8.444
n6474.out[0] (.names)                                            0.261     8.705
n6478.in[0] (.names)                                             1.014     9.719
n6478.out[0] (.names)                                            0.261     9.980
n6479.in[0] (.names)                                             1.014    10.993
n6479.out[0] (.names)                                            0.261    11.254
n6480.in[0] (.names)                                             1.014    12.268
n6480.out[0] (.names)                                            0.261    12.529
n6437.in[0] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[3] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6444.in[1] (.names)                                             1.014    16.093
n6444.out[0] (.names)                                            0.261    16.354
n6489.in[3] (.names)                                             1.014    17.367
n6489.out[0] (.names)                                            0.261    17.628
n6490.in[2] (.names)                                             1.014    18.642
n6490.out[0] (.names)                                            0.261    18.903
n6491.in[0] (.names)                                             1.014    19.917
n6491.out[0] (.names)                                            0.261    20.178
n6492.in[0] (.names)                                             1.014    21.192
n6492.out[0] (.names)                                            0.261    21.453
n6094.in[0] (.names)                                             1.014    22.467
n6094.out[0] (.names)                                            0.261    22.728
n6322.in[0] (.names)                                             1.014    23.742
n6322.out[0] (.names)                                            0.261    24.003
n6324.in[1] (.names)                                             1.014    25.016
n6324.out[0] (.names)                                            0.261    25.277
n6325.in[0] (.names)                                             1.014    26.291
n6325.out[0] (.names)                                            0.261    26.552
n6305.in[0] (.names)                                             1.014    27.566
n6305.out[0] (.names)                                            0.261    27.827
n6306.in[1] (.names)                                             1.014    28.841
n6306.out[0] (.names)                                            0.261    29.102
n6307.in[0] (.names)                                             1.014    30.116
n6307.out[0] (.names)                                            0.261    30.377
n6309.in[0] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6310.in[0] (.names)                                             1.014    32.665
n6310.out[0] (.names)                                            0.261    32.926
n6311.in[0] (.names)                                             1.014    33.940
n6311.out[0] (.names)                                            0.261    34.201
n6312.in[0] (.names)                                             1.014    35.215
n6312.out[0] (.names)                                            0.261    35.476
n6794.in[0] (.names)                                             1.014    36.490
n6794.out[0] (.names)                                            0.261    36.751
n6795.in[3] (.names)                                             1.014    37.765
n6795.out[0] (.names)                                            0.261    38.026
n6797.in[3] (.names)                                             1.014    39.039
n6797.out[0] (.names)                                            0.261    39.300
n6798.in[2] (.names)                                             1.014    40.314
n6798.out[0] (.names)                                            0.261    40.575
n5968.in[0] (.names)                                             1.014    41.589
n5968.out[0] (.names)                                            0.261    41.850
n6799.in[1] (.names)                                             1.014    42.864
n6799.out[0] (.names)                                            0.261    43.125
n6816.in[3] (.names)                                             1.014    44.139
n6816.out[0] (.names)                                            0.261    44.400
n6818.in[0] (.names)                                             1.014    45.413
n6818.out[0] (.names)                                            0.261    45.674
n6820.in[1] (.names)                                             1.014    46.688
n6820.out[0] (.names)                                            0.261    46.949
n5873.in[0] (.names)                                             1.014    47.963
n5873.out[0] (.names)                                            0.261    48.224
n5992.in[0] (.names)                                             1.014    49.238
n5992.out[0] (.names)                                            0.261    49.499
n6821.in[0] (.names)                                             1.014    50.513
n6821.out[0] (.names)                                            0.261    50.774
n6822.in[1] (.names)                                             1.014    51.787
n6822.out[0] (.names)                                            0.261    52.048
n6823.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6823.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n9315.Q[0] (.latch clocked by pclk)
Endpoint  : n194.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9315.clk[0] (.latch)                                            1.014     1.014
n9315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9316.in[0] (.names)                                             1.014     2.070
n9316.out[0] (.names)                                            0.261     2.331
n9317.in[0] (.names)                                             1.014     3.344
n9317.out[0] (.names)                                            0.261     3.605
n9141.in[1] (.names)                                             1.014     4.619
n9141.out[0] (.names)                                            0.261     4.880
n9202.in[1] (.names)                                             1.014     5.894
n9202.out[0] (.names)                                            0.261     6.155
n9203.in[0] (.names)                                             1.014     7.169
n9203.out[0] (.names)                                            0.261     7.430
n9204.in[0] (.names)                                             1.014     8.444
n9204.out[0] (.names)                                            0.261     8.705
n9205.in[1] (.names)                                             1.014     9.719
n9205.out[0] (.names)                                            0.261     9.980
n9207.in[0] (.names)                                             1.014    10.993
n9207.out[0] (.names)                                            0.261    11.254
n9126.in[0] (.names)                                             1.014    12.268
n9126.out[0] (.names)                                            0.261    12.529
n9127.in[3] (.names)                                             1.014    13.543
n9127.out[0] (.names)                                            0.261    13.804
n9129.in[2] (.names)                                             1.014    14.818
n9129.out[0] (.names)                                            0.261    15.079
n9130.in[1] (.names)                                             1.014    16.093
n9130.out[0] (.names)                                            0.261    16.354
n9131.in[1] (.names)                                             1.014    17.367
n9131.out[0] (.names)                                            0.261    17.628
n9132.in[3] (.names)                                             1.014    18.642
n9132.out[0] (.names)                                            0.261    18.903
n9156.in[0] (.names)                                             1.014    19.917
n9156.out[0] (.names)                                            0.261    20.178
n9113.in[3] (.names)                                             1.014    21.192
n9113.out[0] (.names)                                            0.261    21.453
n9159.in[1] (.names)                                             1.014    22.467
n9159.out[0] (.names)                                            0.261    22.728
n9160.in[1] (.names)                                             1.014    23.742
n9160.out[0] (.names)                                            0.261    24.003
n9161.in[0] (.names)                                             1.014    25.016
n9161.out[0] (.names)                                            0.261    25.277
n9162.in[0] (.names)                                             1.014    26.291
n9162.out[0] (.names)                                            0.261    26.552
n9163.in[0] (.names)                                             1.014    27.566
n9163.out[0] (.names)                                            0.261    27.827
n9165.in[0] (.names)                                             1.014    28.841
n9165.out[0] (.names)                                            0.261    29.102
n10265.in[1] (.names)                                            1.014    30.116
n10265.out[0] (.names)                                           0.261    30.377
n10266.in[0] (.names)                                            1.014    31.390
n10266.out[0] (.names)                                           0.261    31.651
n10212.in[1] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10213.in[1] (.names)                                            1.014    33.940
n10213.out[0] (.names)                                           0.261    34.201
n10215.in[1] (.names)                                            1.014    35.215
n10215.out[0] (.names)                                           0.261    35.476
n10154.in[2] (.names)                                            1.014    36.490
n10154.out[0] (.names)                                           0.261    36.751
n10203.in[0] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10205.in[0] (.names)                                            1.014    39.039
n10205.out[0] (.names)                                           0.261    39.300
n10207.in[0] (.names)                                            1.014    40.314
n10207.out[0] (.names)                                           0.261    40.575
n10208.in[0] (.names)                                            1.014    41.589
n10208.out[0] (.names)                                           0.261    41.850
n10211.in[1] (.names)                                            1.014    42.864
n10211.out[0] (.names)                                           0.261    43.125
n10218.in[1] (.names)                                            1.014    44.139
n10218.out[0] (.names)                                           0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n10219.in[0] (.names)                                            1.014    46.688
n10219.out[0] (.names)                                           0.261    46.949
n10220.in[0] (.names)                                            1.014    47.963
n10220.out[0] (.names)                                           0.261    48.224
n10165.in[1] (.names)                                            1.014    49.238
n10165.out[0] (.names)                                           0.261    49.499
n8733.in[0] (.names)                                             1.014    50.513
n8733.out[0] (.names)                                            0.261    50.774
n8674.in[0] (.names)                                             1.014    51.787
n8674.out[0] (.names)                                            0.261    52.048
n194.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n194.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n9315.Q[0] (.latch clocked by pclk)
Endpoint  : n8641.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9315.clk[0] (.latch)                                            1.014     1.014
n9315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9316.in[0] (.names)                                             1.014     2.070
n9316.out[0] (.names)                                            0.261     2.331
n9317.in[0] (.names)                                             1.014     3.344
n9317.out[0] (.names)                                            0.261     3.605
n9141.in[1] (.names)                                             1.014     4.619
n9141.out[0] (.names)                                            0.261     4.880
n9202.in[1] (.names)                                             1.014     5.894
n9202.out[0] (.names)                                            0.261     6.155
n9203.in[0] (.names)                                             1.014     7.169
n9203.out[0] (.names)                                            0.261     7.430
n9204.in[0] (.names)                                             1.014     8.444
n9204.out[0] (.names)                                            0.261     8.705
n9205.in[1] (.names)                                             1.014     9.719
n9205.out[0] (.names)                                            0.261     9.980
n9207.in[0] (.names)                                             1.014    10.993
n9207.out[0] (.names)                                            0.261    11.254
n9126.in[0] (.names)                                             1.014    12.268
n9126.out[0] (.names)                                            0.261    12.529
n9127.in[3] (.names)                                             1.014    13.543
n9127.out[0] (.names)                                            0.261    13.804
n9129.in[2] (.names)                                             1.014    14.818
n9129.out[0] (.names)                                            0.261    15.079
n9130.in[1] (.names)                                             1.014    16.093
n9130.out[0] (.names)                                            0.261    16.354
n9131.in[1] (.names)                                             1.014    17.367
n9131.out[0] (.names)                                            0.261    17.628
n9132.in[3] (.names)                                             1.014    18.642
n9132.out[0] (.names)                                            0.261    18.903
n9156.in[0] (.names)                                             1.014    19.917
n9156.out[0] (.names)                                            0.261    20.178
n9113.in[3] (.names)                                             1.014    21.192
n9113.out[0] (.names)                                            0.261    21.453
n9159.in[1] (.names)                                             1.014    22.467
n9159.out[0] (.names)                                            0.261    22.728
n9160.in[1] (.names)                                             1.014    23.742
n9160.out[0] (.names)                                            0.261    24.003
n9161.in[0] (.names)                                             1.014    25.016
n9161.out[0] (.names)                                            0.261    25.277
n9162.in[0] (.names)                                             1.014    26.291
n9162.out[0] (.names)                                            0.261    26.552
n9163.in[0] (.names)                                             1.014    27.566
n9163.out[0] (.names)                                            0.261    27.827
n9165.in[0] (.names)                                             1.014    28.841
n9165.out[0] (.names)                                            0.261    29.102
n10265.in[1] (.names)                                            1.014    30.116
n10265.out[0] (.names)                                           0.261    30.377
n10266.in[0] (.names)                                            1.014    31.390
n10266.out[0] (.names)                                           0.261    31.651
n10212.in[1] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10213.in[1] (.names)                                            1.014    33.940
n10213.out[0] (.names)                                           0.261    34.201
n10215.in[1] (.names)                                            1.014    35.215
n10215.out[0] (.names)                                           0.261    35.476
n10154.in[2] (.names)                                            1.014    36.490
n10154.out[0] (.names)                                           0.261    36.751
n10203.in[0] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10205.in[0] (.names)                                            1.014    39.039
n10205.out[0] (.names)                                           0.261    39.300
n10207.in[0] (.names)                                            1.014    40.314
n10207.out[0] (.names)                                           0.261    40.575
n10208.in[0] (.names)                                            1.014    41.589
n10208.out[0] (.names)                                           0.261    41.850
n10211.in[1] (.names)                                            1.014    42.864
n10211.out[0] (.names)                                           0.261    43.125
n10218.in[1] (.names)                                            1.014    44.139
n10218.out[0] (.names)                                           0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n10270.in[3] (.names)                                            1.014    46.688
n10270.out[0] (.names)                                           0.261    46.949
n10272.in[1] (.names)                                            1.014    47.963
n10272.out[0] (.names)                                           0.261    48.224
n8644.in[0] (.names)                                             1.014    49.238
n8644.out[0] (.names)                                            0.261    49.499
n10273.in[0] (.names)                                            1.014    50.513
n10273.out[0] (.names)                                           0.261    50.774
n8640.in[0] (.names)                                             1.014    51.787
n8640.out[0] (.names)                                            0.261    52.048
n8641.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8641.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n9315.Q[0] (.latch clocked by pclk)
Endpoint  : n10271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9315.clk[0] (.latch)                                            1.014     1.014
n9315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9316.in[0] (.names)                                             1.014     2.070
n9316.out[0] (.names)                                            0.261     2.331
n9317.in[0] (.names)                                             1.014     3.344
n9317.out[0] (.names)                                            0.261     3.605
n9141.in[1] (.names)                                             1.014     4.619
n9141.out[0] (.names)                                            0.261     4.880
n9202.in[1] (.names)                                             1.014     5.894
n9202.out[0] (.names)                                            0.261     6.155
n9203.in[0] (.names)                                             1.014     7.169
n9203.out[0] (.names)                                            0.261     7.430
n9204.in[0] (.names)                                             1.014     8.444
n9204.out[0] (.names)                                            0.261     8.705
n9205.in[1] (.names)                                             1.014     9.719
n9205.out[0] (.names)                                            0.261     9.980
n9207.in[0] (.names)                                             1.014    10.993
n9207.out[0] (.names)                                            0.261    11.254
n9126.in[0] (.names)                                             1.014    12.268
n9126.out[0] (.names)                                            0.261    12.529
n9127.in[3] (.names)                                             1.014    13.543
n9127.out[0] (.names)                                            0.261    13.804
n9129.in[2] (.names)                                             1.014    14.818
n9129.out[0] (.names)                                            0.261    15.079
n9130.in[1] (.names)                                             1.014    16.093
n9130.out[0] (.names)                                            0.261    16.354
n9131.in[1] (.names)                                             1.014    17.367
n9131.out[0] (.names)                                            0.261    17.628
n9132.in[3] (.names)                                             1.014    18.642
n9132.out[0] (.names)                                            0.261    18.903
n9156.in[0] (.names)                                             1.014    19.917
n9156.out[0] (.names)                                            0.261    20.178
n9113.in[3] (.names)                                             1.014    21.192
n9113.out[0] (.names)                                            0.261    21.453
n9159.in[1] (.names)                                             1.014    22.467
n9159.out[0] (.names)                                            0.261    22.728
n9160.in[1] (.names)                                             1.014    23.742
n9160.out[0] (.names)                                            0.261    24.003
n9161.in[0] (.names)                                             1.014    25.016
n9161.out[0] (.names)                                            0.261    25.277
n9162.in[0] (.names)                                             1.014    26.291
n9162.out[0] (.names)                                            0.261    26.552
n9163.in[0] (.names)                                             1.014    27.566
n9163.out[0] (.names)                                            0.261    27.827
n9165.in[0] (.names)                                             1.014    28.841
n9165.out[0] (.names)                                            0.261    29.102
n10265.in[1] (.names)                                            1.014    30.116
n10265.out[0] (.names)                                           0.261    30.377
n10266.in[0] (.names)                                            1.014    31.390
n10266.out[0] (.names)                                           0.261    31.651
n10212.in[1] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10213.in[1] (.names)                                            1.014    33.940
n10213.out[0] (.names)                                           0.261    34.201
n10215.in[1] (.names)                                            1.014    35.215
n10215.out[0] (.names)                                           0.261    35.476
n10154.in[2] (.names)                                            1.014    36.490
n10154.out[0] (.names)                                           0.261    36.751
n10203.in[0] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10205.in[0] (.names)                                            1.014    39.039
n10205.out[0] (.names)                                           0.261    39.300
n10207.in[0] (.names)                                            1.014    40.314
n10207.out[0] (.names)                                           0.261    40.575
n10208.in[0] (.names)                                            1.014    41.589
n10208.out[0] (.names)                                           0.261    41.850
n10211.in[1] (.names)                                            1.014    42.864
n10211.out[0] (.names)                                           0.261    43.125
n10218.in[1] (.names)                                            1.014    44.139
n10218.out[0] (.names)                                           0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n10270.in[3] (.names)                                            1.014    46.688
n10270.out[0] (.names)                                           0.261    46.949
n10272.in[1] (.names)                                            1.014    47.963
n10272.out[0] (.names)                                           0.261    48.224
n8644.in[0] (.names)                                             1.014    49.238
n8644.out[0] (.names)                                            0.261    49.499
n10273.in[0] (.names)                                            1.014    50.513
n10273.out[0] (.names)                                           0.261    50.774
n8640.in[0] (.names)                                             1.014    51.787
n8640.out[0] (.names)                                            0.261    52.048
n10271.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10271.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n10876.Q[0] (.latch clocked by pclk)
Endpoint  : n12702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10876.clk[0] (.latch)                                           1.014     1.014
n10876.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11307.in[0] (.names)                                            1.014     2.070
n11307.out[0] (.names)                                           0.261     2.331
n11308.in[0] (.names)                                            1.014     3.344
n11308.out[0] (.names)                                           0.261     3.605
n11310.in[0] (.names)                                            1.014     4.619
n11310.out[0] (.names)                                           0.261     4.880
n11311.in[0] (.names)                                            1.014     5.894
n11311.out[0] (.names)                                           0.261     6.155
n11312.in[1] (.names)                                            1.014     7.169
n11312.out[0] (.names)                                           0.261     7.430
n11314.in[1] (.names)                                            1.014     8.444
n11314.out[0] (.names)                                           0.261     8.705
n11315.in[1] (.names)                                            1.014     9.719
n11315.out[0] (.names)                                           0.261     9.980
n11316.in[1] (.names)                                            1.014    10.993
n11316.out[0] (.names)                                           0.261    11.254
n11317.in[0] (.names)                                            1.014    12.268
n11317.out[0] (.names)                                           0.261    12.529
n11319.in[0] (.names)                                            1.014    13.543
n11319.out[0] (.names)                                           0.261    13.804
n11320.in[0] (.names)                                            1.014    14.818
n11320.out[0] (.names)                                           0.261    15.079
n11321.in[1] (.names)                                            1.014    16.093
n11321.out[0] (.names)                                           0.261    16.354
n11322.in[1] (.names)                                            1.014    17.367
n11322.out[0] (.names)                                           0.261    17.628
n11328.in[0] (.names)                                            1.014    18.642
n11328.out[0] (.names)                                           0.261    18.903
n11330.in[1] (.names)                                            1.014    19.917
n11330.out[0] (.names)                                           0.261    20.178
n11331.in[1] (.names)                                            1.014    21.192
n11331.out[0] (.names)                                           0.261    21.453
n11332.in[1] (.names)                                            1.014    22.467
n11332.out[0] (.names)                                           0.261    22.728
n11333.in[1] (.names)                                            1.014    23.742
n11333.out[0] (.names)                                           0.261    24.003
n13681.in[1] (.names)                                            1.014    25.016
n13681.out[0] (.names)                                           0.261    25.277
n13682.in[1] (.names)                                            1.014    26.291
n13682.out[0] (.names)                                           0.261    26.552
n13687.in[0] (.names)                                            1.014    27.566
n13687.out[0] (.names)                                           0.261    27.827
n13692.in[1] (.names)                                            1.014    28.841
n13692.out[0] (.names)                                           0.261    29.102
n13695.in[0] (.names)                                            1.014    30.116
n13695.out[0] (.names)                                           0.261    30.377
n13696.in[0] (.names)                                            1.014    31.390
n13696.out[0] (.names)                                           0.261    31.651
n13693.in[0] (.names)                                            1.014    32.665
n13693.out[0] (.names)                                           0.261    32.926
n13697.in[0] (.names)                                            1.014    33.940
n13697.out[0] (.names)                                           0.261    34.201
n13698.in[0] (.names)                                            1.014    35.215
n13698.out[0] (.names)                                           0.261    35.476
n13700.in[1] (.names)                                            1.014    36.490
n13700.out[0] (.names)                                           0.261    36.751
n13701.in[1] (.names)                                            1.014    37.765
n13701.out[0] (.names)                                           0.261    38.026
n13702.in[0] (.names)                                            1.014    39.039
n13702.out[0] (.names)                                           0.261    39.300
n13675.in[2] (.names)                                            1.014    40.314
n13675.out[0] (.names)                                           0.261    40.575
n13676.in[1] (.names)                                            1.014    41.589
n13676.out[0] (.names)                                           0.261    41.850
n13677.in[1] (.names)                                            1.014    42.864
n13677.out[0] (.names)                                           0.261    43.125
n13678.in[1] (.names)                                            1.014    44.139
n13678.out[0] (.names)                                           0.261    44.400
n13679.in[0] (.names)                                            1.014    45.413
n13679.out[0] (.names)                                           0.261    45.674
n13556.in[0] (.names)                                            1.014    46.688
n13556.out[0] (.names)                                           0.261    46.949
n13607.in[0] (.names)                                            1.014    47.963
n13607.out[0] (.names)                                           0.261    48.224
n13600.in[3] (.names)                                            1.014    49.238
n13600.out[0] (.names)                                           0.261    49.499
n13601.in[0] (.names)                                            1.014    50.513
n13601.out[0] (.names)                                           0.261    50.774
n12701.in[0] (.names)                                            1.014    51.787
n12701.out[0] (.names)                                           0.261    52.048
n12702.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12702.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n10876.Q[0] (.latch clocked by pclk)
Endpoint  : n13592.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10876.clk[0] (.latch)                                           1.014     1.014
n10876.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11307.in[0] (.names)                                            1.014     2.070
n11307.out[0] (.names)                                           0.261     2.331
n11308.in[0] (.names)                                            1.014     3.344
n11308.out[0] (.names)                                           0.261     3.605
n11310.in[0] (.names)                                            1.014     4.619
n11310.out[0] (.names)                                           0.261     4.880
n11311.in[0] (.names)                                            1.014     5.894
n11311.out[0] (.names)                                           0.261     6.155
n11312.in[1] (.names)                                            1.014     7.169
n11312.out[0] (.names)                                           0.261     7.430
n11314.in[1] (.names)                                            1.014     8.444
n11314.out[0] (.names)                                           0.261     8.705
n11315.in[1] (.names)                                            1.014     9.719
n11315.out[0] (.names)                                           0.261     9.980
n11316.in[1] (.names)                                            1.014    10.993
n11316.out[0] (.names)                                           0.261    11.254
n11317.in[0] (.names)                                            1.014    12.268
n11317.out[0] (.names)                                           0.261    12.529
n11319.in[0] (.names)                                            1.014    13.543
n11319.out[0] (.names)                                           0.261    13.804
n11320.in[0] (.names)                                            1.014    14.818
n11320.out[0] (.names)                                           0.261    15.079
n11321.in[1] (.names)                                            1.014    16.093
n11321.out[0] (.names)                                           0.261    16.354
n11322.in[1] (.names)                                            1.014    17.367
n11322.out[0] (.names)                                           0.261    17.628
n11328.in[0] (.names)                                            1.014    18.642
n11328.out[0] (.names)                                           0.261    18.903
n11330.in[1] (.names)                                            1.014    19.917
n11330.out[0] (.names)                                           0.261    20.178
n11331.in[1] (.names)                                            1.014    21.192
n11331.out[0] (.names)                                           0.261    21.453
n11332.in[1] (.names)                                            1.014    22.467
n11332.out[0] (.names)                                           0.261    22.728
n11333.in[1] (.names)                                            1.014    23.742
n11333.out[0] (.names)                                           0.261    24.003
n13681.in[1] (.names)                                            1.014    25.016
n13681.out[0] (.names)                                           0.261    25.277
n13682.in[1] (.names)                                            1.014    26.291
n13682.out[0] (.names)                                           0.261    26.552
n13687.in[0] (.names)                                            1.014    27.566
n13687.out[0] (.names)                                           0.261    27.827
n13692.in[1] (.names)                                            1.014    28.841
n13692.out[0] (.names)                                           0.261    29.102
n13695.in[0] (.names)                                            1.014    30.116
n13695.out[0] (.names)                                           0.261    30.377
n13696.in[0] (.names)                                            1.014    31.390
n13696.out[0] (.names)                                           0.261    31.651
n13693.in[0] (.names)                                            1.014    32.665
n13693.out[0] (.names)                                           0.261    32.926
n13697.in[0] (.names)                                            1.014    33.940
n13697.out[0] (.names)                                           0.261    34.201
n13698.in[0] (.names)                                            1.014    35.215
n13698.out[0] (.names)                                           0.261    35.476
n13700.in[1] (.names)                                            1.014    36.490
n13700.out[0] (.names)                                           0.261    36.751
n13701.in[1] (.names)                                            1.014    37.765
n13701.out[0] (.names)                                           0.261    38.026
n13702.in[0] (.names)                                            1.014    39.039
n13702.out[0] (.names)                                           0.261    39.300
n13675.in[2] (.names)                                            1.014    40.314
n13675.out[0] (.names)                                           0.261    40.575
n13676.in[1] (.names)                                            1.014    41.589
n13676.out[0] (.names)                                           0.261    41.850
n13677.in[1] (.names)                                            1.014    42.864
n13677.out[0] (.names)                                           0.261    43.125
n13678.in[1] (.names)                                            1.014    44.139
n13678.out[0] (.names)                                           0.261    44.400
n13679.in[0] (.names)                                            1.014    45.413
n13679.out[0] (.names)                                           0.261    45.674
n13556.in[0] (.names)                                            1.014    46.688
n13556.out[0] (.names)                                           0.261    46.949
n13607.in[0] (.names)                                            1.014    47.963
n13607.out[0] (.names)                                           0.261    48.224
n13600.in[3] (.names)                                            1.014    49.238
n13600.out[0] (.names)                                           0.261    49.499
n8603.in[1] (.names)                                             1.014    50.513
n8603.out[0] (.names)                                            0.261    50.774
n13591.in[2] (.names)                                            1.014    51.787
n13591.out[0] (.names)                                           0.261    52.048
n13592.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13592.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n12237.Q[0] (.latch clocked by pclk)
Endpoint  : n8758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12237.clk[0] (.latch)                                           1.014     1.014
n12237.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12238.in[0] (.names)                                            1.014     2.070
n12238.out[0] (.names)                                           0.261     2.331
n12239.in[0] (.names)                                            1.014     3.344
n12239.out[0] (.names)                                           0.261     3.605
n11915.in[0] (.names)                                            1.014     4.619
n11915.out[0] (.names)                                           0.261     4.880
n11916.in[1] (.names)                                            1.014     5.894
n11916.out[0] (.names)                                           0.261     6.155
n11917.in[1] (.names)                                            1.014     7.169
n11917.out[0] (.names)                                           0.261     7.430
n11918.in[0] (.names)                                            1.014     8.444
n11918.out[0] (.names)                                           0.261     8.705
n11919.in[0] (.names)                                            1.014     9.719
n11919.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11947.in[1] (.names)                                            1.014    12.268
n11947.out[0] (.names)                                           0.261    12.529
n11953.in[1] (.names)                                            1.014    13.543
n11953.out[0] (.names)                                           0.261    13.804
n11923.in[1] (.names)                                            1.014    14.818
n11923.out[0] (.names)                                           0.261    15.079
n11924.in[1] (.names)                                            1.014    16.093
n11924.out[0] (.names)                                           0.261    16.354
n11925.in[0] (.names)                                            1.014    17.367
n11925.out[0] (.names)                                           0.261    17.628
n11926.in[0] (.names)                                            1.014    18.642
n11926.out[0] (.names)                                           0.261    18.903
n11928.in[0] (.names)                                            1.014    19.917
n11928.out[0] (.names)                                           0.261    20.178
n11929.in[1] (.names)                                            1.014    21.192
n11929.out[0] (.names)                                           0.261    21.453
n11930.in[0] (.names)                                            1.014    22.467
n11930.out[0] (.names)                                           0.261    22.728
n11931.in[0] (.names)                                            1.014    23.742
n11931.out[0] (.names)                                           0.261    24.003
n11932.in[0] (.names)                                            1.014    25.016
n11932.out[0] (.names)                                           0.261    25.277
n11909.in[1] (.names)                                            1.014    26.291
n11909.out[0] (.names)                                           0.261    26.552
n11933.in[2] (.names)                                            1.014    27.566
n11933.out[0] (.names)                                           0.261    27.827
n11934.in[3] (.names)                                            1.014    28.841
n11934.out[0] (.names)                                           0.261    29.102
n11935.in[3] (.names)                                            1.014    30.116
n11935.out[0] (.names)                                           0.261    30.377
n11936.in[0] (.names)                                            1.014    31.390
n11936.out[0] (.names)                                           0.261    31.651
n11937.in[0] (.names)                                            1.014    32.665
n11937.out[0] (.names)                                           0.261    32.926
n10117.in[1] (.names)                                            1.014    33.940
n10117.out[0] (.names)                                           0.261    34.201
n10118.in[2] (.names)                                            1.014    35.215
n10118.out[0] (.names)                                           0.261    35.476
n8638.in[0] (.names)                                             1.014    36.490
n8638.out[0] (.names)                                            0.261    36.751
n10133.in[2] (.names)                                            1.014    37.765
n10133.out[0] (.names)                                           0.261    38.026
n10134.in[0] (.names)                                            1.014    39.039
n10134.out[0] (.names)                                           0.261    39.300
n10128.in[1] (.names)                                            1.014    40.314
n10128.out[0] (.names)                                           0.261    40.575
n10130.in[0] (.names)                                            1.014    41.589
n10130.out[0] (.names)                                           0.261    41.850
n8739.in[2] (.names)                                             1.014    42.864
n8739.out[0] (.names)                                            0.261    43.125
n10135.in[0] (.names)                                            1.014    44.139
n10135.out[0] (.names)                                           0.261    44.400
n10137.in[1] (.names)                                            1.014    45.413
n10137.out[0] (.names)                                           0.261    45.674
n10138.in[0] (.names)                                            1.014    46.688
n10138.out[0] (.names)                                           0.261    46.949
n8753.in[1] (.names)                                             1.014    47.963
n8753.out[0] (.names)                                            0.261    48.224
n10140.in[2] (.names)                                            1.014    49.238
n10140.out[0] (.names)                                           0.261    49.499
n8759.in[1] (.names)                                             1.014    50.513
n8759.out[0] (.names)                                            0.261    50.774
n8757.in[0] (.names)                                             1.014    51.787
n8757.out[0] (.names)                                            0.261    52.048
n8758.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8758.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12605.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13153.in[0] (.names)                                            1.014    31.390
n13153.out[0] (.names)                                           0.261    31.651
n13155.in[0] (.names)                                            1.014    32.665
n13155.out[0] (.names)                                           0.261    32.926
n12884.in[0] (.names)                                            1.014    33.940
n12884.out[0] (.names)                                           0.261    34.201
n12885.in[3] (.names)                                            1.014    35.215
n12885.out[0] (.names)                                           0.261    35.476
n12905.in[2] (.names)                                            1.014    36.490
n12905.out[0] (.names)                                           0.261    36.751
n12906.in[0] (.names)                                            1.014    37.765
n12906.out[0] (.names)                                           0.261    38.026
n12907.in[2] (.names)                                            1.014    39.039
n12907.out[0] (.names)                                           0.261    39.300
n12908.in[1] (.names)                                            1.014    40.314
n12908.out[0] (.names)                                           0.261    40.575
n12253.in[3] (.names)                                            1.014    41.589
n12253.out[0] (.names)                                           0.261    41.850
n12945.in[3] (.names)                                            1.014    42.864
n12945.out[0] (.names)                                           0.261    43.125
n13793.in[2] (.names)                                            1.014    44.139
n13793.out[0] (.names)                                           0.261    44.400
n13794.in[0] (.names)                                            1.014    45.413
n13794.out[0] (.names)                                           0.261    45.674
n13796.in[1] (.names)                                            1.014    46.688
n13796.out[0] (.names)                                           0.261    46.949
n13801.in[0] (.names)                                            1.014    47.963
n13801.out[0] (.names)                                           0.261    48.224
n13804.in[0] (.names)                                            1.014    49.238
n13804.out[0] (.names)                                           0.261    49.499
n12687.in[0] (.names)                                            1.014    50.513
n12687.out[0] (.names)                                           0.261    50.774
n12604.in[0] (.names)                                            1.014    51.787
n12604.out[0] (.names)                                           0.261    52.048
n12605.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12605.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n13186.Q[0] (.latch clocked by pclk)
Endpoint  : n12613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13186.clk[0] (.latch)                                           1.014     1.014
n13186.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13187.in[0] (.names)                                            1.014     2.070
n13187.out[0] (.names)                                           0.261     2.331
n13167.in[0] (.names)                                            1.014     3.344
n13167.out[0] (.names)                                           0.261     3.605
n13221.in[0] (.names)                                            1.014     4.619
n13221.out[0] (.names)                                           0.261     4.880
n13180.in[0] (.names)                                            1.014     5.894
n13180.out[0] (.names)                                           0.261     6.155
n13181.in[2] (.names)                                            1.014     7.169
n13181.out[0] (.names)                                           0.261     7.430
n13182.in[1] (.names)                                            1.014     8.444
n13182.out[0] (.names)                                           0.261     8.705
n13188.in[0] (.names)                                            1.014     9.719
n13188.out[0] (.names)                                           0.261     9.980
n13190.in[0] (.names)                                            1.014    10.993
n13190.out[0] (.names)                                           0.261    11.254
n13191.in[0] (.names)                                            1.014    12.268
n13191.out[0] (.names)                                           0.261    12.529
n13193.in[1] (.names)                                            1.014    13.543
n13193.out[0] (.names)                                           0.261    13.804
n13194.in[0] (.names)                                            1.014    14.818
n13194.out[0] (.names)                                           0.261    15.079
n13198.in[1] (.names)                                            1.014    16.093
n13198.out[0] (.names)                                           0.261    16.354
n13199.in[0] (.names)                                            1.014    17.367
n13199.out[0] (.names)                                           0.261    17.628
n13201.in[0] (.names)                                            1.014    18.642
n13201.out[0] (.names)                                           0.261    18.903
n13202.in[0] (.names)                                            1.014    19.917
n13202.out[0] (.names)                                           0.261    20.178
n13021.in[0] (.names)                                            1.014    21.192
n13021.out[0] (.names)                                           0.261    21.453
n13022.in[1] (.names)                                            1.014    22.467
n13022.out[0] (.names)                                           0.261    22.728
n13024.in[0] (.names)                                            1.014    23.742
n13024.out[0] (.names)                                           0.261    24.003
n13025.in[1] (.names)                                            1.014    25.016
n13025.out[0] (.names)                                           0.261    25.277
n13028.in[0] (.names)                                            1.014    26.291
n13028.out[0] (.names)                                           0.261    26.552
n13030.in[0] (.names)                                            1.014    27.566
n13030.out[0] (.names)                                           0.261    27.827
n13031.in[2] (.names)                                            1.014    28.841
n13031.out[0] (.names)                                           0.261    29.102
n13034.in[0] (.names)                                            1.014    30.116
n13034.out[0] (.names)                                           0.261    30.377
n13036.in[1] (.names)                                            1.014    31.390
n13036.out[0] (.names)                                           0.261    31.651
n12860.in[0] (.names)                                            1.014    32.665
n12860.out[0] (.names)                                           0.261    32.926
n12827.in[0] (.names)                                            1.014    33.940
n12827.out[0] (.names)                                           0.261    34.201
n12861.in[0] (.names)                                            1.014    35.215
n12861.out[0] (.names)                                           0.261    35.476
n12862.in[1] (.names)                                            1.014    36.490
n12862.out[0] (.names)                                           0.261    36.751
n12801.in[0] (.names)                                            1.014    37.765
n12801.out[0] (.names)                                           0.261    38.026
n12802.in[0] (.names)                                            1.014    39.039
n12802.out[0] (.names)                                           0.261    39.300
n12803.in[2] (.names)                                            1.014    40.314
n12803.out[0] (.names)                                           0.261    40.575
n12804.in[1] (.names)                                            1.014    41.589
n12804.out[0] (.names)                                           0.261    41.850
n12806.in[0] (.names)                                            1.014    42.864
n12806.out[0] (.names)                                           0.261    43.125
n12807.in[0] (.names)                                            1.014    44.139
n12807.out[0] (.names)                                           0.261    44.400
n12825.in[0] (.names)                                            1.014    45.413
n12825.out[0] (.names)                                           0.261    45.674
n12833.in[0] (.names)                                            1.014    46.688
n12833.out[0] (.names)                                           0.261    46.949
n12251.in[1] (.names)                                            1.014    47.963
n12251.out[0] (.names)                                           0.261    48.224
n12666.in[0] (.names)                                            1.014    49.238
n12666.out[0] (.names)                                           0.261    49.499
n12673.in[1] (.names)                                            1.014    50.513
n12673.out[0] (.names)                                           0.261    50.774
n12612.in[0] (.names)                                            1.014    51.787
n12612.out[0] (.names)                                           0.261    52.048
n12613.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12613.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n14109.Q[0] (.latch clocked by pclk)
Endpoint  : out:n167.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14109.clk[0] (.latch)                                           1.014     1.014
n14109.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14110.in[0] (.names)                                            1.014     2.070
n14110.out[0] (.names)                                           0.261     2.331
n14111.in[2] (.names)                                            1.014     3.344
n14111.out[0] (.names)                                           0.261     3.605
n14113.in[0] (.names)                                            1.014     4.619
n14113.out[0] (.names)                                           0.261     4.880
n14118.in[1] (.names)                                            1.014     5.894
n14118.out[0] (.names)                                           0.261     6.155
n14119.in[1] (.names)                                            1.014     7.169
n14119.out[0] (.names)                                           0.261     7.430
n14120.in[1] (.names)                                            1.014     8.444
n14120.out[0] (.names)                                           0.261     8.705
n14121.in[2] (.names)                                            1.014     9.719
n14121.out[0] (.names)                                           0.261     9.980
n14115.in[0] (.names)                                            1.014    10.993
n14115.out[0] (.names)                                           0.261    11.254
n14116.in[0] (.names)                                            1.014    12.268
n14116.out[0] (.names)                                           0.261    12.529
n14117.in[0] (.names)                                            1.014    13.543
n14117.out[0] (.names)                                           0.261    13.804
n14200.in[0] (.names)                                            1.014    14.818
n14200.out[0] (.names)                                           0.261    15.079
n14199.in[2] (.names)                                            1.014    16.093
n14199.out[0] (.names)                                           0.261    16.354
n14210.in[1] (.names)                                            1.014    17.367
n14210.out[0] (.names)                                           0.261    17.628
n14208.in[0] (.names)                                            1.014    18.642
n14208.out[0] (.names)                                           0.261    18.903
n14209.in[0] (.names)                                            1.014    19.917
n14209.out[0] (.names)                                           0.261    20.178
n14211.in[2] (.names)                                            1.014    21.192
n14211.out[0] (.names)                                           0.261    21.453
n14212.in[2] (.names)                                            1.014    22.467
n14212.out[0] (.names)                                           0.261    22.728
n14213.in[0] (.names)                                            1.014    23.742
n14213.out[0] (.names)                                           0.261    24.003
n14214.in[2] (.names)                                            1.014    25.016
n14214.out[0] (.names)                                           0.261    25.277
n14215.in[1] (.names)                                            1.014    26.291
n14215.out[0] (.names)                                           0.261    26.552
n14216.in[1] (.names)                                            1.014    27.566
n14216.out[0] (.names)                                           0.261    27.827
n14217.in[0] (.names)                                            1.014    28.841
n14217.out[0] (.names)                                           0.261    29.102
n14242.in[0] (.names)                                            1.014    30.116
n14242.out[0] (.names)                                           0.261    30.377
n14244.in[1] (.names)                                            1.014    31.390
n14244.out[0] (.names)                                           0.261    31.651
n14245.in[0] (.names)                                            1.014    32.665
n14245.out[0] (.names)                                           0.261    32.926
n14247.in[2] (.names)                                            1.014    33.940
n14247.out[0] (.names)                                           0.261    34.201
n14248.in[1] (.names)                                            1.014    35.215
n14248.out[0] (.names)                                           0.261    35.476
n14249.in[0] (.names)                                            1.014    36.490
n14249.out[0] (.names)                                           0.261    36.751
n14252.in[1] (.names)                                            1.014    37.765
n14252.out[0] (.names)                                           0.261    38.026
n14260.in[2] (.names)                                            1.014    39.039
n14260.out[0] (.names)                                           0.261    39.300
n14253.in[0] (.names)                                            1.014    40.314
n14253.out[0] (.names)                                           0.261    40.575
n14254.in[0] (.names)                                            1.014    41.589
n14254.out[0] (.names)                                           0.261    41.850
n14255.in[1] (.names)                                            1.014    42.864
n14255.out[0] (.names)                                           0.261    43.125
n14256.in[0] (.names)                                            1.014    44.139
n14256.out[0] (.names)                                           0.261    44.400
n14258.in[0] (.names)                                            1.014    45.413
n14258.out[0] (.names)                                           0.261    45.674
n238.in[0] (.names)                                              1.014    46.688
n238.out[0] (.names)                                             0.261    46.949
n13813.in[1] (.names)                                            1.014    47.963
n13813.out[0] (.names)                                           0.261    48.224
n14257.in[2] (.names)                                            1.014    49.238
n14257.out[0] (.names)                                           0.261    49.499
n167.in[1] (.names)                                              1.014    50.513
n167.out[0] (.names)                                             0.261    50.774
out:n167.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 12
Startpoint: n9315.Q[0] (.latch clocked by pclk)
Endpoint  : n10224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9315.clk[0] (.latch)                                            1.014     1.014
n9315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9316.in[0] (.names)                                             1.014     2.070
n9316.out[0] (.names)                                            0.261     2.331
n9317.in[0] (.names)                                             1.014     3.344
n9317.out[0] (.names)                                            0.261     3.605
n9141.in[1] (.names)                                             1.014     4.619
n9141.out[0] (.names)                                            0.261     4.880
n9202.in[1] (.names)                                             1.014     5.894
n9202.out[0] (.names)                                            0.261     6.155
n9203.in[0] (.names)                                             1.014     7.169
n9203.out[0] (.names)                                            0.261     7.430
n9204.in[0] (.names)                                             1.014     8.444
n9204.out[0] (.names)                                            0.261     8.705
n9205.in[1] (.names)                                             1.014     9.719
n9205.out[0] (.names)                                            0.261     9.980
n9207.in[0] (.names)                                             1.014    10.993
n9207.out[0] (.names)                                            0.261    11.254
n9126.in[0] (.names)                                             1.014    12.268
n9126.out[0] (.names)                                            0.261    12.529
n9127.in[3] (.names)                                             1.014    13.543
n9127.out[0] (.names)                                            0.261    13.804
n9129.in[2] (.names)                                             1.014    14.818
n9129.out[0] (.names)                                            0.261    15.079
n9130.in[1] (.names)                                             1.014    16.093
n9130.out[0] (.names)                                            0.261    16.354
n9131.in[1] (.names)                                             1.014    17.367
n9131.out[0] (.names)                                            0.261    17.628
n9132.in[3] (.names)                                             1.014    18.642
n9132.out[0] (.names)                                            0.261    18.903
n9156.in[0] (.names)                                             1.014    19.917
n9156.out[0] (.names)                                            0.261    20.178
n9113.in[3] (.names)                                             1.014    21.192
n9113.out[0] (.names)                                            0.261    21.453
n9159.in[1] (.names)                                             1.014    22.467
n9159.out[0] (.names)                                            0.261    22.728
n9160.in[1] (.names)                                             1.014    23.742
n9160.out[0] (.names)                                            0.261    24.003
n9161.in[0] (.names)                                             1.014    25.016
n9161.out[0] (.names)                                            0.261    25.277
n9162.in[0] (.names)                                             1.014    26.291
n9162.out[0] (.names)                                            0.261    26.552
n9163.in[0] (.names)                                             1.014    27.566
n9163.out[0] (.names)                                            0.261    27.827
n9165.in[0] (.names)                                             1.014    28.841
n9165.out[0] (.names)                                            0.261    29.102
n10265.in[1] (.names)                                            1.014    30.116
n10265.out[0] (.names)                                           0.261    30.377
n10266.in[0] (.names)                                            1.014    31.390
n10266.out[0] (.names)                                           0.261    31.651
n10212.in[1] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10213.in[1] (.names)                                            1.014    33.940
n10213.out[0] (.names)                                           0.261    34.201
n10215.in[1] (.names)                                            1.014    35.215
n10215.out[0] (.names)                                           0.261    35.476
n10154.in[2] (.names)                                            1.014    36.490
n10154.out[0] (.names)                                           0.261    36.751
n10203.in[0] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10205.in[0] (.names)                                            1.014    39.039
n10205.out[0] (.names)                                           0.261    39.300
n10207.in[0] (.names)                                            1.014    40.314
n10207.out[0] (.names)                                           0.261    40.575
n10208.in[0] (.names)                                            1.014    41.589
n10208.out[0] (.names)                                           0.261    41.850
n10211.in[1] (.names)                                            1.014    42.864
n10211.out[0] (.names)                                           0.261    43.125
n10218.in[1] (.names)                                            1.014    44.139
n10218.out[0] (.names)                                           0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n10219.in[0] (.names)                                            1.014    46.688
n10219.out[0] (.names)                                           0.261    46.949
n10220.in[0] (.names)                                            1.014    47.963
n10220.out[0] (.names)                                           0.261    48.224
n10165.in[1] (.names)                                            1.014    49.238
n10165.out[0] (.names)                                           0.261    49.499
n8735.in[0] (.names)                                             1.014    50.513
n8735.out[0] (.names)                                            0.261    50.774
n10224.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10224.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n4848.Q[0] (.latch clocked by pclk)
Endpoint  : n4416.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4848.clk[0] (.latch)                                            1.014     1.014
n4848.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4797.in[0] (.names)                                             1.014     2.070
n4797.out[0] (.names)                                            0.261     2.331
n4345.in[0] (.names)                                             1.014     3.344
n4345.out[0] (.names)                                            0.261     3.605
n4803.in[3] (.names)                                             1.014     4.619
n4803.out[0] (.names)                                            0.261     4.880
n4804.in[0] (.names)                                             1.014     5.894
n4804.out[0] (.names)                                            0.261     6.155
n4806.in[2] (.names)                                             1.014     7.169
n4806.out[0] (.names)                                            0.261     7.430
n4810.in[1] (.names)                                             1.014     8.444
n4810.out[0] (.names)                                            0.261     8.705
n4812.in[2] (.names)                                             1.014     9.719
n4812.out[0] (.names)                                            0.261     9.980
n4816.in[0] (.names)                                             1.014    10.993
n4816.out[0] (.names)                                            0.261    11.254
n4817.in[0] (.names)                                             1.014    12.268
n4817.out[0] (.names)                                            0.261    12.529
n4819.in[1] (.names)                                             1.014    13.543
n4819.out[0] (.names)                                            0.261    13.804
n4820.in[2] (.names)                                             1.014    14.818
n4820.out[0] (.names)                                            0.261    15.079
n4821.in[1] (.names)                                             1.014    16.093
n4821.out[0] (.names)                                            0.261    16.354
n4807.in[0] (.names)                                             1.014    17.367
n4807.out[0] (.names)                                            0.261    17.628
n4290.in[0] (.names)                                             1.014    18.642
n4290.out[0] (.names)                                            0.261    18.903
n4346.in[2] (.names)                                             1.014    19.917
n4346.out[0] (.names)                                            0.261    20.178
n4389.in[3] (.names)                                             1.014    21.192
n4389.out[0] (.names)                                            0.261    21.453
n4391.in[1] (.names)                                             1.014    22.467
n4391.out[0] (.names)                                            0.261    22.728
n4392.in[1] (.names)                                             1.014    23.742
n4392.out[0] (.names)                                            0.261    24.003
n4393.in[0] (.names)                                             1.014    25.016
n4393.out[0] (.names)                                            0.261    25.277
n4388.in[0] (.names)                                             1.014    26.291
n4388.out[0] (.names)                                            0.261    26.552
n4394.in[0] (.names)                                             1.014    27.566
n4394.out[0] (.names)                                            0.261    27.827
n4395.in[0] (.names)                                             1.014    28.841
n4395.out[0] (.names)                                            0.261    29.102
n4396.in[0] (.names)                                             1.014    30.116
n4396.out[0] (.names)                                            0.261    30.377
n4322.in[1] (.names)                                             1.014    31.390
n4322.out[0] (.names)                                            0.261    31.651
n4422.in[0] (.names)                                             1.014    32.665
n4422.out[0] (.names)                                            0.261    32.926
n4425.in[0] (.names)                                             1.014    33.940
n4425.out[0] (.names)                                            0.261    34.201
n4426.in[1] (.names)                                             1.014    35.215
n4426.out[0] (.names)                                            0.261    35.476
n4400.in[0] (.names)                                             1.014    36.490
n4400.out[0] (.names)                                            0.261    36.751
n4401.in[1] (.names)                                             1.014    37.765
n4401.out[0] (.names)                                            0.261    38.026
n4402.in[0] (.names)                                             1.014    39.039
n4402.out[0] (.names)                                            0.261    39.300
n4403.in[1] (.names)                                             1.014    40.314
n4403.out[0] (.names)                                            0.261    40.575
n4410.in[0] (.names)                                             1.014    41.589
n4410.out[0] (.names)                                            0.261    41.850
n4411.in[0] (.names)                                             1.014    42.864
n4411.out[0] (.names)                                            0.261    43.125
n4412.in[1] (.names)                                             1.014    44.139
n4412.out[0] (.names)                                            0.261    44.400
n4420.in[2] (.names)                                             1.014    45.413
n4420.out[0] (.names)                                            0.261    45.674
n4421.in[0] (.names)                                             1.014    46.688
n4421.out[0] (.names)                                            0.261    46.949
n3502.in[0] (.names)                                             1.014    47.963
n3502.out[0] (.names)                                            0.261    48.224
n4414.in[0] (.names)                                             1.014    49.238
n4414.out[0] (.names)                                            0.261    49.499
n4415.in[0] (.names)                                             1.014    50.513
n4415.out[0] (.names)                                            0.261    50.774
n4416.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n9315.Q[0] (.latch clocked by pclk)
Endpoint  : n8736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9315.clk[0] (.latch)                                            1.014     1.014
n9315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9316.in[0] (.names)                                             1.014     2.070
n9316.out[0] (.names)                                            0.261     2.331
n9317.in[0] (.names)                                             1.014     3.344
n9317.out[0] (.names)                                            0.261     3.605
n9141.in[1] (.names)                                             1.014     4.619
n9141.out[0] (.names)                                            0.261     4.880
n9202.in[1] (.names)                                             1.014     5.894
n9202.out[0] (.names)                                            0.261     6.155
n9203.in[0] (.names)                                             1.014     7.169
n9203.out[0] (.names)                                            0.261     7.430
n9204.in[0] (.names)                                             1.014     8.444
n9204.out[0] (.names)                                            0.261     8.705
n9205.in[1] (.names)                                             1.014     9.719
n9205.out[0] (.names)                                            0.261     9.980
n9207.in[0] (.names)                                             1.014    10.993
n9207.out[0] (.names)                                            0.261    11.254
n9126.in[0] (.names)                                             1.014    12.268
n9126.out[0] (.names)                                            0.261    12.529
n9127.in[3] (.names)                                             1.014    13.543
n9127.out[0] (.names)                                            0.261    13.804
n9129.in[2] (.names)                                             1.014    14.818
n9129.out[0] (.names)                                            0.261    15.079
n9130.in[1] (.names)                                             1.014    16.093
n9130.out[0] (.names)                                            0.261    16.354
n9131.in[1] (.names)                                             1.014    17.367
n9131.out[0] (.names)                                            0.261    17.628
n9132.in[3] (.names)                                             1.014    18.642
n9132.out[0] (.names)                                            0.261    18.903
n9156.in[0] (.names)                                             1.014    19.917
n9156.out[0] (.names)                                            0.261    20.178
n9113.in[3] (.names)                                             1.014    21.192
n9113.out[0] (.names)                                            0.261    21.453
n9159.in[1] (.names)                                             1.014    22.467
n9159.out[0] (.names)                                            0.261    22.728
n9160.in[1] (.names)                                             1.014    23.742
n9160.out[0] (.names)                                            0.261    24.003
n9161.in[0] (.names)                                             1.014    25.016
n9161.out[0] (.names)                                            0.261    25.277
n9162.in[0] (.names)                                             1.014    26.291
n9162.out[0] (.names)                                            0.261    26.552
n9163.in[0] (.names)                                             1.014    27.566
n9163.out[0] (.names)                                            0.261    27.827
n9165.in[0] (.names)                                             1.014    28.841
n9165.out[0] (.names)                                            0.261    29.102
n10265.in[1] (.names)                                            1.014    30.116
n10265.out[0] (.names)                                           0.261    30.377
n10266.in[0] (.names)                                            1.014    31.390
n10266.out[0] (.names)                                           0.261    31.651
n10212.in[1] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10213.in[1] (.names)                                            1.014    33.940
n10213.out[0] (.names)                                           0.261    34.201
n10215.in[1] (.names)                                            1.014    35.215
n10215.out[0] (.names)                                           0.261    35.476
n10154.in[2] (.names)                                            1.014    36.490
n10154.out[0] (.names)                                           0.261    36.751
n10203.in[0] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10205.in[0] (.names)                                            1.014    39.039
n10205.out[0] (.names)                                           0.261    39.300
n10207.in[0] (.names)                                            1.014    40.314
n10207.out[0] (.names)                                           0.261    40.575
n10208.in[0] (.names)                                            1.014    41.589
n10208.out[0] (.names)                                           0.261    41.850
n10211.in[1] (.names)                                            1.014    42.864
n10211.out[0] (.names)                                           0.261    43.125
n10218.in[1] (.names)                                            1.014    44.139
n10218.out[0] (.names)                                           0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n10219.in[0] (.names)                                            1.014    46.688
n10219.out[0] (.names)                                           0.261    46.949
n10220.in[0] (.names)                                            1.014    47.963
n10220.out[0] (.names)                                           0.261    48.224
n10165.in[1] (.names)                                            1.014    49.238
n10165.out[0] (.names)                                           0.261    49.499
n8735.in[0] (.names)                                             1.014    50.513
n8735.out[0] (.names)                                            0.261    50.774
n8736.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8736.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n9315.Q[0] (.latch clocked by pclk)
Endpoint  : n8734.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9315.clk[0] (.latch)                                            1.014     1.014
n9315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9316.in[0] (.names)                                             1.014     2.070
n9316.out[0] (.names)                                            0.261     2.331
n9317.in[0] (.names)                                             1.014     3.344
n9317.out[0] (.names)                                            0.261     3.605
n9141.in[1] (.names)                                             1.014     4.619
n9141.out[0] (.names)                                            0.261     4.880
n9202.in[1] (.names)                                             1.014     5.894
n9202.out[0] (.names)                                            0.261     6.155
n9203.in[0] (.names)                                             1.014     7.169
n9203.out[0] (.names)                                            0.261     7.430
n9204.in[0] (.names)                                             1.014     8.444
n9204.out[0] (.names)                                            0.261     8.705
n9205.in[1] (.names)                                             1.014     9.719
n9205.out[0] (.names)                                            0.261     9.980
n9207.in[0] (.names)                                             1.014    10.993
n9207.out[0] (.names)                                            0.261    11.254
n9126.in[0] (.names)                                             1.014    12.268
n9126.out[0] (.names)                                            0.261    12.529
n9127.in[3] (.names)                                             1.014    13.543
n9127.out[0] (.names)                                            0.261    13.804
n9129.in[2] (.names)                                             1.014    14.818
n9129.out[0] (.names)                                            0.261    15.079
n9130.in[1] (.names)                                             1.014    16.093
n9130.out[0] (.names)                                            0.261    16.354
n9131.in[1] (.names)                                             1.014    17.367
n9131.out[0] (.names)                                            0.261    17.628
n9132.in[3] (.names)                                             1.014    18.642
n9132.out[0] (.names)                                            0.261    18.903
n9156.in[0] (.names)                                             1.014    19.917
n9156.out[0] (.names)                                            0.261    20.178
n9113.in[3] (.names)                                             1.014    21.192
n9113.out[0] (.names)                                            0.261    21.453
n9159.in[1] (.names)                                             1.014    22.467
n9159.out[0] (.names)                                            0.261    22.728
n9160.in[1] (.names)                                             1.014    23.742
n9160.out[0] (.names)                                            0.261    24.003
n9161.in[0] (.names)                                             1.014    25.016
n9161.out[0] (.names)                                            0.261    25.277
n9162.in[0] (.names)                                             1.014    26.291
n9162.out[0] (.names)                                            0.261    26.552
n9163.in[0] (.names)                                             1.014    27.566
n9163.out[0] (.names)                                            0.261    27.827
n9165.in[0] (.names)                                             1.014    28.841
n9165.out[0] (.names)                                            0.261    29.102
n10265.in[1] (.names)                                            1.014    30.116
n10265.out[0] (.names)                                           0.261    30.377
n10266.in[0] (.names)                                            1.014    31.390
n10266.out[0] (.names)                                           0.261    31.651
n10212.in[1] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10213.in[1] (.names)                                            1.014    33.940
n10213.out[0] (.names)                                           0.261    34.201
n10215.in[1] (.names)                                            1.014    35.215
n10215.out[0] (.names)                                           0.261    35.476
n10154.in[2] (.names)                                            1.014    36.490
n10154.out[0] (.names)                                           0.261    36.751
n10203.in[0] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10205.in[0] (.names)                                            1.014    39.039
n10205.out[0] (.names)                                           0.261    39.300
n10207.in[0] (.names)                                            1.014    40.314
n10207.out[0] (.names)                                           0.261    40.575
n10208.in[0] (.names)                                            1.014    41.589
n10208.out[0] (.names)                                           0.261    41.850
n10211.in[1] (.names)                                            1.014    42.864
n10211.out[0] (.names)                                           0.261    43.125
n10218.in[1] (.names)                                            1.014    44.139
n10218.out[0] (.names)                                           0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n10219.in[0] (.names)                                            1.014    46.688
n10219.out[0] (.names)                                           0.261    46.949
n10220.in[0] (.names)                                            1.014    47.963
n10220.out[0] (.names)                                           0.261    48.224
n10165.in[1] (.names)                                            1.014    49.238
n10165.out[0] (.names)                                           0.261    49.499
n8733.in[0] (.names)                                             1.014    50.513
n8733.out[0] (.names)                                            0.261    50.774
n8734.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8734.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n190.Q[0] (.latch clocked by pclk)
Endpoint  : n10874.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n190.clk[0] (.latch)                                             1.014     1.014
n190.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n12278.in[0] (.names)                                            1.014     2.070
n12278.out[0] (.names)                                           0.261     2.331
n12279.in[1] (.names)                                            1.014     3.344
n12279.out[0] (.names)                                           0.261     3.605
n12281.in[1] (.names)                                            1.014     4.619
n12281.out[0] (.names)                                           0.261     4.880
n12286.in[0] (.names)                                            1.014     5.894
n12286.out[0] (.names)                                           0.261     6.155
n12287.in[0] (.names)                                            1.014     7.169
n12287.out[0] (.names)                                           0.261     7.430
n12274.in[0] (.names)                                            1.014     8.444
n12274.out[0] (.names)                                           0.261     8.705
n12527.in[2] (.names)                                            1.014     9.719
n12527.out[0] (.names)                                           0.261     9.980
n12528.in[0] (.names)                                            1.014    10.993
n12528.out[0] (.names)                                           0.261    11.254
n12529.in[2] (.names)                                            1.014    12.268
n12529.out[0] (.names)                                           0.261    12.529
n12530.in[2] (.names)                                            1.014    13.543
n12530.out[0] (.names)                                           0.261    13.804
n12531.in[1] (.names)                                            1.014    14.818
n12531.out[0] (.names)                                           0.261    15.079
n12532.in[0] (.names)                                            1.014    16.093
n12532.out[0] (.names)                                           0.261    16.354
n12533.in[1] (.names)                                            1.014    17.367
n12533.out[0] (.names)                                           0.261    17.628
n12534.in[0] (.names)                                            1.014    18.642
n12534.out[0] (.names)                                           0.261    18.903
n12536.in[0] (.names)                                            1.014    19.917
n12536.out[0] (.names)                                           0.261    20.178
n12541.in[0] (.names)                                            1.014    21.192
n12541.out[0] (.names)                                           0.261    21.453
n12542.in[0] (.names)                                            1.014    22.467
n12542.out[0] (.names)                                           0.261    22.728
n12544.in[0] (.names)                                            1.014    23.742
n12544.out[0] (.names)                                           0.261    24.003
n12545.in[0] (.names)                                            1.014    25.016
n12545.out[0] (.names)                                           0.261    25.277
n12546.in[0] (.names)                                            1.014    26.291
n12546.out[0] (.names)                                           0.261    26.552
n12547.in[0] (.names)                                            1.014    27.566
n12547.out[0] (.names)                                           0.261    27.827
n12553.in[2] (.names)                                            1.014    28.841
n12553.out[0] (.names)                                           0.261    29.102
n12554.in[0] (.names)                                            1.014    30.116
n12554.out[0] (.names)                                           0.261    30.377
n12555.in[0] (.names)                                            1.014    31.390
n12555.out[0] (.names)                                           0.261    31.651
n12358.in[0] (.names)                                            1.014    32.665
n12358.out[0] (.names)                                           0.261    32.926
n12359.in[2] (.names)                                            1.014    33.940
n12359.out[0] (.names)                                           0.261    34.201
n12360.in[1] (.names)                                            1.014    35.215
n12360.out[0] (.names)                                           0.261    35.476
n12361.in[0] (.names)                                            1.014    36.490
n12361.out[0] (.names)                                           0.261    36.751
n12298.in[0] (.names)                                            1.014    37.765
n12298.out[0] (.names)                                           0.261    38.026
n12362.in[0] (.names)                                            1.014    39.039
n12362.out[0] (.names)                                           0.261    39.300
n12365.in[1] (.names)                                            1.014    40.314
n12365.out[0] (.names)                                           0.261    40.575
n12366.in[0] (.names)                                            1.014    41.589
n12366.out[0] (.names)                                           0.261    41.850
n12367.in[0] (.names)                                            1.014    42.864
n12367.out[0] (.names)                                           0.261    43.125
n12370.in[1] (.names)                                            1.014    44.139
n12370.out[0] (.names)                                           0.261    44.400
n12371.in[0] (.names)                                            1.014    45.413
n12371.out[0] (.names)                                           0.261    45.674
n12372.in[2] (.names)                                            1.014    46.688
n12372.out[0] (.names)                                           0.261    46.949
n12373.in[0] (.names)                                            1.014    47.963
n12373.out[0] (.names)                                           0.261    48.224
n12257.in[1] (.names)                                            1.014    49.238
n12257.out[0] (.names)                                           0.261    49.499
n10873.in[0] (.names)                                            1.014    50.513
n10873.out[0] (.names)                                           0.261    50.774
n10874.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10874.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n190.Q[0] (.latch clocked by pclk)
Endpoint  : n10884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n190.clk[0] (.latch)                                             1.014     1.014
n190.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n12278.in[0] (.names)                                            1.014     2.070
n12278.out[0] (.names)                                           0.261     2.331
n12279.in[1] (.names)                                            1.014     3.344
n12279.out[0] (.names)                                           0.261     3.605
n12281.in[1] (.names)                                            1.014     4.619
n12281.out[0] (.names)                                           0.261     4.880
n12286.in[0] (.names)                                            1.014     5.894
n12286.out[0] (.names)                                           0.261     6.155
n12287.in[0] (.names)                                            1.014     7.169
n12287.out[0] (.names)                                           0.261     7.430
n12274.in[0] (.names)                                            1.014     8.444
n12274.out[0] (.names)                                           0.261     8.705
n12527.in[2] (.names)                                            1.014     9.719
n12527.out[0] (.names)                                           0.261     9.980
n12528.in[0] (.names)                                            1.014    10.993
n12528.out[0] (.names)                                           0.261    11.254
n12529.in[2] (.names)                                            1.014    12.268
n12529.out[0] (.names)                                           0.261    12.529
n12530.in[2] (.names)                                            1.014    13.543
n12530.out[0] (.names)                                           0.261    13.804
n12531.in[1] (.names)                                            1.014    14.818
n12531.out[0] (.names)                                           0.261    15.079
n12532.in[0] (.names)                                            1.014    16.093
n12532.out[0] (.names)                                           0.261    16.354
n12533.in[1] (.names)                                            1.014    17.367
n12533.out[0] (.names)                                           0.261    17.628
n12534.in[0] (.names)                                            1.014    18.642
n12534.out[0] (.names)                                           0.261    18.903
n12536.in[0] (.names)                                            1.014    19.917
n12536.out[0] (.names)                                           0.261    20.178
n12541.in[0] (.names)                                            1.014    21.192
n12541.out[0] (.names)                                           0.261    21.453
n12542.in[0] (.names)                                            1.014    22.467
n12542.out[0] (.names)                                           0.261    22.728
n12544.in[0] (.names)                                            1.014    23.742
n12544.out[0] (.names)                                           0.261    24.003
n12545.in[0] (.names)                                            1.014    25.016
n12545.out[0] (.names)                                           0.261    25.277
n12546.in[0] (.names)                                            1.014    26.291
n12546.out[0] (.names)                                           0.261    26.552
n12547.in[0] (.names)                                            1.014    27.566
n12547.out[0] (.names)                                           0.261    27.827
n12553.in[2] (.names)                                            1.014    28.841
n12553.out[0] (.names)                                           0.261    29.102
n12554.in[0] (.names)                                            1.014    30.116
n12554.out[0] (.names)                                           0.261    30.377
n12555.in[0] (.names)                                            1.014    31.390
n12555.out[0] (.names)                                           0.261    31.651
n12358.in[0] (.names)                                            1.014    32.665
n12358.out[0] (.names)                                           0.261    32.926
n12359.in[2] (.names)                                            1.014    33.940
n12359.out[0] (.names)                                           0.261    34.201
n12360.in[1] (.names)                                            1.014    35.215
n12360.out[0] (.names)                                           0.261    35.476
n12361.in[0] (.names)                                            1.014    36.490
n12361.out[0] (.names)                                           0.261    36.751
n12298.in[0] (.names)                                            1.014    37.765
n12298.out[0] (.names)                                           0.261    38.026
n12299.in[3] (.names)                                            1.014    39.039
n12299.out[0] (.names)                                           0.261    39.300
n12301.in[1] (.names)                                            1.014    40.314
n12301.out[0] (.names)                                           0.261    40.575
n12302.in[0] (.names)                                            1.014    41.589
n12302.out[0] (.names)                                           0.261    41.850
n12303.in[2] (.names)                                            1.014    42.864
n12303.out[0] (.names)                                           0.261    43.125
n12305.in[0] (.names)                                            1.014    44.139
n12305.out[0] (.names)                                           0.261    44.400
n12306.in[0] (.names)                                            1.014    45.413
n12306.out[0] (.names)                                           0.261    45.674
n8620.in[0] (.names)                                             1.014    46.688
n8620.out[0] (.names)                                            0.261    46.949
n12307.in[0] (.names)                                            1.014    47.963
n12307.out[0] (.names)                                           0.261    48.224
n10889.in[0] (.names)                                            1.014    49.238
n10889.out[0] (.names)                                           0.261    49.499
n10883.in[1] (.names)                                            1.014    50.513
n10883.out[0] (.names)                                           0.261    50.774
n10884.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10884.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n5995.Q[0] (.latch clocked by pclk)
Endpoint  : n6579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5995.clk[0] (.latch)                                            1.014     1.014
n5995.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6834.in[0] (.names)                                             1.014     2.070
n6834.out[0] (.names)                                            0.261     2.331
n6835.in[2] (.names)                                             1.014     3.344
n6835.out[0] (.names)                                            0.261     3.605
n6806.in[2] (.names)                                             1.014     4.619
n6806.out[0] (.names)                                            0.261     4.880
n6837.in[0] (.names)                                             1.014     5.894
n6837.out[0] (.names)                                            0.261     6.155
n6843.in[0] (.names)                                             1.014     7.169
n6843.out[0] (.names)                                            0.261     7.430
n6845.in[0] (.names)                                             1.014     8.444
n6845.out[0] (.names)                                            0.261     8.705
n6848.in[2] (.names)                                             1.014     9.719
n6848.out[0] (.names)                                            0.261     9.980
n6849.in[1] (.names)                                             1.014    10.993
n6849.out[0] (.names)                                            0.261    11.254
n6850.in[1] (.names)                                             1.014    12.268
n6850.out[0] (.names)                                            0.261    12.529
n6851.in[0] (.names)                                             1.014    13.543
n6851.out[0] (.names)                                            0.261    13.804
n6852.in[0] (.names)                                             1.014    14.818
n6852.out[0] (.names)                                            0.261    15.079
n6540.in[0] (.names)                                             1.014    16.093
n6540.out[0] (.names)                                            0.261    16.354
n6542.in[0] (.names)                                             1.014    17.367
n6542.out[0] (.names)                                            0.261    17.628
n6534.in[0] (.names)                                             1.014    18.642
n6534.out[0] (.names)                                            0.261    18.903
n6535.in[1] (.names)                                             1.014    19.917
n6535.out[0] (.names)                                            0.261    20.178
n6537.in[1] (.names)                                             1.014    21.192
n6537.out[0] (.names)                                            0.261    21.453
n6539.in[1] (.names)                                             1.014    22.467
n6539.out[0] (.names)                                            0.261    22.728
n6544.in[0] (.names)                                             1.014    23.742
n6544.out[0] (.names)                                            0.261    24.003
n6545.in[0] (.names)                                             1.014    25.016
n6545.out[0] (.names)                                            0.261    25.277
n6546.in[1] (.names)                                             1.014    26.291
n6546.out[0] (.names)                                            0.261    26.552
n6547.in[0] (.names)                                             1.014    27.566
n6547.out[0] (.names)                                            0.261    27.827
n6519.in[0] (.names)                                             1.014    28.841
n6519.out[0] (.names)                                            0.261    29.102
n6583.in[1] (.names)                                             1.014    30.116
n6583.out[0] (.names)                                            0.261    30.377
n6584.in[1] (.names)                                             1.014    31.390
n6584.out[0] (.names)                                            0.261    31.651
n6588.in[1] (.names)                                             1.014    32.665
n6588.out[0] (.names)                                            0.261    32.926
n6589.in[2] (.names)                                             1.014    33.940
n6589.out[0] (.names)                                            0.261    34.201
n6590.in[0] (.names)                                             1.014    35.215
n6590.out[0] (.names)                                            0.261    35.476
n6585.in[0] (.names)                                             1.014    36.490
n6585.out[0] (.names)                                            0.261    36.751
n6587.in[0] (.names)                                             1.014    37.765
n6587.out[0] (.names)                                            0.261    38.026
n6592.in[0] (.names)                                             1.014    39.039
n6592.out[0] (.names)                                            0.261    39.300
n6593.in[1] (.names)                                             1.014    40.314
n6593.out[0] (.names)                                            0.261    40.575
n6594.in[0] (.names)                                             1.014    41.589
n6594.out[0] (.names)                                            0.261    41.850
n6595.in[1] (.names)                                             1.014    42.864
n6595.out[0] (.names)                                            0.261    43.125
n5928.in[0] (.names)                                             1.014    44.139
n5928.out[0] (.names)                                            0.261    44.400
n6577.in[3] (.names)                                             1.014    45.413
n6577.out[0] (.names)                                            0.261    45.674
n6574.in[1] (.names)                                             1.014    46.688
n6574.out[0] (.names)                                            0.261    46.949
n5948.in[0] (.names)                                             1.014    47.963
n5948.out[0] (.names)                                            0.261    48.224
n6575.in[0] (.names)                                             1.014    49.238
n6575.out[0] (.names)                                            0.261    49.499
n6578.in[1] (.names)                                             1.014    50.513
n6578.out[0] (.names)                                            0.261    50.774
n6579.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n8610.Q[0] (.latch clocked by pclk)
Endpoint  : n13822.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8610.clk[0] (.latch)                                            1.014     1.014
n8610.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14043.in[0] (.names)                                            1.014     2.070
n14043.out[0] (.names)                                           0.261     2.331
n13875.in[0] (.names)                                            1.014     3.344
n13875.out[0] (.names)                                           0.261     3.605
n13931.in[3] (.names)                                            1.014     4.619
n13931.out[0] (.names)                                           0.261     4.880
n13969.in[0] (.names)                                            1.014     5.894
n13969.out[0] (.names)                                           0.261     6.155
n13971.in[1] (.names)                                            1.014     7.169
n13971.out[0] (.names)                                           0.261     7.430
n13936.in[1] (.names)                                            1.014     8.444
n13936.out[0] (.names)                                           0.261     8.705
n14010.in[0] (.names)                                            1.014     9.719
n14010.out[0] (.names)                                           0.261     9.980
n14012.in[0] (.names)                                            1.014    10.993
n14012.out[0] (.names)                                           0.261    11.254
n14024.in[0] (.names)                                            1.014    12.268
n14024.out[0] (.names)                                           0.261    12.529
n14014.in[0] (.names)                                            1.014    13.543
n14014.out[0] (.names)                                           0.261    13.804
n14015.in[1] (.names)                                            1.014    14.818
n14015.out[0] (.names)                                           0.261    15.079
n13911.in[2] (.names)                                            1.014    16.093
n13911.out[0] (.names)                                           0.261    16.354
n14020.in[1] (.names)                                            1.014    17.367
n14020.out[0] (.names)                                           0.261    17.628
n14023.in[0] (.names)                                            1.014    18.642
n14023.out[0] (.names)                                           0.261    18.903
n14026.in[1] (.names)                                            1.014    19.917
n14026.out[0] (.names)                                           0.261    20.178
n14027.in[2] (.names)                                            1.014    21.192
n14027.out[0] (.names)                                           0.261    21.453
n14009.in[1] (.names)                                            1.014    22.467
n14009.out[0] (.names)                                           0.261    22.728
n13995.in[0] (.names)                                            1.014    23.742
n13995.out[0] (.names)                                           0.261    24.003
n13996.in[1] (.names)                                            1.014    25.016
n13996.out[0] (.names)                                           0.261    25.277
n13998.in[1] (.names)                                            1.014    26.291
n13998.out[0] (.names)                                           0.261    26.552
n13943.in[0] (.names)                                            1.014    27.566
n13943.out[0] (.names)                                           0.261    27.827
n13934.in[2] (.names)                                            1.014    28.841
n13934.out[0] (.names)                                           0.261    29.102
n13935.in[1] (.names)                                            1.014    30.116
n13935.out[0] (.names)                                           0.261    30.377
n13937.in[1] (.names)                                            1.014    31.390
n13937.out[0] (.names)                                           0.261    31.651
n13938.in[3] (.names)                                            1.014    32.665
n13938.out[0] (.names)                                           0.261    32.926
n13939.in[2] (.names)                                            1.014    33.940
n13939.out[0] (.names)                                           0.261    34.201
n13940.in[2] (.names)                                            1.014    35.215
n13940.out[0] (.names)                                           0.261    35.476
n13946.in[2] (.names)                                            1.014    36.490
n13946.out[0] (.names)                                           0.261    36.751
n13947.in[2] (.names)                                            1.014    37.765
n13947.out[0] (.names)                                           0.261    38.026
n13817.in[0] (.names)                                            1.014    39.039
n13817.out[0] (.names)                                           0.261    39.300
n13950.in[0] (.names)                                            1.014    40.314
n13950.out[0] (.names)                                           0.261    40.575
n13951.in[0] (.names)                                            1.014    41.589
n13951.out[0] (.names)                                           0.261    41.850
n13952.in[0] (.names)                                            1.014    42.864
n13952.out[0] (.names)                                           0.261    43.125
n13953.in[1] (.names)                                            1.014    44.139
n13953.out[0] (.names)                                           0.261    44.400
n13954.in[0] (.names)                                            1.014    45.413
n13954.out[0] (.names)                                           0.261    45.674
n254.in[0] (.names)                                              1.014    46.688
n254.out[0] (.names)                                             0.261    46.949
n13963.in[1] (.names)                                            1.014    47.963
n13963.out[0] (.names)                                           0.261    48.224
n218.in[0] (.names)                                              1.014    49.238
n218.out[0] (.names)                                             0.261    49.499
n13821.in[0] (.names)                                            1.014    50.513
n13821.out[0] (.names)                                           0.261    50.774
n13822.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13822.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n8610.Q[0] (.latch clocked by pclk)
Endpoint  : n13960.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8610.clk[0] (.latch)                                            1.014     1.014
n8610.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14043.in[0] (.names)                                            1.014     2.070
n14043.out[0] (.names)                                           0.261     2.331
n13875.in[0] (.names)                                            1.014     3.344
n13875.out[0] (.names)                                           0.261     3.605
n13931.in[3] (.names)                                            1.014     4.619
n13931.out[0] (.names)                                           0.261     4.880
n13969.in[0] (.names)                                            1.014     5.894
n13969.out[0] (.names)                                           0.261     6.155
n13971.in[1] (.names)                                            1.014     7.169
n13971.out[0] (.names)                                           0.261     7.430
n13936.in[1] (.names)                                            1.014     8.444
n13936.out[0] (.names)                                           0.261     8.705
n14010.in[0] (.names)                                            1.014     9.719
n14010.out[0] (.names)                                           0.261     9.980
n14012.in[0] (.names)                                            1.014    10.993
n14012.out[0] (.names)                                           0.261    11.254
n14024.in[0] (.names)                                            1.014    12.268
n14024.out[0] (.names)                                           0.261    12.529
n14014.in[0] (.names)                                            1.014    13.543
n14014.out[0] (.names)                                           0.261    13.804
n14015.in[1] (.names)                                            1.014    14.818
n14015.out[0] (.names)                                           0.261    15.079
n13911.in[2] (.names)                                            1.014    16.093
n13911.out[0] (.names)                                           0.261    16.354
n14020.in[1] (.names)                                            1.014    17.367
n14020.out[0] (.names)                                           0.261    17.628
n14023.in[0] (.names)                                            1.014    18.642
n14023.out[0] (.names)                                           0.261    18.903
n14026.in[1] (.names)                                            1.014    19.917
n14026.out[0] (.names)                                           0.261    20.178
n14027.in[2] (.names)                                            1.014    21.192
n14027.out[0] (.names)                                           0.261    21.453
n14009.in[1] (.names)                                            1.014    22.467
n14009.out[0] (.names)                                           0.261    22.728
n13995.in[0] (.names)                                            1.014    23.742
n13995.out[0] (.names)                                           0.261    24.003
n13996.in[1] (.names)                                            1.014    25.016
n13996.out[0] (.names)                                           0.261    25.277
n13998.in[1] (.names)                                            1.014    26.291
n13998.out[0] (.names)                                           0.261    26.552
n13943.in[0] (.names)                                            1.014    27.566
n13943.out[0] (.names)                                           0.261    27.827
n13934.in[2] (.names)                                            1.014    28.841
n13934.out[0] (.names)                                           0.261    29.102
n13935.in[1] (.names)                                            1.014    30.116
n13935.out[0] (.names)                                           0.261    30.377
n13937.in[1] (.names)                                            1.014    31.390
n13937.out[0] (.names)                                           0.261    31.651
n13938.in[3] (.names)                                            1.014    32.665
n13938.out[0] (.names)                                           0.261    32.926
n13939.in[2] (.names)                                            1.014    33.940
n13939.out[0] (.names)                                           0.261    34.201
n13940.in[2] (.names)                                            1.014    35.215
n13940.out[0] (.names)                                           0.261    35.476
n13946.in[2] (.names)                                            1.014    36.490
n13946.out[0] (.names)                                           0.261    36.751
n13947.in[2] (.names)                                            1.014    37.765
n13947.out[0] (.names)                                           0.261    38.026
n13817.in[0] (.names)                                            1.014    39.039
n13817.out[0] (.names)                                           0.261    39.300
n13950.in[0] (.names)                                            1.014    40.314
n13950.out[0] (.names)                                           0.261    40.575
n13951.in[0] (.names)                                            1.014    41.589
n13951.out[0] (.names)                                           0.261    41.850
n13952.in[0] (.names)                                            1.014    42.864
n13952.out[0] (.names)                                           0.261    43.125
n13953.in[1] (.names)                                            1.014    44.139
n13953.out[0] (.names)                                           0.261    44.400
n13954.in[0] (.names)                                            1.014    45.413
n13954.out[0] (.names)                                           0.261    45.674
n254.in[0] (.names)                                              1.014    46.688
n254.out[0] (.names)                                             0.261    46.949
n13955.in[0] (.names)                                            1.014    47.963
n13955.out[0] (.names)                                           0.261    48.224
n13958.in[2] (.names)                                            1.014    49.238
n13958.out[0] (.names)                                           0.261    49.499
n13959.in[1] (.names)                                            1.014    50.513
n13959.out[0] (.names)                                           0.261    50.774
n13960.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13960.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n5376.Q[0] (.latch clocked by pclk)
Endpoint  : n5218.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5376.clk[0] (.latch)                                            1.014     1.014
n5376.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5852.in[1] (.names)                                             1.014     2.070
n5852.out[0] (.names)                                            0.261     2.331
n5850.in[0] (.names)                                             1.014     3.344
n5850.out[0] (.names)                                            0.261     3.605
n5851.in[0] (.names)                                             1.014     4.619
n5851.out[0] (.names)                                            0.261     4.880
n5854.in[0] (.names)                                             1.014     5.894
n5854.out[0] (.names)                                            0.261     6.155
n5858.in[1] (.names)                                             1.014     7.169
n5858.out[0] (.names)                                            0.261     7.430
n5760.in[1] (.names)                                             1.014     8.444
n5760.out[0] (.names)                                            0.261     8.705
n5761.in[2] (.names)                                             1.014     9.719
n5761.out[0] (.names)                                            0.261     9.980
n5764.in[0] (.names)                                             1.014    10.993
n5764.out[0] (.names)                                            0.261    11.254
n5765.in[1] (.names)                                             1.014    12.268
n5765.out[0] (.names)                                            0.261    12.529
n5766.in[0] (.names)                                             1.014    13.543
n5766.out[0] (.names)                                            0.261    13.804
n5767.in[0] (.names)                                             1.014    14.818
n5767.out[0] (.names)                                            0.261    15.079
n5768.in[0] (.names)                                             1.014    16.093
n5768.out[0] (.names)                                            0.261    16.354
n5780.in[2] (.names)                                             1.014    17.367
n5780.out[0] (.names)                                            0.261    17.628
n5770.in[0] (.names)                                             1.014    18.642
n5770.out[0] (.names)                                            0.261    18.903
n5774.in[1] (.names)                                             1.014    19.917
n5774.out[0] (.names)                                            0.261    20.178
n5781.in[0] (.names)                                             1.014    21.192
n5781.out[0] (.names)                                            0.261    21.453
n5783.in[1] (.names)                                             1.014    22.467
n5783.out[0] (.names)                                            0.261    22.728
n5785.in[1] (.names)                                             1.014    23.742
n5785.out[0] (.names)                                            0.261    24.003
n5786.in[0] (.names)                                             1.014    25.016
n5786.out[0] (.names)                                            0.261    25.277
n5787.in[1] (.names)                                             1.014    26.291
n5787.out[0] (.names)                                            0.261    26.552
n5798.in[0] (.names)                                             1.014    27.566
n5798.out[0] (.names)                                            0.261    27.827
n5788.in[0] (.names)                                             1.014    28.841
n5788.out[0] (.names)                                            0.261    29.102
n4934.in[0] (.names)                                             1.014    30.116
n4934.out[0] (.names)                                            0.261    30.377
n5769.in[1] (.names)                                             1.014    31.390
n5769.out[0] (.names)                                            0.261    31.651
n5809.in[1] (.names)                                             1.014    32.665
n5809.out[0] (.names)                                            0.261    32.926
n5810.in[0] (.names)                                             1.014    33.940
n5810.out[0] (.names)                                            0.261    34.201
n5806.in[0] (.names)                                             1.014    35.215
n5806.out[0] (.names)                                            0.261    35.476
n5808.in[0] (.names)                                             1.014    36.490
n5808.out[0] (.names)                                            0.261    36.751
n5814.in[1] (.names)                                             1.014    37.765
n5814.out[0] (.names)                                            0.261    38.026
n5815.in[1] (.names)                                             1.014    39.039
n5815.out[0] (.names)                                            0.261    39.300
n4993.in[0] (.names)                                             1.014    40.314
n4993.out[0] (.names)                                            0.261    40.575
n5818.in[1] (.names)                                             1.014    41.589
n5818.out[0] (.names)                                            0.261    41.850
n5199.in[1] (.names)                                             1.014    42.864
n5199.out[0] (.names)                                            0.261    43.125
n5200.in[0] (.names)                                             1.014    44.139
n5200.out[0] (.names)                                            0.261    44.400
n5201.in[1] (.names)                                             1.014    45.413
n5201.out[0] (.names)                                            0.261    45.674
n5204.in[2] (.names)                                             1.014    46.688
n5204.out[0] (.names)                                            0.261    46.949
n287.in[1] (.names)                                              1.014    47.963
n287.out[0] (.names)                                             0.261    48.224
n5205.in[0] (.names)                                             1.014    49.238
n5205.out[0] (.names)                                            0.261    49.499
n5206.in[0] (.names)                                             1.014    50.513
n5206.out[0] (.names)                                            0.261    50.774
n5218.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5218.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n5376.Q[0] (.latch clocked by pclk)
Endpoint  : n5195.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5376.clk[0] (.latch)                                            1.014     1.014
n5376.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5852.in[1] (.names)                                             1.014     2.070
n5852.out[0] (.names)                                            0.261     2.331
n5850.in[0] (.names)                                             1.014     3.344
n5850.out[0] (.names)                                            0.261     3.605
n5851.in[0] (.names)                                             1.014     4.619
n5851.out[0] (.names)                                            0.261     4.880
n5854.in[0] (.names)                                             1.014     5.894
n5854.out[0] (.names)                                            0.261     6.155
n5858.in[1] (.names)                                             1.014     7.169
n5858.out[0] (.names)                                            0.261     7.430
n5760.in[1] (.names)                                             1.014     8.444
n5760.out[0] (.names)                                            0.261     8.705
n5761.in[2] (.names)                                             1.014     9.719
n5761.out[0] (.names)                                            0.261     9.980
n5764.in[0] (.names)                                             1.014    10.993
n5764.out[0] (.names)                                            0.261    11.254
n5765.in[1] (.names)                                             1.014    12.268
n5765.out[0] (.names)                                            0.261    12.529
n5766.in[0] (.names)                                             1.014    13.543
n5766.out[0] (.names)                                            0.261    13.804
n5767.in[0] (.names)                                             1.014    14.818
n5767.out[0] (.names)                                            0.261    15.079
n5768.in[0] (.names)                                             1.014    16.093
n5768.out[0] (.names)                                            0.261    16.354
n5780.in[2] (.names)                                             1.014    17.367
n5780.out[0] (.names)                                            0.261    17.628
n5770.in[0] (.names)                                             1.014    18.642
n5770.out[0] (.names)                                            0.261    18.903
n5774.in[1] (.names)                                             1.014    19.917
n5774.out[0] (.names)                                            0.261    20.178
n5781.in[0] (.names)                                             1.014    21.192
n5781.out[0] (.names)                                            0.261    21.453
n5783.in[1] (.names)                                             1.014    22.467
n5783.out[0] (.names)                                            0.261    22.728
n5785.in[1] (.names)                                             1.014    23.742
n5785.out[0] (.names)                                            0.261    24.003
n5786.in[0] (.names)                                             1.014    25.016
n5786.out[0] (.names)                                            0.261    25.277
n5787.in[1] (.names)                                             1.014    26.291
n5787.out[0] (.names)                                            0.261    26.552
n5798.in[0] (.names)                                             1.014    27.566
n5798.out[0] (.names)                                            0.261    27.827
n5788.in[0] (.names)                                             1.014    28.841
n5788.out[0] (.names)                                            0.261    29.102
n4934.in[0] (.names)                                             1.014    30.116
n4934.out[0] (.names)                                            0.261    30.377
n5769.in[1] (.names)                                             1.014    31.390
n5769.out[0] (.names)                                            0.261    31.651
n5809.in[1] (.names)                                             1.014    32.665
n5809.out[0] (.names)                                            0.261    32.926
n5810.in[0] (.names)                                             1.014    33.940
n5810.out[0] (.names)                                            0.261    34.201
n5806.in[0] (.names)                                             1.014    35.215
n5806.out[0] (.names)                                            0.261    35.476
n5808.in[0] (.names)                                             1.014    36.490
n5808.out[0] (.names)                                            0.261    36.751
n5814.in[1] (.names)                                             1.014    37.765
n5814.out[0] (.names)                                            0.261    38.026
n5815.in[1] (.names)                                             1.014    39.039
n5815.out[0] (.names)                                            0.261    39.300
n4993.in[0] (.names)                                             1.014    40.314
n4993.out[0] (.names)                                            0.261    40.575
n5818.in[1] (.names)                                             1.014    41.589
n5818.out[0] (.names)                                            0.261    41.850
n5199.in[1] (.names)                                             1.014    42.864
n5199.out[0] (.names)                                            0.261    43.125
n5200.in[0] (.names)                                             1.014    44.139
n5200.out[0] (.names)                                            0.261    44.400
n5201.in[1] (.names)                                             1.014    45.413
n5201.out[0] (.names)                                            0.261    45.674
n5204.in[2] (.names)                                             1.014    46.688
n5204.out[0] (.names)                                            0.261    46.949
n287.in[1] (.names)                                              1.014    47.963
n287.out[0] (.names)                                             0.261    48.224
n5205.in[0] (.names)                                             1.014    49.238
n5205.out[0] (.names)                                            0.261    49.499
n5206.in[0] (.names)                                             1.014    50.513
n5206.out[0] (.names)                                            0.261    50.774
n5195.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5195.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n7565.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8220.in[0] (.names)                                             1.014     2.070
n8220.out[0] (.names)                                            0.261     2.331
n8221.in[2] (.names)                                             1.014     3.344
n8221.out[0] (.names)                                            0.261     3.605
n8222.in[0] (.names)                                             1.014     4.619
n8222.out[0] (.names)                                            0.261     4.880
n8224.in[2] (.names)                                             1.014     5.894
n8224.out[0] (.names)                                            0.261     6.155
n8225.in[1] (.names)                                             1.014     7.169
n8225.out[0] (.names)                                            0.261     7.430
n8228.in[0] (.names)                                             1.014     8.444
n8228.out[0] (.names)                                            0.261     8.705
n8229.in[0] (.names)                                             1.014     9.719
n8229.out[0] (.names)                                            0.261     9.980
n8230.in[0] (.names)                                             1.014    10.993
n8230.out[0] (.names)                                            0.261    11.254
n8226.in[0] (.names)                                             1.014    12.268
n8226.out[0] (.names)                                            0.261    12.529
n8227.in[0] (.names)                                             1.014    13.543
n8227.out[0] (.names)                                            0.261    13.804
n8231.in[0] (.names)                                             1.014    14.818
n8231.out[0] (.names)                                            0.261    15.079
n8232.in[0] (.names)                                             1.014    16.093
n8232.out[0] (.names)                                            0.261    16.354
n8234.in[1] (.names)                                             1.014    17.367
n8234.out[0] (.names)                                            0.261    17.628
n8235.in[0] (.names)                                             1.014    18.642
n8235.out[0] (.names)                                            0.261    18.903
n7526.in[0] (.names)                                             1.014    19.917
n7526.out[0] (.names)                                            0.261    20.178
n7527.in[0] (.names)                                             1.014    21.192
n7527.out[0] (.names)                                            0.261    21.453
n7528.in[0] (.names)                                             1.014    22.467
n7528.out[0] (.names)                                            0.261    22.728
n7529.in[0] (.names)                                             1.014    23.742
n7529.out[0] (.names)                                            0.261    24.003
n7532.in[0] (.names)                                             1.014    25.016
n7532.out[0] (.names)                                            0.261    25.277
n7533.in[0] (.names)                                             1.014    26.291
n7533.out[0] (.names)                                            0.261    26.552
n7538.in[0] (.names)                                             1.014    27.566
n7538.out[0] (.names)                                            0.261    27.827
n7536.in[0] (.names)                                             1.014    28.841
n7536.out[0] (.names)                                            0.261    29.102
n7537.in[0] (.names)                                             1.014    30.116
n7537.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7542.in[0] (.names)                                             1.014    32.665
n7542.out[0] (.names)                                            0.261    32.926
n7543.in[0] (.names)                                             1.014    33.940
n7543.out[0] (.names)                                            0.261    34.201
n7544.in[0] (.names)                                             1.014    35.215
n7544.out[0] (.names)                                            0.261    35.476
n7545.in[2] (.names)                                             1.014    36.490
n7545.out[0] (.names)                                            0.261    36.751
n7546.in[1] (.names)                                             1.014    37.765
n7546.out[0] (.names)                                            0.261    38.026
n7547.in[0] (.names)                                             1.014    39.039
n7547.out[0] (.names)                                            0.261    39.300
n7550.in[0] (.names)                                             1.014    40.314
n7550.out[0] (.names)                                            0.261    40.575
n7551.in[0] (.names)                                             1.014    41.589
n7551.out[0] (.names)                                            0.261    41.850
n7554.in[1] (.names)                                             1.014    42.864
n7554.out[0] (.names)                                            0.261    43.125
n7555.in[0] (.names)                                             1.014    44.139
n7555.out[0] (.names)                                            0.261    44.400
n7556.in[0] (.names)                                             1.014    45.413
n7556.out[0] (.names)                                            0.261    45.674
n7558.in[0] (.names)                                             1.014    46.688
n7558.out[0] (.names)                                            0.261    46.949
n7560.in[0] (.names)                                             1.014    47.963
n7560.out[0] (.names)                                            0.261    48.224
n7208.in[0] (.names)                                             1.014    49.238
n7208.out[0] (.names)                                            0.261    49.499
n7561.in[0] (.names)                                             1.014    50.513
n7561.out[0] (.names)                                            0.261    50.774
n7565.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7565.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n3922.Q[0] (.latch clocked by pclk)
Endpoint  : n3973.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3922.clk[0] (.latch)                                            1.014     1.014
n3922.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3882.in[0] (.names)                                             1.014     2.070
n3882.out[0] (.names)                                            0.261     2.331
n3730.in[0] (.names)                                             1.014     3.344
n3730.out[0] (.names)                                            0.261     3.605
n4023.in[0] (.names)                                             1.014     4.619
n4023.out[0] (.names)                                            0.261     4.880
n4019.in[0] (.names)                                             1.014     5.894
n4019.out[0] (.names)                                            0.261     6.155
n4017.in[0] (.names)                                             1.014     7.169
n4017.out[0] (.names)                                            0.261     7.430
n4018.in[0] (.names)                                             1.014     8.444
n4018.out[0] (.names)                                            0.261     8.705
n4024.in[3] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4027.in[0] (.names)                                             1.014    10.993
n4027.out[0] (.names)                                            0.261    11.254
n3686.in[2] (.names)                                             1.014    12.268
n3686.out[0] (.names)                                            0.261    12.529
n3927.in[1] (.names)                                             1.014    13.543
n3927.out[0] (.names)                                            0.261    13.804
n3930.in[1] (.names)                                             1.014    14.818
n3930.out[0] (.names)                                            0.261    15.079
n3932.in[1] (.names)                                             1.014    16.093
n3932.out[0] (.names)                                            0.261    16.354
n3936.in[1] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3938.in[0] (.names)                                             1.014    19.917
n3938.out[0] (.names)                                            0.261    20.178
n3939.in[0] (.names)                                             1.014    21.192
n3939.out[0] (.names)                                            0.261    21.453
n3942.in[0] (.names)                                             1.014    22.467
n3942.out[0] (.names)                                            0.261    22.728
n3943.in[0] (.names)                                             1.014    23.742
n3943.out[0] (.names)                                            0.261    24.003
n3944.in[2] (.names)                                             1.014    25.016
n3944.out[0] (.names)                                            0.261    25.277
n3948.in[2] (.names)                                             1.014    26.291
n3948.out[0] (.names)                                            0.261    26.552
n3946.in[0] (.names)                                             1.014    27.566
n3946.out[0] (.names)                                            0.261    27.827
n3947.in[1] (.names)                                             1.014    28.841
n3947.out[0] (.names)                                            0.261    29.102
n3984.in[1] (.names)                                             1.014    30.116
n3984.out[0] (.names)                                            0.261    30.377
n3963.in[2] (.names)                                             1.014    31.390
n3963.out[0] (.names)                                            0.261    31.651
n3965.in[0] (.names)                                             1.014    32.665
n3965.out[0] (.names)                                            0.261    32.926
n3966.in[2] (.names)                                             1.014    33.940
n3966.out[0] (.names)                                            0.261    34.201
n3969.in[0] (.names)                                             1.014    35.215
n3969.out[0] (.names)                                            0.261    35.476
n3972.in[0] (.names)                                             1.014    36.490
n3972.out[0] (.names)                                            0.261    36.751
n3992.in[2] (.names)                                             1.014    37.765
n3992.out[0] (.names)                                            0.261    38.026
n3993.in[1] (.names)                                             1.014    39.039
n3993.out[0] (.names)                                            0.261    39.300
n3995.in[1] (.names)                                             1.014    40.314
n3995.out[0] (.names)                                            0.261    40.575
n3996.in[0] (.names)                                             1.014    41.589
n3996.out[0] (.names)                                            0.261    41.850
n3997.in[0] (.names)                                             1.014    42.864
n3997.out[0] (.names)                                            0.261    43.125
n3998.in[2] (.names)                                             1.014    44.139
n3998.out[0] (.names)                                            0.261    44.400
n4001.in[2] (.names)                                             1.014    45.413
n4001.out[0] (.names)                                            0.261    45.674
n4002.in[0] (.names)                                             1.014    46.688
n4002.out[0] (.names)                                            0.261    46.949
n4003.in[1] (.names)                                             1.014    47.963
n4003.out[0] (.names)                                            0.261    48.224
n4004.in[0] (.names)                                             1.014    49.238
n4004.out[0] (.names)                                            0.261    49.499
n3970.in[0] (.names)                                             1.014    50.513
n3970.out[0] (.names)                                            0.261    50.774
n3973.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3973.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n3922.Q[0] (.latch clocked by pclk)
Endpoint  : n3967.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3922.clk[0] (.latch)                                            1.014     1.014
n3922.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3882.in[0] (.names)                                             1.014     2.070
n3882.out[0] (.names)                                            0.261     2.331
n3730.in[0] (.names)                                             1.014     3.344
n3730.out[0] (.names)                                            0.261     3.605
n4023.in[0] (.names)                                             1.014     4.619
n4023.out[0] (.names)                                            0.261     4.880
n4019.in[0] (.names)                                             1.014     5.894
n4019.out[0] (.names)                                            0.261     6.155
n4017.in[0] (.names)                                             1.014     7.169
n4017.out[0] (.names)                                            0.261     7.430
n4018.in[0] (.names)                                             1.014     8.444
n4018.out[0] (.names)                                            0.261     8.705
n4024.in[3] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4027.in[0] (.names)                                             1.014    10.993
n4027.out[0] (.names)                                            0.261    11.254
n3686.in[2] (.names)                                             1.014    12.268
n3686.out[0] (.names)                                            0.261    12.529
n3927.in[1] (.names)                                             1.014    13.543
n3927.out[0] (.names)                                            0.261    13.804
n3930.in[1] (.names)                                             1.014    14.818
n3930.out[0] (.names)                                            0.261    15.079
n3932.in[1] (.names)                                             1.014    16.093
n3932.out[0] (.names)                                            0.261    16.354
n3936.in[1] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3938.in[0] (.names)                                             1.014    19.917
n3938.out[0] (.names)                                            0.261    20.178
n3939.in[0] (.names)                                             1.014    21.192
n3939.out[0] (.names)                                            0.261    21.453
n3942.in[0] (.names)                                             1.014    22.467
n3942.out[0] (.names)                                            0.261    22.728
n3943.in[0] (.names)                                             1.014    23.742
n3943.out[0] (.names)                                            0.261    24.003
n3944.in[2] (.names)                                             1.014    25.016
n3944.out[0] (.names)                                            0.261    25.277
n3948.in[2] (.names)                                             1.014    26.291
n3948.out[0] (.names)                                            0.261    26.552
n3946.in[0] (.names)                                             1.014    27.566
n3946.out[0] (.names)                                            0.261    27.827
n3947.in[1] (.names)                                             1.014    28.841
n3947.out[0] (.names)                                            0.261    29.102
n3984.in[1] (.names)                                             1.014    30.116
n3984.out[0] (.names)                                            0.261    30.377
n3963.in[2] (.names)                                             1.014    31.390
n3963.out[0] (.names)                                            0.261    31.651
n3965.in[0] (.names)                                             1.014    32.665
n3965.out[0] (.names)                                            0.261    32.926
n3966.in[2] (.names)                                             1.014    33.940
n3966.out[0] (.names)                                            0.261    34.201
n3969.in[0] (.names)                                             1.014    35.215
n3969.out[0] (.names)                                            0.261    35.476
n3972.in[0] (.names)                                             1.014    36.490
n3972.out[0] (.names)                                            0.261    36.751
n3992.in[2] (.names)                                             1.014    37.765
n3992.out[0] (.names)                                            0.261    38.026
n3993.in[1] (.names)                                             1.014    39.039
n3993.out[0] (.names)                                            0.261    39.300
n3995.in[1] (.names)                                             1.014    40.314
n3995.out[0] (.names)                                            0.261    40.575
n3996.in[0] (.names)                                             1.014    41.589
n3996.out[0] (.names)                                            0.261    41.850
n3997.in[0] (.names)                                             1.014    42.864
n3997.out[0] (.names)                                            0.261    43.125
n3998.in[2] (.names)                                             1.014    44.139
n3998.out[0] (.names)                                            0.261    44.400
n4001.in[2] (.names)                                             1.014    45.413
n4001.out[0] (.names)                                            0.261    45.674
n4002.in[0] (.names)                                             1.014    46.688
n4002.out[0] (.names)                                            0.261    46.949
n4003.in[1] (.names)                                             1.014    47.963
n4003.out[0] (.names)                                            0.261    48.224
n4004.in[0] (.names)                                             1.014    49.238
n4004.out[0] (.names)                                            0.261    49.499
n3970.in[0] (.names)                                             1.014    50.513
n3970.out[0] (.names)                                            0.261    50.774
n3967.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3967.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n408.Q[0] (.latch clocked by pclk)
Endpoint  : n449.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n408.clk[0] (.latch)                                             1.014     1.014
n408.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1147.in[0] (.names)                                             1.014     2.070
n1147.out[0] (.names)                                            0.261     2.331
n1148.in[0] (.names)                                             1.014     3.344
n1148.out[0] (.names)                                            0.261     3.605
n1196.in[1] (.names)                                             1.014     4.619
n1196.out[0] (.names)                                            0.261     4.880
n1198.in[1] (.names)                                             1.014     5.894
n1198.out[0] (.names)                                            0.261     6.155
n1199.in[1] (.names)                                             1.014     7.169
n1199.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1151.in[0] (.names)                                             1.014     9.719
n1151.out[0] (.names)                                            0.261     9.980
n1152.in[3] (.names)                                             1.014    10.993
n1152.out[0] (.names)                                            0.261    11.254
n1153.in[2] (.names)                                             1.014    12.268
n1153.out[0] (.names)                                            0.261    12.529
n1154.in[1] (.names)                                             1.014    13.543
n1154.out[0] (.names)                                            0.261    13.804
n1155.in[0] (.names)                                             1.014    14.818
n1155.out[0] (.names)                                            0.261    15.079
n1156.in[0] (.names)                                             1.014    16.093
n1156.out[0] (.names)                                            0.261    16.354
n1164.in[0] (.names)                                             1.014    17.367
n1164.out[0] (.names)                                            0.261    17.628
n1166.in[2] (.names)                                             1.014    18.642
n1166.out[0] (.names)                                            0.261    18.903
n1175.in[0] (.names)                                             1.014    19.917
n1175.out[0] (.names)                                            0.261    20.178
n1159.in[0] (.names)                                             1.014    21.192
n1159.out[0] (.names)                                            0.261    21.453
n1160.in[0] (.names)                                             1.014    22.467
n1160.out[0] (.names)                                            0.261    22.728
n1434.in[2] (.names)                                             1.014    23.742
n1434.out[0] (.names)                                            0.261    24.003
n1435.in[2] (.names)                                             1.014    25.016
n1435.out[0] (.names)                                            0.261    25.277
n1436.in[1] (.names)                                             1.014    26.291
n1436.out[0] (.names)                                            0.261    26.552
n1437.in[0] (.names)                                             1.014    27.566
n1437.out[0] (.names)                                            0.261    27.827
n1478.in[2] (.names)                                             1.014    28.841
n1478.out[0] (.names)                                            0.261    29.102
n1451.in[1] (.names)                                             1.014    30.116
n1451.out[0] (.names)                                            0.261    30.377
n1483.in[1] (.names)                                             1.014    31.390
n1483.out[0] (.names)                                            0.261    31.651
n1407.in[0] (.names)                                             1.014    32.665
n1407.out[0] (.names)                                            0.261    32.926
n1408.in[1] (.names)                                             1.014    33.940
n1408.out[0] (.names)                                            0.261    34.201
n1409.in[0] (.names)                                             1.014    35.215
n1409.out[0] (.names)                                            0.261    35.476
n1405.in[1] (.names)                                             1.014    36.490
n1405.out[0] (.names)                                            0.261    36.751
n1403.in[0] (.names)                                             1.014    37.765
n1403.out[0] (.names)                                            0.261    38.026
n1404.in[0] (.names)                                             1.014    39.039
n1404.out[0] (.names)                                            0.261    39.300
n1414.in[1] (.names)                                             1.014    40.314
n1414.out[0] (.names)                                            0.261    40.575
n1415.in[1] (.names)                                             1.014    41.589
n1415.out[0] (.names)                                            0.261    41.850
n1416.in[0] (.names)                                             1.014    42.864
n1416.out[0] (.names)                                            0.261    43.125
n1417.in[0] (.names)                                             1.014    44.139
n1417.out[0] (.names)                                            0.261    44.400
n1418.in[2] (.names)                                             1.014    45.413
n1418.out[0] (.names)                                            0.261    45.674
n1419.in[1] (.names)                                             1.014    46.688
n1419.out[0] (.names)                                            0.261    46.949
n1420.in[0] (.names)                                             1.014    47.963
n1420.out[0] (.names)                                            0.261    48.224
n365.in[0] (.names)                                              1.014    49.238
n365.out[0] (.names)                                             0.261    49.499
n448.in[0] (.names)                                              1.014    50.513
n448.out[0] (.names)                                             0.261    50.774
n449.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n449.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n229.Q[0] (.latch clocked by pclk)
Endpoint  : n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n229.clk[0] (.latch)                                             1.014     1.014
n229.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5212.in[0] (.names)                                             1.014     4.619
n5212.out[0] (.names)                                            0.261     4.880
n5213.in[0] (.names)                                             1.014     5.894
n5213.out[0] (.names)                                            0.261     6.155
n5214.in[1] (.names)                                             1.014     7.169
n5214.out[0] (.names)                                            0.261     7.430
n5215.in[2] (.names)                                             1.014     8.444
n5215.out[0] (.names)                                            0.261     8.705
n5216.in[0] (.names)                                             1.014     9.719
n5216.out[0] (.names)                                            0.261     9.980
n5217.in[0] (.names)                                             1.014    10.993
n5217.out[0] (.names)                                            0.261    11.254
n5208.in[0] (.names)                                             1.014    12.268
n5208.out[0] (.names)                                            0.261    12.529
n5193.in[0] (.names)                                             1.014    13.543
n5193.out[0] (.names)                                            0.261    13.804
n5194.in[1] (.names)                                             1.014    14.818
n5194.out[0] (.names)                                            0.261    15.079
n5196.in[2] (.names)                                             1.014    16.093
n5196.out[0] (.names)                                            0.261    16.354
n5220.in[2] (.names)                                             1.014    17.367
n5220.out[0] (.names)                                            0.261    17.628
n5221.in[0] (.names)                                             1.014    18.642
n5221.out[0] (.names)                                            0.261    18.903
n5222.in[2] (.names)                                             1.014    19.917
n5222.out[0] (.names)                                            0.261    20.178
n5223.in[1] (.names)                                             1.014    21.192
n5223.out[0] (.names)                                            0.261    21.453
n5224.in[1] (.names)                                             1.014    22.467
n5224.out[0] (.names)                                            0.261    22.728
n5415.in[0] (.names)                                             1.014    23.742
n5415.out[0] (.names)                                            0.261    24.003
n5416.in[0] (.names)                                             1.014    25.016
n5416.out[0] (.names)                                            0.261    25.277
n5417.in[0] (.names)                                             1.014    26.291
n5417.out[0] (.names)                                            0.261    26.552
n5418.in[1] (.names)                                             1.014    27.566
n5418.out[0] (.names)                                            0.261    27.827
n5427.in[1] (.names)                                             1.014    28.841
n5427.out[0] (.names)                                            0.261    29.102
n5428.in[1] (.names)                                             1.014    30.116
n5428.out[0] (.names)                                            0.261    30.377
n5429.in[0] (.names)                                             1.014    31.390
n5429.out[0] (.names)                                            0.261    31.651
n5423.in[0] (.names)                                             1.014    32.665
n5423.out[0] (.names)                                            0.261    32.926
n5424.in[0] (.names)                                             1.014    33.940
n5424.out[0] (.names)                                            0.261    34.201
n5598.in[2] (.names)                                             1.014    35.215
n5598.out[0] (.names)                                            0.261    35.476
n5600.in[1] (.names)                                             1.014    36.490
n5600.out[0] (.names)                                            0.261    36.751
n5601.in[1] (.names)                                             1.014    37.765
n5601.out[0] (.names)                                            0.261    38.026
n5603.in[2] (.names)                                             1.014    39.039
n5603.out[0] (.names)                                            0.261    39.300
n5611.in[1] (.names)                                             1.014    40.314
n5611.out[0] (.names)                                            0.261    40.575
n5614.in[1] (.names)                                             1.014    41.589
n5614.out[0] (.names)                                            0.261    41.850
n5615.in[0] (.names)                                             1.014    42.864
n5615.out[0] (.names)                                            0.261    43.125
n5616.in[2] (.names)                                             1.014    44.139
n5616.out[0] (.names)                                            0.261    44.400
n5617.in[0] (.names)                                             1.014    45.413
n5617.out[0] (.names)                                            0.261    45.674
n5618.in[0] (.names)                                             1.014    46.688
n5618.out[0] (.names)                                            0.261    46.949
n5631.in[1] (.names)                                             1.014    47.963
n5631.out[0] (.names)                                            0.261    48.224
n4916.in[0] (.names)                                             1.014    49.238
n4916.out[0] (.names)                                            0.261    49.499
n4945.in[0] (.names)                                             1.014    50.513
n4945.out[0] (.names)                                            0.261    50.774
n4080.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4080.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n10876.Q[0] (.latch clocked by pclk)
Endpoint  : n13609.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10876.clk[0] (.latch)                                           1.014     1.014
n10876.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11307.in[0] (.names)                                            1.014     2.070
n11307.out[0] (.names)                                           0.261     2.331
n11308.in[0] (.names)                                            1.014     3.344
n11308.out[0] (.names)                                           0.261     3.605
n11310.in[0] (.names)                                            1.014     4.619
n11310.out[0] (.names)                                           0.261     4.880
n11311.in[0] (.names)                                            1.014     5.894
n11311.out[0] (.names)                                           0.261     6.155
n11312.in[1] (.names)                                            1.014     7.169
n11312.out[0] (.names)                                           0.261     7.430
n11314.in[1] (.names)                                            1.014     8.444
n11314.out[0] (.names)                                           0.261     8.705
n11315.in[1] (.names)                                            1.014     9.719
n11315.out[0] (.names)                                           0.261     9.980
n11316.in[1] (.names)                                            1.014    10.993
n11316.out[0] (.names)                                           0.261    11.254
n11317.in[0] (.names)                                            1.014    12.268
n11317.out[0] (.names)                                           0.261    12.529
n11319.in[0] (.names)                                            1.014    13.543
n11319.out[0] (.names)                                           0.261    13.804
n11320.in[0] (.names)                                            1.014    14.818
n11320.out[0] (.names)                                           0.261    15.079
n11321.in[1] (.names)                                            1.014    16.093
n11321.out[0] (.names)                                           0.261    16.354
n11322.in[1] (.names)                                            1.014    17.367
n11322.out[0] (.names)                                           0.261    17.628
n11328.in[0] (.names)                                            1.014    18.642
n11328.out[0] (.names)                                           0.261    18.903
n11330.in[1] (.names)                                            1.014    19.917
n11330.out[0] (.names)                                           0.261    20.178
n11331.in[1] (.names)                                            1.014    21.192
n11331.out[0] (.names)                                           0.261    21.453
n11332.in[1] (.names)                                            1.014    22.467
n11332.out[0] (.names)                                           0.261    22.728
n11333.in[1] (.names)                                            1.014    23.742
n11333.out[0] (.names)                                           0.261    24.003
n13681.in[1] (.names)                                            1.014    25.016
n13681.out[0] (.names)                                           0.261    25.277
n13682.in[1] (.names)                                            1.014    26.291
n13682.out[0] (.names)                                           0.261    26.552
n13687.in[0] (.names)                                            1.014    27.566
n13687.out[0] (.names)                                           0.261    27.827
n13692.in[1] (.names)                                            1.014    28.841
n13692.out[0] (.names)                                           0.261    29.102
n13695.in[0] (.names)                                            1.014    30.116
n13695.out[0] (.names)                                           0.261    30.377
n13696.in[0] (.names)                                            1.014    31.390
n13696.out[0] (.names)                                           0.261    31.651
n13693.in[0] (.names)                                            1.014    32.665
n13693.out[0] (.names)                                           0.261    32.926
n13697.in[0] (.names)                                            1.014    33.940
n13697.out[0] (.names)                                           0.261    34.201
n13698.in[0] (.names)                                            1.014    35.215
n13698.out[0] (.names)                                           0.261    35.476
n13700.in[1] (.names)                                            1.014    36.490
n13700.out[0] (.names)                                           0.261    36.751
n13701.in[1] (.names)                                            1.014    37.765
n13701.out[0] (.names)                                           0.261    38.026
n13702.in[0] (.names)                                            1.014    39.039
n13702.out[0] (.names)                                           0.261    39.300
n13675.in[2] (.names)                                            1.014    40.314
n13675.out[0] (.names)                                           0.261    40.575
n13676.in[1] (.names)                                            1.014    41.589
n13676.out[0] (.names)                                           0.261    41.850
n13677.in[1] (.names)                                            1.014    42.864
n13677.out[0] (.names)                                           0.261    43.125
n13678.in[1] (.names)                                            1.014    44.139
n13678.out[0] (.names)                                           0.261    44.400
n13679.in[0] (.names)                                            1.014    45.413
n13679.out[0] (.names)                                           0.261    45.674
n13556.in[0] (.names)                                            1.014    46.688
n13556.out[0] (.names)                                           0.261    46.949
n13607.in[0] (.names)                                            1.014    47.963
n13607.out[0] (.names)                                           0.261    48.224
n13600.in[3] (.names)                                            1.014    49.238
n13600.out[0] (.names)                                           0.261    49.499
n13601.in[0] (.names)                                            1.014    50.513
n13601.out[0] (.names)                                           0.261    50.774
n13609.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13609.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n14608.Q[0] (.latch clocked by pclk)
Endpoint  : n168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14608.clk[0] (.latch)                                           1.014     1.014
n14608.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15468.in[0] (.names)                                            1.014     2.070
n15468.out[0] (.names)                                           0.261     2.331
n15469.in[1] (.names)                                            1.014     3.344
n15469.out[0] (.names)                                           0.261     3.605
n15471.in[1] (.names)                                            1.014     4.619
n15471.out[0] (.names)                                           0.261     4.880
n15473.in[2] (.names)                                            1.014     5.894
n15473.out[0] (.names)                                           0.261     6.155
n15348.in[0] (.names)                                            1.014     7.169
n15348.out[0] (.names)                                           0.261     7.430
n15309.in[2] (.names)                                            1.014     8.444
n15309.out[0] (.names)                                           0.261     8.705
n15380.in[1] (.names)                                            1.014     9.719
n15380.out[0] (.names)                                           0.261     9.980
n15375.in[0] (.names)                                            1.014    10.993
n15375.out[0] (.names)                                           0.261    11.254
n15310.in[0] (.names)                                            1.014    12.268
n15310.out[0] (.names)                                           0.261    12.529
n15434.in[1] (.names)                                            1.014    13.543
n15434.out[0] (.names)                                           0.261    13.804
n15435.in[0] (.names)                                            1.014    14.818
n15435.out[0] (.names)                                           0.261    15.079
n15436.in[1] (.names)                                            1.014    16.093
n15436.out[0] (.names)                                           0.261    16.354
n15406.in[0] (.names)                                            1.014    17.367
n15406.out[0] (.names)                                           0.261    17.628
n15391.in[0] (.names)                                            1.014    18.642
n15391.out[0] (.names)                                           0.261    18.903
n15392.in[0] (.names)                                            1.014    19.917
n15392.out[0] (.names)                                           0.261    20.178
n15279.in[1] (.names)                                            1.014    21.192
n15279.out[0] (.names)                                           0.261    21.453
n15395.in[2] (.names)                                            1.014    22.467
n15395.out[0] (.names)                                           0.261    22.728
n15393.in[1] (.names)                                            1.014    23.742
n15393.out[0] (.names)                                           0.261    24.003
n15396.in[1] (.names)                                            1.014    25.016
n15396.out[0] (.names)                                           0.261    25.277
n15397.in[1] (.names)                                            1.014    26.291
n15397.out[0] (.names)                                           0.261    26.552
n15401.in[2] (.names)                                            1.014    27.566
n15401.out[0] (.names)                                           0.261    27.827
n15402.in[0] (.names)                                            1.014    28.841
n15402.out[0] (.names)                                           0.261    29.102
n15411.in[0] (.names)                                            1.014    30.116
n15411.out[0] (.names)                                           0.261    30.377
n15408.in[0] (.names)                                            1.014    31.390
n15408.out[0] (.names)                                           0.261    31.651
n15409.in[0] (.names)                                            1.014    32.665
n15409.out[0] (.names)                                           0.261    32.926
n15424.in[0] (.names)                                            1.014    33.940
n15424.out[0] (.names)                                           0.261    34.201
n15425.in[0] (.names)                                            1.014    35.215
n15425.out[0] (.names)                                           0.261    35.476
n15427.in[0] (.names)                                            1.014    36.490
n15427.out[0] (.names)                                           0.261    36.751
n15373.in[0] (.names)                                            1.014    37.765
n15373.out[0] (.names)                                           0.261    38.026
n15412.in[1] (.names)                                            1.014    39.039
n15412.out[0] (.names)                                           0.261    39.300
n15413.in[0] (.names)                                            1.014    40.314
n15413.out[0] (.names)                                           0.261    40.575
n15415.in[1] (.names)                                            1.014    41.589
n15415.out[0] (.names)                                           0.261    41.850
n15416.in[0] (.names)                                            1.014    42.864
n15416.out[0] (.names)                                           0.261    43.125
n15418.in[2] (.names)                                            1.014    44.139
n15418.out[0] (.names)                                           0.261    44.400
n15430.in[0] (.names)                                            1.014    45.413
n15430.out[0] (.names)                                           0.261    45.674
n15431.in[0] (.names)                                            1.014    46.688
n15431.out[0] (.names)                                           0.261    46.949
n15433.in[2] (.names)                                            1.014    47.963
n15433.out[0] (.names)                                           0.261    48.224
n13841.in[1] (.names)                                            1.014    49.238
n13841.out[0] (.names)                                           0.261    49.499
n260.in[0] (.names)                                              1.014    50.513
n260.out[0] (.names)                                             0.261    50.774
n168.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n168.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n13822.Q[0] (.latch clocked by pclk)
Endpoint  : n14592.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13822.clk[0] (.latch)                                           1.014     1.014
n13822.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15141.in[0] (.names)                                            1.014     2.070
n15141.out[0] (.names)                                           0.261     2.331
n15143.in[0] (.names)                                            1.014     3.344
n15143.out[0] (.names)                                           0.261     3.605
n15144.in[0] (.names)                                            1.014     4.619
n15144.out[0] (.names)                                           0.261     4.880
n15145.in[0] (.names)                                            1.014     5.894
n15145.out[0] (.names)                                           0.261     6.155
n14964.in[0] (.names)                                            1.014     7.169
n14964.out[0] (.names)                                           0.261     7.430
n15039.in[0] (.names)                                            1.014     8.444
n15039.out[0] (.names)                                           0.261     8.705
n15128.in[1] (.names)                                            1.014     9.719
n15128.out[0] (.names)                                           0.261     9.980
n15110.in[2] (.names)                                            1.014    10.993
n15110.out[0] (.names)                                           0.261    11.254
n15130.in[2] (.names)                                            1.014    12.268
n15130.out[0] (.names)                                           0.261    12.529
n15131.in[1] (.names)                                            1.014    13.543
n15131.out[0] (.names)                                           0.261    13.804
n15132.in[0] (.names)                                            1.014    14.818
n15132.out[0] (.names)                                           0.261    15.079
n15133.in[0] (.names)                                            1.014    16.093
n15133.out[0] (.names)                                           0.261    16.354
n15100.in[1] (.names)                                            1.014    17.367
n15100.out[0] (.names)                                           0.261    17.628
n15044.in[0] (.names)                                            1.014    18.642
n15044.out[0] (.names)                                           0.261    18.903
n15045.in[2] (.names)                                            1.014    19.917
n15045.out[0] (.names)                                           0.261    20.178
n15050.in[2] (.names)                                            1.014    21.192
n15050.out[0] (.names)                                           0.261    21.453
n15051.in[0] (.names)                                            1.014    22.467
n15051.out[0] (.names)                                           0.261    22.728
n15046.in[2] (.names)                                            1.014    23.742
n15046.out[0] (.names)                                           0.261    24.003
n15047.in[0] (.names)                                            1.014    25.016
n15047.out[0] (.names)                                           0.261    25.277
n15048.in[1] (.names)                                            1.014    26.291
n15048.out[0] (.names)                                           0.261    26.552
n15053.in[0] (.names)                                            1.014    27.566
n15053.out[0] (.names)                                           0.261    27.827
n15055.in[0] (.names)                                            1.014    28.841
n15055.out[0] (.names)                                           0.261    29.102
n15056.in[0] (.names)                                            1.014    30.116
n15056.out[0] (.names)                                           0.261    30.377
n15057.in[0] (.names)                                            1.014    31.390
n15057.out[0] (.names)                                           0.261    31.651
n15058.in[2] (.names)                                            1.014    32.665
n15058.out[0] (.names)                                           0.261    32.926
n15061.in[1] (.names)                                            1.014    33.940
n15061.out[0] (.names)                                           0.261    34.201
n15079.in[1] (.names)                                            1.014    35.215
n15079.out[0] (.names)                                           0.261    35.476
n15080.in[0] (.names)                                            1.014    36.490
n15080.out[0] (.names)                                           0.261    36.751
n15081.in[0] (.names)                                            1.014    37.765
n15081.out[0] (.names)                                           0.261    38.026
n15082.in[0] (.names)                                            1.014    39.039
n15082.out[0] (.names)                                           0.261    39.300
n15085.in[0] (.names)                                            1.014    40.314
n15085.out[0] (.names)                                           0.261    40.575
n15086.in[0] (.names)                                            1.014    41.589
n15086.out[0] (.names)                                           0.261    41.850
n15087.in[1] (.names)                                            1.014    42.864
n15087.out[0] (.names)                                           0.261    43.125
n15088.in[0] (.names)                                            1.014    44.139
n15088.out[0] (.names)                                           0.261    44.400
n8605.in[1] (.names)                                             1.014    45.413
n8605.out[0] (.names)                                            0.261    45.674
n15089.in[0] (.names)                                            1.014    46.688
n15089.out[0] (.names)                                           0.261    46.949
n15091.in[0] (.names)                                            1.014    47.963
n15091.out[0] (.names)                                           0.261    48.224
n14936.in[1] (.names)                                            1.014    49.238
n14936.out[0] (.names)                                           0.261    49.499
n14591.in[0] (.names)                                            1.014    50.513
n14591.out[0] (.names)                                           0.261    50.774
n14592.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14592.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13153.in[0] (.names)                                            1.014    31.390
n13153.out[0] (.names)                                           0.261    31.651
n13155.in[0] (.names)                                            1.014    32.665
n13155.out[0] (.names)                                           0.261    32.926
n12884.in[0] (.names)                                            1.014    33.940
n12884.out[0] (.names)                                           0.261    34.201
n12885.in[3] (.names)                                            1.014    35.215
n12885.out[0] (.names)                                           0.261    35.476
n12905.in[2] (.names)                                            1.014    36.490
n12905.out[0] (.names)                                           0.261    36.751
n12906.in[0] (.names)                                            1.014    37.765
n12906.out[0] (.names)                                           0.261    38.026
n12907.in[2] (.names)                                            1.014    39.039
n12907.out[0] (.names)                                           0.261    39.300
n12908.in[1] (.names)                                            1.014    40.314
n12908.out[0] (.names)                                           0.261    40.575
n12253.in[3] (.names)                                            1.014    41.589
n12253.out[0] (.names)                                           0.261    41.850
n12945.in[3] (.names)                                            1.014    42.864
n12945.out[0] (.names)                                           0.261    43.125
n13793.in[2] (.names)                                            1.014    44.139
n13793.out[0] (.names)                                           0.261    44.400
n13794.in[0] (.names)                                            1.014    45.413
n13794.out[0] (.names)                                           0.261    45.674
n13796.in[1] (.names)                                            1.014    46.688
n13796.out[0] (.names)                                           0.261    46.949
n13801.in[0] (.names)                                            1.014    47.963
n13801.out[0] (.names)                                           0.261    48.224
n13804.in[0] (.names)                                            1.014    49.238
n13804.out[0] (.names)                                           0.261    49.499
n12687.in[0] (.names)                                            1.014    50.513
n12687.out[0] (.names)                                           0.261    50.774
n12688.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12688.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13153.in[0] (.names)                                            1.014    31.390
n13153.out[0] (.names)                                           0.261    31.651
n13155.in[0] (.names)                                            1.014    32.665
n13155.out[0] (.names)                                           0.261    32.926
n12884.in[0] (.names)                                            1.014    33.940
n12884.out[0] (.names)                                           0.261    34.201
n12885.in[3] (.names)                                            1.014    35.215
n12885.out[0] (.names)                                           0.261    35.476
n12905.in[2] (.names)                                            1.014    36.490
n12905.out[0] (.names)                                           0.261    36.751
n12906.in[0] (.names)                                            1.014    37.765
n12906.out[0] (.names)                                           0.261    38.026
n12907.in[2] (.names)                                            1.014    39.039
n12907.out[0] (.names)                                           0.261    39.300
n12908.in[1] (.names)                                            1.014    40.314
n12908.out[0] (.names)                                           0.261    40.575
n12909.in[2] (.names)                                            1.014    41.589
n12909.out[0] (.names)                                           0.261    41.850
n12910.in[0] (.names)                                            1.014    42.864
n12910.out[0] (.names)                                           0.261    43.125
n12911.in[0] (.names)                                            1.014    44.139
n12911.out[0] (.names)                                           0.261    44.400
n12912.in[0] (.names)                                            1.014    45.413
n12912.out[0] (.names)                                           0.261    45.674
n12913.in[0] (.names)                                            1.014    46.688
n12913.out[0] (.names)                                           0.261    46.949
n12914.in[0] (.names)                                            1.014    47.963
n12914.out[0] (.names)                                           0.261    48.224
n12918.in[0] (.names)                                            1.014    49.238
n12918.out[0] (.names)                                           0.261    49.499
n12725.in[0] (.names)                                            1.014    50.513
n12725.out[0] (.names)                                           0.261    50.774
n12916.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12916.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n10447.Q[0] (.latch clocked by pclk)
Endpoint  : n10851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10447.clk[0] (.latch)                                           1.014     1.014
n10447.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10449.in[0] (.names)                                            1.014     2.070
n10449.out[0] (.names)                                           0.261     2.331
n10451.in[0] (.names)                                            1.014     3.344
n10451.out[0] (.names)                                           0.261     3.605
n10453.in[2] (.names)                                            1.014     4.619
n10453.out[0] (.names)                                           0.261     4.880
n10445.in[1] (.names)                                            1.014     5.894
n10445.out[0] (.names)                                           0.261     6.155
n10446.in[0] (.names)                                            1.014     7.169
n10446.out[0] (.names)                                           0.261     7.430
n10857.in[0] (.names)                                            1.014     8.444
n10857.out[0] (.names)                                           0.261     8.705
n10856.in[2] (.names)                                            1.014     9.719
n10856.out[0] (.names)                                           0.261     9.980
n10812.in[0] (.names)                                            1.014    10.993
n10812.out[0] (.names)                                           0.261    11.254
n10817.in[1] (.names)                                            1.014    12.268
n10817.out[0] (.names)                                           0.261    12.529
n10815.in[1] (.names)                                            1.014    13.543
n10815.out[0] (.names)                                           0.261    13.804
n10819.in[0] (.names)                                            1.014    14.818
n10819.out[0] (.names)                                           0.261    15.079
n10820.in[0] (.names)                                            1.014    16.093
n10820.out[0] (.names)                                           0.261    16.354
n10821.in[1] (.names)                                            1.014    17.367
n10821.out[0] (.names)                                           0.261    17.628
n10822.in[0] (.names)                                            1.014    18.642
n10822.out[0] (.names)                                           0.261    18.903
n10823.in[1] (.names)                                            1.014    19.917
n10823.out[0] (.names)                                           0.261    20.178
n10758.in[0] (.names)                                            1.014    21.192
n10758.out[0] (.names)                                           0.261    21.453
n10824.in[0] (.names)                                            1.014    22.467
n10824.out[0] (.names)                                           0.261    22.728
n10827.in[1] (.names)                                            1.014    23.742
n10827.out[0] (.names)                                           0.261    24.003
n10828.in[0] (.names)                                            1.014    25.016
n10828.out[0] (.names)                                           0.261    25.277
n10829.in[0] (.names)                                            1.014    26.291
n10829.out[0] (.names)                                           0.261    26.552
n10830.in[0] (.names)                                            1.014    27.566
n10830.out[0] (.names)                                           0.261    27.827
n10831.in[0] (.names)                                            1.014    28.841
n10831.out[0] (.names)                                           0.261    29.102
n10832.in[0] (.names)                                            1.014    30.116
n10832.out[0] (.names)                                           0.261    30.377
n10834.in[2] (.names)                                            1.014    31.390
n10834.out[0] (.names)                                           0.261    31.651
n10835.in[0] (.names)                                            1.014    32.665
n10835.out[0] (.names)                                           0.261    32.926
n10836.in[0] (.names)                                            1.014    33.940
n10836.out[0] (.names)                                           0.261    34.201
n10837.in[0] (.names)                                            1.014    35.215
n10837.out[0] (.names)                                           0.261    35.476
n10839.in[1] (.names)                                            1.014    36.490
n10839.out[0] (.names)                                           0.261    36.751
n10840.in[0] (.names)                                            1.014    37.765
n10840.out[0] (.names)                                           0.261    38.026
n10841.in[0] (.names)                                            1.014    39.039
n10841.out[0] (.names)                                           0.261    39.300
n10842.in[0] (.names)                                            1.014    40.314
n10842.out[0] (.names)                                           0.261    40.575
n10843.in[0] (.names)                                            1.014    41.589
n10843.out[0] (.names)                                           0.261    41.850
n10845.in[1] (.names)                                            1.014    42.864
n10845.out[0] (.names)                                           0.261    43.125
n8731.in[1] (.names)                                             1.014    44.139
n8731.out[0] (.names)                                            0.261    44.400
n10847.in[0] (.names)                                            1.014    45.413
n10847.out[0] (.names)                                           0.261    45.674
n10848.in[0] (.names)                                            1.014    46.688
n10848.out[0] (.names)                                           0.261    46.949
n8679.in[0] (.names)                                             1.014    47.963
n8679.out[0] (.names)                                            0.261    48.224
n8657.in[1] (.names)                                             1.014    49.238
n8657.out[0] (.names)                                            0.261    49.499
n10850.in[1] (.names)                                            1.014    50.513
n10850.out[0] (.names)                                           0.261    50.774
n10851.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10851.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13153.in[0] (.names)                                            1.014    31.390
n13153.out[0] (.names)                                           0.261    31.651
n13155.in[0] (.names)                                            1.014    32.665
n13155.out[0] (.names)                                           0.261    32.926
n12884.in[0] (.names)                                            1.014    33.940
n12884.out[0] (.names)                                           0.261    34.201
n12885.in[3] (.names)                                            1.014    35.215
n12885.out[0] (.names)                                           0.261    35.476
n12905.in[2] (.names)                                            1.014    36.490
n12905.out[0] (.names)                                           0.261    36.751
n12906.in[0] (.names)                                            1.014    37.765
n12906.out[0] (.names)                                           0.261    38.026
n12907.in[2] (.names)                                            1.014    39.039
n12907.out[0] (.names)                                           0.261    39.300
n12908.in[1] (.names)                                            1.014    40.314
n12908.out[0] (.names)                                           0.261    40.575
n12909.in[2] (.names)                                            1.014    41.589
n12909.out[0] (.names)                                           0.261    41.850
n12910.in[0] (.names)                                            1.014    42.864
n12910.out[0] (.names)                                           0.261    43.125
n12911.in[0] (.names)                                            1.014    44.139
n12911.out[0] (.names)                                           0.261    44.400
n12912.in[0] (.names)                                            1.014    45.413
n12912.out[0] (.names)                                           0.261    45.674
n12913.in[0] (.names)                                            1.014    46.688
n12913.out[0] (.names)                                           0.261    46.949
n12914.in[0] (.names)                                            1.014    47.963
n12914.out[0] (.names)                                           0.261    48.224
n12918.in[0] (.names)                                            1.014    49.238
n12918.out[0] (.names)                                           0.261    49.499
n12725.in[0] (.names)                                            1.014    50.513
n12725.out[0] (.names)                                           0.261    50.774
n12726.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12726.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12718.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13109.in[2] (.names)                                            1.014    31.390
n13109.out[0] (.names)                                           0.261    31.651
n13119.in[0] (.names)                                            1.014    32.665
n13119.out[0] (.names)                                           0.261    32.926
n13120.in[0] (.names)                                            1.014    33.940
n13120.out[0] (.names)                                           0.261    34.201
n13121.in[0] (.names)                                            1.014    35.215
n13121.out[0] (.names)                                           0.261    35.476
n13122.in[1] (.names)                                            1.014    36.490
n13122.out[0] (.names)                                           0.261    36.751
n13123.in[1] (.names)                                            1.014    37.765
n13123.out[0] (.names)                                           0.261    38.026
n13125.in[0] (.names)                                            1.014    39.039
n13125.out[0] (.names)                                           0.261    39.300
n13042.in[0] (.names)                                            1.014    40.314
n13042.out[0] (.names)                                           0.261    40.575
n13110.in[0] (.names)                                            1.014    41.589
n13110.out[0] (.names)                                           0.261    41.850
n13111.in[3] (.names)                                            1.014    42.864
n13111.out[0] (.names)                                           0.261    43.125
n13113.in[2] (.names)                                            1.014    44.139
n13113.out[0] (.names)                                           0.261    44.400
n13114.in[1] (.names)                                            1.014    45.413
n13114.out[0] (.names)                                           0.261    45.674
n13126.in[0] (.names)                                            1.014    46.688
n13126.out[0] (.names)                                           0.261    46.949
n13127.in[0] (.names)                                            1.014    47.963
n13127.out[0] (.names)                                           0.261    48.224
n12681.in[0] (.names)                                            1.014    49.238
n12681.out[0] (.names)                                           0.261    49.499
n12717.in[0] (.names)                                            1.014    50.513
n12717.out[0] (.names)                                           0.261    50.774
n12718.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12718.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12273.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13109.in[2] (.names)                                            1.014    31.390
n13109.out[0] (.names)                                           0.261    31.651
n13119.in[0] (.names)                                            1.014    32.665
n13119.out[0] (.names)                                           0.261    32.926
n13120.in[0] (.names)                                            1.014    33.940
n13120.out[0] (.names)                                           0.261    34.201
n13121.in[0] (.names)                                            1.014    35.215
n13121.out[0] (.names)                                           0.261    35.476
n13122.in[1] (.names)                                            1.014    36.490
n13122.out[0] (.names)                                           0.261    36.751
n13123.in[1] (.names)                                            1.014    37.765
n13123.out[0] (.names)                                           0.261    38.026
n13125.in[0] (.names)                                            1.014    39.039
n13125.out[0] (.names)                                           0.261    39.300
n13042.in[0] (.names)                                            1.014    40.314
n13042.out[0] (.names)                                           0.261    40.575
n12751.in[1] (.names)                                            1.014    41.589
n12751.out[0] (.names)                                           0.261    41.850
n13064.in[0] (.names)                                            1.014    42.864
n13064.out[0] (.names)                                           0.261    43.125
n13066.in[0] (.names)                                            1.014    44.139
n13066.out[0] (.names)                                           0.261    44.400
n13067.in[2] (.names)                                            1.014    45.413
n13067.out[0] (.names)                                           0.261    45.674
n12755.in[3] (.names)                                            1.014    46.688
n12755.out[0] (.names)                                           0.261    46.949
n13069.in[1] (.names)                                            1.014    47.963
n13069.out[0] (.names)                                           0.261    48.224
n12699.in[0] (.names)                                            1.014    49.238
n12699.out[0] (.names)                                           0.261    49.499
n12272.in[0] (.names)                                            1.014    50.513
n12272.out[0] (.names)                                           0.261    50.774
n12273.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12273.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n10979.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12675.in[0] (.names)                                            1.014     2.070
n12675.out[0] (.names)                                           0.261     2.331
n12678.in[0] (.names)                                            1.014     3.344
n12678.out[0] (.names)                                           0.261     3.605
n12679.in[0] (.names)                                            1.014     4.619
n12679.out[0] (.names)                                           0.261     4.880
n12629.in[0] (.names)                                            1.014     5.894
n12629.out[0] (.names)                                           0.261     6.155
n12642.in[0] (.names)                                            1.014     7.169
n12642.out[0] (.names)                                           0.261     7.430
n11284.in[2] (.names)                                            1.014     8.444
n11284.out[0] (.names)                                           0.261     8.705
n12644.in[0] (.names)                                            1.014     9.719
n12644.out[0] (.names)                                           0.261     9.980
n12649.in[1] (.names)                                            1.014    10.993
n12649.out[0] (.names)                                           0.261    11.254
n12650.in[0] (.names)                                            1.014    12.268
n12650.out[0] (.names)                                           0.261    12.529
n12617.in[0] (.names)                                            1.014    13.543
n12617.out[0] (.names)                                           0.261    13.804
n12618.in[2] (.names)                                            1.014    14.818
n12618.out[0] (.names)                                           0.261    15.079
n12619.in[2] (.names)                                            1.014    16.093
n12619.out[0] (.names)                                           0.261    16.354
n12620.in[1] (.names)                                            1.014    17.367
n12620.out[0] (.names)                                           0.261    17.628
n12621.in[0] (.names)                                            1.014    18.642
n12621.out[0] (.names)                                           0.261    18.903
n12622.in[0] (.names)                                            1.014    19.917
n12622.out[0] (.names)                                           0.261    20.178
n12623.in[0] (.names)                                            1.014    21.192
n12623.out[0] (.names)                                           0.261    21.453
n12614.in[0] (.names)                                            1.014    22.467
n12614.out[0] (.names)                                           0.261    22.728
n12631.in[0] (.names)                                            1.014    23.742
n12631.out[0] (.names)                                           0.261    24.003
n12632.in[1] (.names)                                            1.014    25.016
n12632.out[0] (.names)                                           0.261    25.277
n12633.in[0] (.names)                                            1.014    26.291
n12633.out[0] (.names)                                           0.261    26.552
n12634.in[0] (.names)                                            1.014    27.566
n12634.out[0] (.names)                                           0.261    27.827
n12636.in[0] (.names)                                            1.014    28.841
n12636.out[0] (.names)                                           0.261    29.102
n13722.in[0] (.names)                                            1.014    30.116
n13722.out[0] (.names)                                           0.261    30.377
n13713.in[0] (.names)                                            1.014    31.390
n13713.out[0] (.names)                                           0.261    31.651
n13723.in[0] (.names)                                            1.014    32.665
n13723.out[0] (.names)                                           0.261    32.926
n13724.in[1] (.names)                                            1.014    33.940
n13724.out[0] (.names)                                           0.261    34.201
n13725.in[0] (.names)                                            1.014    35.215
n13725.out[0] (.names)                                           0.261    35.476
n13726.in[0] (.names)                                            1.014    36.490
n13726.out[0] (.names)                                           0.261    36.751
n13761.in[1] (.names)                                            1.014    37.765
n13761.out[0] (.names)                                           0.261    38.026
n13737.in[1] (.names)                                            1.014    39.039
n13737.out[0] (.names)                                           0.261    39.300
n13762.in[1] (.names)                                            1.014    40.314
n13762.out[0] (.names)                                           0.261    40.575
n13764.in[0] (.names)                                            1.014    41.589
n13764.out[0] (.names)                                           0.261    41.850
n13765.in[0] (.names)                                            1.014    42.864
n13765.out[0] (.names)                                           0.261    43.125
n13768.in[2] (.names)                                            1.014    44.139
n13768.out[0] (.names)                                           0.261    44.400
n13769.in[1] (.names)                                            1.014    45.413
n13769.out[0] (.names)                                           0.261    45.674
n12689.in[1] (.names)                                            1.014    46.688
n12689.out[0] (.names)                                           0.261    46.949
n13770.in[0] (.names)                                            1.014    47.963
n13770.out[0] (.names)                                           0.261    48.224
n12685.in[1] (.names)                                            1.014    49.238
n12685.out[0] (.names)                                           0.261    49.499
n12611.in[0] (.names)                                            1.014    50.513
n12611.out[0] (.names)                                           0.261    50.774
n10979.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10979.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n12237.Q[0] (.latch clocked by pclk)
Endpoint  : n8760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12237.clk[0] (.latch)                                           1.014     1.014
n12237.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12238.in[0] (.names)                                            1.014     2.070
n12238.out[0] (.names)                                           0.261     2.331
n12239.in[0] (.names)                                            1.014     3.344
n12239.out[0] (.names)                                           0.261     3.605
n11915.in[0] (.names)                                            1.014     4.619
n11915.out[0] (.names)                                           0.261     4.880
n11916.in[1] (.names)                                            1.014     5.894
n11916.out[0] (.names)                                           0.261     6.155
n11917.in[1] (.names)                                            1.014     7.169
n11917.out[0] (.names)                                           0.261     7.430
n11918.in[0] (.names)                                            1.014     8.444
n11918.out[0] (.names)                                           0.261     8.705
n11919.in[0] (.names)                                            1.014     9.719
n11919.out[0] (.names)                                           0.261     9.980
n11898.in[1] (.names)                                            1.014    10.993
n11898.out[0] (.names)                                           0.261    11.254
n11947.in[1] (.names)                                            1.014    12.268
n11947.out[0] (.names)                                           0.261    12.529
n11953.in[1] (.names)                                            1.014    13.543
n11953.out[0] (.names)                                           0.261    13.804
n11923.in[1] (.names)                                            1.014    14.818
n11923.out[0] (.names)                                           0.261    15.079
n11924.in[1] (.names)                                            1.014    16.093
n11924.out[0] (.names)                                           0.261    16.354
n11925.in[0] (.names)                                            1.014    17.367
n11925.out[0] (.names)                                           0.261    17.628
n11926.in[0] (.names)                                            1.014    18.642
n11926.out[0] (.names)                                           0.261    18.903
n11928.in[0] (.names)                                            1.014    19.917
n11928.out[0] (.names)                                           0.261    20.178
n11929.in[1] (.names)                                            1.014    21.192
n11929.out[0] (.names)                                           0.261    21.453
n11930.in[0] (.names)                                            1.014    22.467
n11930.out[0] (.names)                                           0.261    22.728
n11931.in[0] (.names)                                            1.014    23.742
n11931.out[0] (.names)                                           0.261    24.003
n11932.in[0] (.names)                                            1.014    25.016
n11932.out[0] (.names)                                           0.261    25.277
n11909.in[1] (.names)                                            1.014    26.291
n11909.out[0] (.names)                                           0.261    26.552
n11933.in[2] (.names)                                            1.014    27.566
n11933.out[0] (.names)                                           0.261    27.827
n11934.in[3] (.names)                                            1.014    28.841
n11934.out[0] (.names)                                           0.261    29.102
n11935.in[3] (.names)                                            1.014    30.116
n11935.out[0] (.names)                                           0.261    30.377
n11936.in[0] (.names)                                            1.014    31.390
n11936.out[0] (.names)                                           0.261    31.651
n11937.in[0] (.names)                                            1.014    32.665
n11937.out[0] (.names)                                           0.261    32.926
n10117.in[1] (.names)                                            1.014    33.940
n10117.out[0] (.names)                                           0.261    34.201
n10118.in[2] (.names)                                            1.014    35.215
n10118.out[0] (.names)                                           0.261    35.476
n8638.in[0] (.names)                                             1.014    36.490
n8638.out[0] (.names)                                            0.261    36.751
n10133.in[2] (.names)                                            1.014    37.765
n10133.out[0] (.names)                                           0.261    38.026
n10134.in[0] (.names)                                            1.014    39.039
n10134.out[0] (.names)                                           0.261    39.300
n10128.in[1] (.names)                                            1.014    40.314
n10128.out[0] (.names)                                           0.261    40.575
n10130.in[0] (.names)                                            1.014    41.589
n10130.out[0] (.names)                                           0.261    41.850
n8739.in[2] (.names)                                             1.014    42.864
n8739.out[0] (.names)                                            0.261    43.125
n10135.in[0] (.names)                                            1.014    44.139
n10135.out[0] (.names)                                           0.261    44.400
n10137.in[1] (.names)                                            1.014    45.413
n10137.out[0] (.names)                                           0.261    45.674
n10138.in[0] (.names)                                            1.014    46.688
n10138.out[0] (.names)                                           0.261    46.949
n8753.in[1] (.names)                                             1.014    47.963
n8753.out[0] (.names)                                            0.261    48.224
n10140.in[2] (.names)                                            1.014    49.238
n10140.out[0] (.names)                                           0.261    49.499
n8759.in[1] (.names)                                             1.014    50.513
n8759.out[0] (.names)                                            0.261    50.774
n8760.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8760.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 39
Startpoint: n12002.Q[0] (.latch clocked by pclk)
Endpoint  : n12087.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12002.clk[0] (.latch)                                           1.014     1.014
n12002.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12233.in[0] (.names)                                            1.014     2.070
n12233.out[0] (.names)                                           0.261     2.331
n12234.in[0] (.names)                                            1.014     3.344
n12234.out[0] (.names)                                           0.261     3.605
n12036.in[0] (.names)                                            1.014     4.619
n12036.out[0] (.names)                                           0.261     4.880
n12037.in[2] (.names)                                            1.014     5.894
n12037.out[0] (.names)                                           0.261     6.155
n12004.in[0] (.names)                                            1.014     7.169
n12004.out[0] (.names)                                           0.261     7.430
n12005.in[3] (.names)                                            1.014     8.444
n12005.out[0] (.names)                                           0.261     8.705
n12007.in[2] (.names)                                            1.014     9.719
n12007.out[0] (.names)                                           0.261     9.980
n12009.in[3] (.names)                                            1.014    10.993
n12009.out[0] (.names)                                           0.261    11.254
n12011.in[2] (.names)                                            1.014    12.268
n12011.out[0] (.names)                                           0.261    12.529
n12012.in[0] (.names)                                            1.014    13.543
n12012.out[0] (.names)                                           0.261    13.804
n12013.in[0] (.names)                                            1.014    14.818
n12013.out[0] (.names)                                           0.261    15.079
n12014.in[0] (.names)                                            1.014    16.093
n12014.out[0] (.names)                                           0.261    16.354
n12015.in[1] (.names)                                            1.014    17.367
n12015.out[0] (.names)                                           0.261    17.628
n12016.in[0] (.names)                                            1.014    18.642
n12016.out[0] (.names)                                           0.261    18.903
n12019.in[0] (.names)                                            1.014    19.917
n12019.out[0] (.names)                                           0.261    20.178
n12057.in[2] (.names)                                            1.014    21.192
n12057.out[0] (.names)                                           0.261    21.453
n12058.in[0] (.names)                                            1.014    22.467
n12058.out[0] (.names)                                           0.261    22.728
n12060.in[0] (.names)                                            1.014    23.742
n12060.out[0] (.names)                                           0.261    24.003
n12053.in[0] (.names)                                            1.014    25.016
n12053.out[0] (.names)                                           0.261    25.277
n12062.in[0] (.names)                                            1.014    26.291
n12062.out[0] (.names)                                           0.261    26.552
n12064.in[1] (.names)                                            1.014    27.566
n12064.out[0] (.names)                                           0.261    27.827
n12066.in[1] (.names)                                            1.014    28.841
n12066.out[0] (.names)                                           0.261    29.102
n12068.in[1] (.names)                                            1.014    30.116
n12068.out[0] (.names)                                           0.261    30.377
n12069.in[0] (.names)                                            1.014    31.390
n12069.out[0] (.names)                                           0.261    31.651
n12070.in[0] (.names)                                            1.014    32.665
n12070.out[0] (.names)                                           0.261    32.926
n12071.in[1] (.names)                                            1.014    33.940
n12071.out[0] (.names)                                           0.261    34.201
n12075.in[0] (.names)                                            1.014    35.215
n12075.out[0] (.names)                                           0.261    35.476
n12076.in[0] (.names)                                            1.014    36.490
n12076.out[0] (.names)                                           0.261    36.751
n12074.in[1] (.names)                                            1.014    37.765
n12074.out[0] (.names)                                           0.261    38.026
n12072.in[0] (.names)                                            1.014    39.039
n12072.out[0] (.names)                                           0.261    39.300
n12039.in[0] (.names)                                            1.014    40.314
n12039.out[0] (.names)                                           0.261    40.575
n12102.in[1] (.names)                                            1.014    41.589
n12102.out[0] (.names)                                           0.261    41.850
n12103.in[0] (.names)                                            1.014    42.864
n12103.out[0] (.names)                                           0.261    43.125
n12106.in[1] (.names)                                            1.014    44.139
n12106.out[0] (.names)                                           0.261    44.400
n10900.in[0] (.names)                                            1.014    45.413
n10900.out[0] (.names)                                           0.261    45.674
n12107.in[0] (.names)                                            1.014    46.688
n12107.out[0] (.names)                                           0.261    46.949
n12108.in[0] (.names)                                            1.014    47.963
n12108.out[0] (.names)                                           0.261    48.224
n12109.in[1] (.names)                                            1.014    49.238
n12109.out[0] (.names)                                           0.261    49.499
n8616.in[0] (.names)                                             1.014    50.513
n8616.out[0] (.names)                                            0.261    50.774
n12087.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12087.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 40
Startpoint: n12002.Q[0] (.latch clocked by pclk)
Endpoint  : n8617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12002.clk[0] (.latch)                                           1.014     1.014
n12002.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12233.in[0] (.names)                                            1.014     2.070
n12233.out[0] (.names)                                           0.261     2.331
n12234.in[0] (.names)                                            1.014     3.344
n12234.out[0] (.names)                                           0.261     3.605
n12036.in[0] (.names)                                            1.014     4.619
n12036.out[0] (.names)                                           0.261     4.880
n12037.in[2] (.names)                                            1.014     5.894
n12037.out[0] (.names)                                           0.261     6.155
n12004.in[0] (.names)                                            1.014     7.169
n12004.out[0] (.names)                                           0.261     7.430
n12005.in[3] (.names)                                            1.014     8.444
n12005.out[0] (.names)                                           0.261     8.705
n12007.in[2] (.names)                                            1.014     9.719
n12007.out[0] (.names)                                           0.261     9.980
n12009.in[3] (.names)                                            1.014    10.993
n12009.out[0] (.names)                                           0.261    11.254
n12011.in[2] (.names)                                            1.014    12.268
n12011.out[0] (.names)                                           0.261    12.529
n12012.in[0] (.names)                                            1.014    13.543
n12012.out[0] (.names)                                           0.261    13.804
n12013.in[0] (.names)                                            1.014    14.818
n12013.out[0] (.names)                                           0.261    15.079
n12014.in[0] (.names)                                            1.014    16.093
n12014.out[0] (.names)                                           0.261    16.354
n12015.in[1] (.names)                                            1.014    17.367
n12015.out[0] (.names)                                           0.261    17.628
n12016.in[0] (.names)                                            1.014    18.642
n12016.out[0] (.names)                                           0.261    18.903
n12019.in[0] (.names)                                            1.014    19.917
n12019.out[0] (.names)                                           0.261    20.178
n12057.in[2] (.names)                                            1.014    21.192
n12057.out[0] (.names)                                           0.261    21.453
n12058.in[0] (.names)                                            1.014    22.467
n12058.out[0] (.names)                                           0.261    22.728
n12060.in[0] (.names)                                            1.014    23.742
n12060.out[0] (.names)                                           0.261    24.003
n12053.in[0] (.names)                                            1.014    25.016
n12053.out[0] (.names)                                           0.261    25.277
n12062.in[0] (.names)                                            1.014    26.291
n12062.out[0] (.names)                                           0.261    26.552
n12064.in[1] (.names)                                            1.014    27.566
n12064.out[0] (.names)                                           0.261    27.827
n12066.in[1] (.names)                                            1.014    28.841
n12066.out[0] (.names)                                           0.261    29.102
n12068.in[1] (.names)                                            1.014    30.116
n12068.out[0] (.names)                                           0.261    30.377
n12069.in[0] (.names)                                            1.014    31.390
n12069.out[0] (.names)                                           0.261    31.651
n12070.in[0] (.names)                                            1.014    32.665
n12070.out[0] (.names)                                           0.261    32.926
n12071.in[1] (.names)                                            1.014    33.940
n12071.out[0] (.names)                                           0.261    34.201
n12075.in[0] (.names)                                            1.014    35.215
n12075.out[0] (.names)                                           0.261    35.476
n12076.in[0] (.names)                                            1.014    36.490
n12076.out[0] (.names)                                           0.261    36.751
n12074.in[1] (.names)                                            1.014    37.765
n12074.out[0] (.names)                                           0.261    38.026
n12072.in[0] (.names)                                            1.014    39.039
n12072.out[0] (.names)                                           0.261    39.300
n12039.in[0] (.names)                                            1.014    40.314
n12039.out[0] (.names)                                           0.261    40.575
n12102.in[1] (.names)                                            1.014    41.589
n12102.out[0] (.names)                                           0.261    41.850
n12103.in[0] (.names)                                            1.014    42.864
n12103.out[0] (.names)                                           0.261    43.125
n12106.in[1] (.names)                                            1.014    44.139
n12106.out[0] (.names)                                           0.261    44.400
n10900.in[0] (.names)                                            1.014    45.413
n10900.out[0] (.names)                                           0.261    45.674
n12107.in[0] (.names)                                            1.014    46.688
n12107.out[0] (.names)                                           0.261    46.949
n12108.in[0] (.names)                                            1.014    47.963
n12108.out[0] (.names)                                           0.261    48.224
n12109.in[1] (.names)                                            1.014    49.238
n12109.out[0] (.names)                                           0.261    49.499
n8616.in[0] (.names)                                             1.014    50.513
n8616.out[0] (.names)                                            0.261    50.774
n8617.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8617.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 41
Startpoint: n11980.Q[0] (.latch clocked by pclk)
Endpoint  : n6833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11980.clk[0] (.latch)                                           1.014     1.014
n11980.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11905.in[0] (.names)                                            1.014     2.070
n11905.out[0] (.names)                                           0.261     2.331
n11907.in[1] (.names)                                            1.014     3.344
n11907.out[0] (.names)                                           0.261     3.605
n11850.in[0] (.names)                                            1.014     4.619
n11850.out[0] (.names)                                           0.261     4.880
n11826.in[0] (.names)                                            1.014     5.894
n11826.out[0] (.names)                                           0.261     6.155
n11827.in[2] (.names)                                            1.014     7.169
n11827.out[0] (.names)                                           0.261     7.430
n11844.in[1] (.names)                                            1.014     8.444
n11844.out[0] (.names)                                           0.261     8.705
n11845.in[0] (.names)                                            1.014     9.719
n11845.out[0] (.names)                                           0.261     9.980
n11889.in[1] (.names)                                            1.014    10.993
n11889.out[0] (.names)                                           0.261    11.254
n11890.in[2] (.names)                                            1.014    12.268
n11890.out[0] (.names)                                           0.261    12.529
n11892.in[1] (.names)                                            1.014    13.543
n11892.out[0] (.names)                                           0.261    13.804
n11878.in[1] (.names)                                            1.014    14.818
n11878.out[0] (.names)                                           0.261    15.079
n11893.in[0] (.names)                                            1.014    16.093
n11893.out[0] (.names)                                           0.261    16.354
n11896.in[1] (.names)                                            1.014    17.367
n11896.out[0] (.names)                                           0.261    17.628
n11852.in[1] (.names)                                            1.014    18.642
n11852.out[0] (.names)                                           0.261    18.903
n11853.in[0] (.names)                                            1.014    19.917
n11853.out[0] (.names)                                           0.261    20.178
n11846.in[1] (.names)                                            1.014    21.192
n11846.out[0] (.names)                                           0.261    21.453
n11849.in[0] (.names)                                            1.014    22.467
n11849.out[0] (.names)                                           0.261    22.728
n11851.in[3] (.names)                                            1.014    23.742
n11851.out[0] (.names)                                           0.261    24.003
n11856.in[0] (.names)                                            1.014    25.016
n11856.out[0] (.names)                                           0.261    25.277
n11858.in[1] (.names)                                            1.014    26.291
n11858.out[0] (.names)                                           0.261    26.552
n11859.in[0] (.names)                                            1.014    27.566
n11859.out[0] (.names)                                           0.261    27.827
n11860.in[0] (.names)                                            1.014    28.841
n11860.out[0] (.names)                                           0.261    29.102
n11861.in[0] (.names)                                            1.014    30.116
n11861.out[0] (.names)                                           0.261    30.377
n11863.in[0] (.names)                                            1.014    31.390
n11863.out[0] (.names)                                           0.261    31.651
n11864.in[1] (.names)                                            1.014    32.665
n11864.out[0] (.names)                                           0.261    32.926
n11865.in[2] (.names)                                            1.014    33.940
n11865.out[0] (.names)                                           0.261    34.201
n11866.in[0] (.names)                                            1.014    35.215
n11866.out[0] (.names)                                           0.261    35.476
n11867.in[2] (.names)                                            1.014    36.490
n11867.out[0] (.names)                                           0.261    36.751
n11869.in[2] (.names)                                            1.014    37.765
n11869.out[0] (.names)                                           0.261    38.026
n11868.in[1] (.names)                                            1.014    39.039
n11868.out[0] (.names)                                           0.261    39.300
n11870.in[0] (.names)                                            1.014    40.314
n11870.out[0] (.names)                                           0.261    40.575
n11871.in[1] (.names)                                            1.014    41.589
n11871.out[0] (.names)                                           0.261    41.850
n11875.in[0] (.names)                                            1.014    42.864
n11875.out[0] (.names)                                           0.261    43.125
n11876.in[0] (.names)                                            1.014    44.139
n11876.out[0] (.names)                                           0.261    44.400
n11877.in[0] (.names)                                            1.014    45.413
n11877.out[0] (.names)                                           0.261    45.674
n11873.in[0] (.names)                                            1.014    46.688
n11873.out[0] (.names)                                           0.261    46.949
n11874.in[0] (.names)                                            1.014    47.963
n11874.out[0] (.names)                                           0.261    48.224
n8647.in[0] (.names)                                             1.014    49.238
n8647.out[0] (.names)                                            0.261    49.499
n8635.in[1] (.names)                                             1.014    50.513
n8635.out[0] (.names)                                            0.261    50.774
n6833.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6833.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 42
Startpoint: n10876.Q[0] (.latch clocked by pclk)
Endpoint  : n8604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10876.clk[0] (.latch)                                           1.014     1.014
n10876.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11307.in[0] (.names)                                            1.014     2.070
n11307.out[0] (.names)                                           0.261     2.331
n11308.in[0] (.names)                                            1.014     3.344
n11308.out[0] (.names)                                           0.261     3.605
n11310.in[0] (.names)                                            1.014     4.619
n11310.out[0] (.names)                                           0.261     4.880
n11311.in[0] (.names)                                            1.014     5.894
n11311.out[0] (.names)                                           0.261     6.155
n11312.in[1] (.names)                                            1.014     7.169
n11312.out[0] (.names)                                           0.261     7.430
n11314.in[1] (.names)                                            1.014     8.444
n11314.out[0] (.names)                                           0.261     8.705
n11315.in[1] (.names)                                            1.014     9.719
n11315.out[0] (.names)                                           0.261     9.980
n11316.in[1] (.names)                                            1.014    10.993
n11316.out[0] (.names)                                           0.261    11.254
n11317.in[0] (.names)                                            1.014    12.268
n11317.out[0] (.names)                                           0.261    12.529
n11319.in[0] (.names)                                            1.014    13.543
n11319.out[0] (.names)                                           0.261    13.804
n11320.in[0] (.names)                                            1.014    14.818
n11320.out[0] (.names)                                           0.261    15.079
n11321.in[1] (.names)                                            1.014    16.093
n11321.out[0] (.names)                                           0.261    16.354
n11322.in[1] (.names)                                            1.014    17.367
n11322.out[0] (.names)                                           0.261    17.628
n11328.in[0] (.names)                                            1.014    18.642
n11328.out[0] (.names)                                           0.261    18.903
n11330.in[1] (.names)                                            1.014    19.917
n11330.out[0] (.names)                                           0.261    20.178
n11331.in[1] (.names)                                            1.014    21.192
n11331.out[0] (.names)                                           0.261    21.453
n11332.in[1] (.names)                                            1.014    22.467
n11332.out[0] (.names)                                           0.261    22.728
n11333.in[1] (.names)                                            1.014    23.742
n11333.out[0] (.names)                                           0.261    24.003
n13681.in[1] (.names)                                            1.014    25.016
n13681.out[0] (.names)                                           0.261    25.277
n13682.in[1] (.names)                                            1.014    26.291
n13682.out[0] (.names)                                           0.261    26.552
n13687.in[0] (.names)                                            1.014    27.566
n13687.out[0] (.names)                                           0.261    27.827
n13692.in[1] (.names)                                            1.014    28.841
n13692.out[0] (.names)                                           0.261    29.102
n13695.in[0] (.names)                                            1.014    30.116
n13695.out[0] (.names)                                           0.261    30.377
n13696.in[0] (.names)                                            1.014    31.390
n13696.out[0] (.names)                                           0.261    31.651
n13693.in[0] (.names)                                            1.014    32.665
n13693.out[0] (.names)                                           0.261    32.926
n13697.in[0] (.names)                                            1.014    33.940
n13697.out[0] (.names)                                           0.261    34.201
n13698.in[0] (.names)                                            1.014    35.215
n13698.out[0] (.names)                                           0.261    35.476
n13700.in[1] (.names)                                            1.014    36.490
n13700.out[0] (.names)                                           0.261    36.751
n13701.in[1] (.names)                                            1.014    37.765
n13701.out[0] (.names)                                           0.261    38.026
n13702.in[0] (.names)                                            1.014    39.039
n13702.out[0] (.names)                                           0.261    39.300
n13675.in[2] (.names)                                            1.014    40.314
n13675.out[0] (.names)                                           0.261    40.575
n13676.in[1] (.names)                                            1.014    41.589
n13676.out[0] (.names)                                           0.261    41.850
n13677.in[1] (.names)                                            1.014    42.864
n13677.out[0] (.names)                                           0.261    43.125
n13678.in[1] (.names)                                            1.014    44.139
n13678.out[0] (.names)                                           0.261    44.400
n13679.in[0] (.names)                                            1.014    45.413
n13679.out[0] (.names)                                           0.261    45.674
n13556.in[0] (.names)                                            1.014    46.688
n13556.out[0] (.names)                                           0.261    46.949
n13607.in[0] (.names)                                            1.014    47.963
n13607.out[0] (.names)                                           0.261    48.224
n13600.in[3] (.names)                                            1.014    49.238
n13600.out[0] (.names)                                           0.261    49.499
n8603.in[1] (.names)                                             1.014    50.513
n8603.out[0] (.names)                                            0.261    50.774
n8604.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8604.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 43
Startpoint: n11340.Q[0] (.latch clocked by pclk)
Endpoint  : out:n164.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11340.clk[0] (.latch)                                           1.014     1.014
n11340.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11398.in[0] (.names)                                            1.014     2.070
n11398.out[0] (.names)                                           0.261     2.331
n11399.in[2] (.names)                                            1.014     3.344
n11399.out[0] (.names)                                           0.261     3.605
n11403.in[2] (.names)                                            1.014     4.619
n11403.out[0] (.names)                                           0.261     4.880
n11402.in[0] (.names)                                            1.014     5.894
n11402.out[0] (.names)                                           0.261     6.155
n11383.in[0] (.names)                                            1.014     7.169
n11383.out[0] (.names)                                           0.261     7.430
n11404.in[0] (.names)                                            1.014     8.444
n11404.out[0] (.names)                                           0.261     8.705
n11368.in[1] (.names)                                            1.014     9.719
n11368.out[0] (.names)                                           0.261     9.980
n11407.in[1] (.names)                                            1.014    10.993
n11407.out[0] (.names)                                           0.261    11.254
n11409.in[1] (.names)                                            1.014    12.268
n11409.out[0] (.names)                                           0.261    12.529
n11414.in[0] (.names)                                            1.014    13.543
n11414.out[0] (.names)                                           0.261    13.804
n11415.in[0] (.names)                                            1.014    14.818
n11415.out[0] (.names)                                           0.261    15.079
n11416.in[0] (.names)                                            1.014    16.093
n11416.out[0] (.names)                                           0.261    16.354
n11427.in[1] (.names)                                            1.014    17.367
n11427.out[0] (.names)                                           0.261    17.628
n11435.in[2] (.names)                                            1.014    18.642
n11435.out[0] (.names)                                           0.261    18.903
n11433.in[0] (.names)                                            1.014    19.917
n11433.out[0] (.names)                                           0.261    20.178
n11434.in[0] (.names)                                            1.014    21.192
n11434.out[0] (.names)                                           0.261    21.453
n11365.in[0] (.names)                                            1.014    22.467
n11365.out[0] (.names)                                           0.261    22.728
n11366.in[2] (.names)                                            1.014    23.742
n11366.out[0] (.names)                                           0.261    24.003
n11367.in[1] (.names)                                            1.014    25.016
n11367.out[0] (.names)                                           0.261    25.277
n11369.in[0] (.names)                                            1.014    26.291
n11369.out[0] (.names)                                           0.261    26.552
n11370.in[0] (.names)                                            1.014    27.566
n11370.out[0] (.names)                                           0.261    27.827
n11371.in[0] (.names)                                            1.014    28.841
n11371.out[0] (.names)                                           0.261    29.102
n11374.in[0] (.names)                                            1.014    30.116
n11374.out[0] (.names)                                           0.261    30.377
n11375.in[0] (.names)                                            1.014    31.390
n11375.out[0] (.names)                                           0.261    31.651
n11376.in[1] (.names)                                            1.014    32.665
n11376.out[0] (.names)                                           0.261    32.926
n11377.in[0] (.names)                                            1.014    33.940
n11377.out[0] (.names)                                           0.261    34.201
n11381.in[0] (.names)                                            1.014    35.215
n11381.out[0] (.names)                                           0.261    35.476
n11356.in[0] (.names)                                            1.014    36.490
n11356.out[0] (.names)                                           0.261    36.751
n11382.in[0] (.names)                                            1.014    37.765
n11382.out[0] (.names)                                           0.261    38.026
n11387.in[1] (.names)                                            1.014    39.039
n11387.out[0] (.names)                                           0.261    39.300
n11389.in[0] (.names)                                            1.014    40.314
n11389.out[0] (.names)                                           0.261    40.575
n11390.in[1] (.names)                                            1.014    41.589
n11390.out[0] (.names)                                           0.261    41.850
n11391.in[0] (.names)                                            1.014    42.864
n11391.out[0] (.names)                                           0.261    43.125
n11392.in[0] (.names)                                            1.014    44.139
n11392.out[0] (.names)                                           0.261    44.400
n11393.in[0] (.names)                                            1.014    45.413
n11393.out[0] (.names)                                           0.261    45.674
n11396.in[2] (.names)                                            1.014    46.688
n11396.out[0] (.names)                                           0.261    46.949
n10954.in[0] (.names)                                            1.014    47.963
n10954.out[0] (.names)                                           0.261    48.224
n164.in[0] (.names)                                              1.014    49.238
n164.out[0] (.names)                                             0.261    49.499
out:n164.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 44
Startpoint: n8610.Q[0] (.latch clocked by pclk)
Endpoint  : out:n218.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8610.clk[0] (.latch)                                            1.014     1.014
n8610.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14043.in[0] (.names)                                            1.014     2.070
n14043.out[0] (.names)                                           0.261     2.331
n13875.in[0] (.names)                                            1.014     3.344
n13875.out[0] (.names)                                           0.261     3.605
n13931.in[3] (.names)                                            1.014     4.619
n13931.out[0] (.names)                                           0.261     4.880
n13969.in[0] (.names)                                            1.014     5.894
n13969.out[0] (.names)                                           0.261     6.155
n13971.in[1] (.names)                                            1.014     7.169
n13971.out[0] (.names)                                           0.261     7.430
n13936.in[1] (.names)                                            1.014     8.444
n13936.out[0] (.names)                                           0.261     8.705
n14010.in[0] (.names)                                            1.014     9.719
n14010.out[0] (.names)                                           0.261     9.980
n14012.in[0] (.names)                                            1.014    10.993
n14012.out[0] (.names)                                           0.261    11.254
n14024.in[0] (.names)                                            1.014    12.268
n14024.out[0] (.names)                                           0.261    12.529
n14014.in[0] (.names)                                            1.014    13.543
n14014.out[0] (.names)                                           0.261    13.804
n14015.in[1] (.names)                                            1.014    14.818
n14015.out[0] (.names)                                           0.261    15.079
n13911.in[2] (.names)                                            1.014    16.093
n13911.out[0] (.names)                                           0.261    16.354
n14020.in[1] (.names)                                            1.014    17.367
n14020.out[0] (.names)                                           0.261    17.628
n14023.in[0] (.names)                                            1.014    18.642
n14023.out[0] (.names)                                           0.261    18.903
n14026.in[1] (.names)                                            1.014    19.917
n14026.out[0] (.names)                                           0.261    20.178
n14027.in[2] (.names)                                            1.014    21.192
n14027.out[0] (.names)                                           0.261    21.453
n14009.in[1] (.names)                                            1.014    22.467
n14009.out[0] (.names)                                           0.261    22.728
n13995.in[0] (.names)                                            1.014    23.742
n13995.out[0] (.names)                                           0.261    24.003
n13996.in[1] (.names)                                            1.014    25.016
n13996.out[0] (.names)                                           0.261    25.277
n13998.in[1] (.names)                                            1.014    26.291
n13998.out[0] (.names)                                           0.261    26.552
n13943.in[0] (.names)                                            1.014    27.566
n13943.out[0] (.names)                                           0.261    27.827
n13934.in[2] (.names)                                            1.014    28.841
n13934.out[0] (.names)                                           0.261    29.102
n13935.in[1] (.names)                                            1.014    30.116
n13935.out[0] (.names)                                           0.261    30.377
n13937.in[1] (.names)                                            1.014    31.390
n13937.out[0] (.names)                                           0.261    31.651
n13938.in[3] (.names)                                            1.014    32.665
n13938.out[0] (.names)                                           0.261    32.926
n13939.in[2] (.names)                                            1.014    33.940
n13939.out[0] (.names)                                           0.261    34.201
n13940.in[2] (.names)                                            1.014    35.215
n13940.out[0] (.names)                                           0.261    35.476
n13946.in[2] (.names)                                            1.014    36.490
n13946.out[0] (.names)                                           0.261    36.751
n13947.in[2] (.names)                                            1.014    37.765
n13947.out[0] (.names)                                           0.261    38.026
n13817.in[0] (.names)                                            1.014    39.039
n13817.out[0] (.names)                                           0.261    39.300
n13950.in[0] (.names)                                            1.014    40.314
n13950.out[0] (.names)                                           0.261    40.575
n13951.in[0] (.names)                                            1.014    41.589
n13951.out[0] (.names)                                           0.261    41.850
n13952.in[0] (.names)                                            1.014    42.864
n13952.out[0] (.names)                                           0.261    43.125
n13953.in[1] (.names)                                            1.014    44.139
n13953.out[0] (.names)                                           0.261    44.400
n13954.in[0] (.names)                                            1.014    45.413
n13954.out[0] (.names)                                           0.261    45.674
n254.in[0] (.names)                                              1.014    46.688
n254.out[0] (.names)                                             0.261    46.949
n13963.in[1] (.names)                                            1.014    47.963
n13963.out[0] (.names)                                           0.261    48.224
n218.in[0] (.names)                                              1.014    49.238
n218.out[0] (.names)                                             0.261    49.499
out:n218.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 45
Startpoint: n88.inpad[0] (.input clocked by pclk)
Endpoint  : n4947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n88.inpad[0] (.input)                                            0.000     0.000
n6002.in[0] (.names)                                             1.014     1.014
n6002.out[0] (.names)                                            0.261     1.275
n6003.in[0] (.names)                                             1.014     2.289
n6003.out[0] (.names)                                            0.261     2.550
n6004.in[0] (.names)                                             1.014     3.563
n6004.out[0] (.names)                                            0.261     3.824
n5999.in[0] (.names)                                             1.014     4.838
n5999.out[0] (.names)                                            0.261     5.099
n5997.in[0] (.names)                                             1.014     6.113
n5997.out[0] (.names)                                            0.261     6.374
n6020.in[2] (.names)                                             1.014     7.388
n6020.out[0] (.names)                                            0.261     7.649
n6061.in[0] (.names)                                             1.014     8.663
n6061.out[0] (.names)                                            0.261     8.924
n6062.in[0] (.names)                                             1.014     9.938
n6062.out[0] (.names)                                            0.261    10.199
n6063.in[2] (.names)                                             1.014    11.212
n6063.out[0] (.names)                                            0.261    11.473
n6064.in[2] (.names)                                             1.014    12.487
n6064.out[0] (.names)                                            0.261    12.748
n6065.in[1] (.names)                                             1.014    13.762
n6065.out[0] (.names)                                            0.261    14.023
n6066.in[1] (.names)                                             1.014    15.037
n6066.out[0] (.names)                                            0.261    15.298
n6067.in[1] (.names)                                             1.014    16.312
n6067.out[0] (.names)                                            0.261    16.573
n6068.in[0] (.names)                                             1.014    17.586
n6068.out[0] (.names)                                            0.261    17.847
n6069.in[0] (.names)                                             1.014    18.861
n6069.out[0] (.names)                                            0.261    19.122
n6059.in[0] (.names)                                             1.014    20.136
n6059.out[0] (.names)                                            0.261    20.397
n6123.in[2] (.names)                                             1.014    21.411
n6123.out[0] (.names)                                            0.261    21.672
n6126.in[0] (.names)                                             1.014    22.686
n6126.out[0] (.names)                                            0.261    22.947
n6127.in[0] (.names)                                             1.014    23.961
n6127.out[0] (.names)                                            0.261    24.222
n6128.in[0] (.names)                                             1.014    25.235
n6128.out[0] (.names)                                            0.261    25.496
n6131.in[0] (.names)                                             1.014    26.510
n6131.out[0] (.names)                                            0.261    26.771
n6132.in[0] (.names)                                             1.014    27.785
n6132.out[0] (.names)                                            0.261    28.046
n6134.in[0] (.names)                                             1.014    29.060
n6134.out[0] (.names)                                            0.261    29.321
n6136.in[0] (.names)                                             1.014    30.335
n6136.out[0] (.names)                                            0.261    30.596
n6137.in[0] (.names)                                             1.014    31.609
n6137.out[0] (.names)                                            0.261    31.870
n6139.in[1] (.names)                                             1.014    32.884
n6139.out[0] (.names)                                            0.261    33.145
n6140.in[0] (.names)                                             1.014    34.159
n6140.out[0] (.names)                                            0.261    34.420
n6144.in[2] (.names)                                             1.014    35.434
n6144.out[0] (.names)                                            0.261    35.695
n6145.in[1] (.names)                                             1.014    36.709
n6145.out[0] (.names)                                            0.261    36.970
n6146.in[1] (.names)                                             1.014    37.984
n6146.out[0] (.names)                                            0.261    38.245
n6147.in[0] (.names)                                             1.014    39.258
n6147.out[0] (.names)                                            0.261    39.519
n6148.in[0] (.names)                                             1.014    40.533
n6148.out[0] (.names)                                            0.261    40.794
n6149.in[0] (.names)                                             1.014    41.808
n6149.out[0] (.names)                                            0.261    42.069
n6433.in[0] (.names)                                             1.014    43.083
n6433.out[0] (.names)                                            0.261    43.344
n6432.in[1] (.names)                                             1.014    44.358
n6432.out[0] (.names)                                            0.261    44.619
n4917.in[0] (.names)                                             1.014    45.632
n4917.out[0] (.names)                                            0.261    45.893
n6395.in[0] (.names)                                             1.014    46.907
n6395.out[0] (.names)                                            0.261    47.168
n5986.in[0] (.names)                                             1.014    48.182
n5986.out[0] (.names)                                            0.261    48.443
n4946.in[0] (.names)                                             1.014    49.457
n4946.out[0] (.names)                                            0.261    49.718
n4947.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4947.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 46
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8220.in[0] (.names)                                             1.014     2.070
n8220.out[0] (.names)                                            0.261     2.331
n8221.in[2] (.names)                                             1.014     3.344
n8221.out[0] (.names)                                            0.261     3.605
n8222.in[0] (.names)                                             1.014     4.619
n8222.out[0] (.names)                                            0.261     4.880
n8224.in[2] (.names)                                             1.014     5.894
n8224.out[0] (.names)                                            0.261     6.155
n8225.in[1] (.names)                                             1.014     7.169
n8225.out[0] (.names)                                            0.261     7.430
n8228.in[0] (.names)                                             1.014     8.444
n8228.out[0] (.names)                                            0.261     8.705
n8229.in[0] (.names)                                             1.014     9.719
n8229.out[0] (.names)                                            0.261     9.980
n8230.in[0] (.names)                                             1.014    10.993
n8230.out[0] (.names)                                            0.261    11.254
n8226.in[0] (.names)                                             1.014    12.268
n8226.out[0] (.names)                                            0.261    12.529
n8227.in[0] (.names)                                             1.014    13.543
n8227.out[0] (.names)                                            0.261    13.804
n8231.in[0] (.names)                                             1.014    14.818
n8231.out[0] (.names)                                            0.261    15.079
n8232.in[0] (.names)                                             1.014    16.093
n8232.out[0] (.names)                                            0.261    16.354
n8234.in[1] (.names)                                             1.014    17.367
n8234.out[0] (.names)                                            0.261    17.628
n8235.in[0] (.names)                                             1.014    18.642
n8235.out[0] (.names)                                            0.261    18.903
n8237.in[0] (.names)                                             1.014    19.917
n8237.out[0] (.names)                                            0.261    20.178
n8249.in[1] (.names)                                             1.014    21.192
n8249.out[0] (.names)                                            0.261    21.453
n8250.in[2] (.names)                                             1.014    22.467
n8250.out[0] (.names)                                            0.261    22.728
n8251.in[1] (.names)                                             1.014    23.742
n8251.out[0] (.names)                                            0.261    24.003
n8252.in[0] (.names)                                             1.014    25.016
n8252.out[0] (.names)                                            0.261    25.277
n8254.in[0] (.names)                                             1.014    26.291
n8254.out[0] (.names)                                            0.261    26.552
n8255.in[0] (.names)                                             1.014    27.566
n8255.out[0] (.names)                                            0.261    27.827
n8256.in[1] (.names)                                             1.014    28.841
n8256.out[0] (.names)                                            0.261    29.102
n230.in[0] (.names)                                              1.014    30.116
n230.out[0] (.names)                                             0.261    30.377
n546.in[1] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n515.in[1] (.names)                                              1.014    32.665
n515.out[0] (.names)                                             0.261    32.926
n516.in[0] (.names)                                              1.014    33.940
n516.out[0] (.names)                                             0.261    34.201
n522.in[2] (.names)                                              1.014    35.215
n522.out[0] (.names)                                             0.261    35.476
n531.in[0] (.names)                                              1.014    36.490
n531.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n524.in[0] (.names)                                              1.014    39.039
n524.out[0] (.names)                                             0.261    39.300
n530.in[0] (.names)                                              1.014    40.314
n530.out[0] (.names)                                             0.261    40.575
n534.in[1] (.names)                                              1.014    41.589
n534.out[0] (.names)                                             0.261    41.850
n526.in[0] (.names)                                              1.014    42.864
n526.out[0] (.names)                                             0.261    43.125
n715.in[1] (.names)                                              1.014    44.139
n715.out[0] (.names)                                             0.261    44.400
n718.in[1] (.names)                                              1.014    45.413
n718.out[0] (.names)                                             0.261    45.674
n720.in[1] (.names)                                              1.014    46.688
n720.out[0] (.names)                                             0.261    46.949
n325.in[0] (.names)                                              1.014    47.963
n325.out[0] (.names)                                             0.261    48.224
n450.in[1] (.names)                                              1.014    49.238
n450.out[0] (.names)                                             0.261    49.499
n451.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n451.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n542.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8220.in[0] (.names)                                             1.014     2.070
n8220.out[0] (.names)                                            0.261     2.331
n8221.in[2] (.names)                                             1.014     3.344
n8221.out[0] (.names)                                            0.261     3.605
n8222.in[0] (.names)                                             1.014     4.619
n8222.out[0] (.names)                                            0.261     4.880
n8224.in[2] (.names)                                             1.014     5.894
n8224.out[0] (.names)                                            0.261     6.155
n8225.in[1] (.names)                                             1.014     7.169
n8225.out[0] (.names)                                            0.261     7.430
n8228.in[0] (.names)                                             1.014     8.444
n8228.out[0] (.names)                                            0.261     8.705
n8229.in[0] (.names)                                             1.014     9.719
n8229.out[0] (.names)                                            0.261     9.980
n8230.in[0] (.names)                                             1.014    10.993
n8230.out[0] (.names)                                            0.261    11.254
n8226.in[0] (.names)                                             1.014    12.268
n8226.out[0] (.names)                                            0.261    12.529
n8227.in[0] (.names)                                             1.014    13.543
n8227.out[0] (.names)                                            0.261    13.804
n8231.in[0] (.names)                                             1.014    14.818
n8231.out[0] (.names)                                            0.261    15.079
n8232.in[0] (.names)                                             1.014    16.093
n8232.out[0] (.names)                                            0.261    16.354
n8234.in[1] (.names)                                             1.014    17.367
n8234.out[0] (.names)                                            0.261    17.628
n8235.in[0] (.names)                                             1.014    18.642
n8235.out[0] (.names)                                            0.261    18.903
n8237.in[0] (.names)                                             1.014    19.917
n8237.out[0] (.names)                                            0.261    20.178
n8249.in[1] (.names)                                             1.014    21.192
n8249.out[0] (.names)                                            0.261    21.453
n8250.in[2] (.names)                                             1.014    22.467
n8250.out[0] (.names)                                            0.261    22.728
n8251.in[1] (.names)                                             1.014    23.742
n8251.out[0] (.names)                                            0.261    24.003
n8252.in[0] (.names)                                             1.014    25.016
n8252.out[0] (.names)                                            0.261    25.277
n8254.in[0] (.names)                                             1.014    26.291
n8254.out[0] (.names)                                            0.261    26.552
n8255.in[0] (.names)                                             1.014    27.566
n8255.out[0] (.names)                                            0.261    27.827
n8256.in[1] (.names)                                             1.014    28.841
n8256.out[0] (.names)                                            0.261    29.102
n230.in[0] (.names)                                              1.014    30.116
n230.out[0] (.names)                                             0.261    30.377
n546.in[1] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n515.in[1] (.names)                                              1.014    32.665
n515.out[0] (.names)                                             0.261    32.926
n516.in[0] (.names)                                              1.014    33.940
n516.out[0] (.names)                                             0.261    34.201
n522.in[2] (.names)                                              1.014    35.215
n522.out[0] (.names)                                             0.261    35.476
n531.in[0] (.names)                                              1.014    36.490
n531.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n524.in[0] (.names)                                              1.014    39.039
n524.out[0] (.names)                                             0.261    39.300
n530.in[0] (.names)                                              1.014    40.314
n530.out[0] (.names)                                             0.261    40.575
n534.in[1] (.names)                                              1.014    41.589
n534.out[0] (.names)                                             0.261    41.850
n526.in[0] (.names)                                              1.014    42.864
n526.out[0] (.names)                                             0.261    43.125
n525.in[0] (.names)                                              1.014    44.139
n525.out[0] (.names)                                             0.261    44.400
n535.in[0] (.names)                                              1.014    45.413
n535.out[0] (.names)                                             0.261    45.674
n536.in[1] (.names)                                              1.014    46.688
n536.out[0] (.names)                                             0.261    46.949
n537.in[0] (.names)                                              1.014    47.963
n537.out[0] (.names)                                             0.261    48.224
n538.in[1] (.names)                                              1.014    49.238
n538.out[0] (.names)                                             0.261    49.499
n542.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n542.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n539.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8220.in[0] (.names)                                             1.014     2.070
n8220.out[0] (.names)                                            0.261     2.331
n8221.in[2] (.names)                                             1.014     3.344
n8221.out[0] (.names)                                            0.261     3.605
n8222.in[0] (.names)                                             1.014     4.619
n8222.out[0] (.names)                                            0.261     4.880
n8224.in[2] (.names)                                             1.014     5.894
n8224.out[0] (.names)                                            0.261     6.155
n8225.in[1] (.names)                                             1.014     7.169
n8225.out[0] (.names)                                            0.261     7.430
n8228.in[0] (.names)                                             1.014     8.444
n8228.out[0] (.names)                                            0.261     8.705
n8229.in[0] (.names)                                             1.014     9.719
n8229.out[0] (.names)                                            0.261     9.980
n8230.in[0] (.names)                                             1.014    10.993
n8230.out[0] (.names)                                            0.261    11.254
n8226.in[0] (.names)                                             1.014    12.268
n8226.out[0] (.names)                                            0.261    12.529
n8227.in[0] (.names)                                             1.014    13.543
n8227.out[0] (.names)                                            0.261    13.804
n8231.in[0] (.names)                                             1.014    14.818
n8231.out[0] (.names)                                            0.261    15.079
n8232.in[0] (.names)                                             1.014    16.093
n8232.out[0] (.names)                                            0.261    16.354
n8234.in[1] (.names)                                             1.014    17.367
n8234.out[0] (.names)                                            0.261    17.628
n8235.in[0] (.names)                                             1.014    18.642
n8235.out[0] (.names)                                            0.261    18.903
n8237.in[0] (.names)                                             1.014    19.917
n8237.out[0] (.names)                                            0.261    20.178
n8249.in[1] (.names)                                             1.014    21.192
n8249.out[0] (.names)                                            0.261    21.453
n8250.in[2] (.names)                                             1.014    22.467
n8250.out[0] (.names)                                            0.261    22.728
n8251.in[1] (.names)                                             1.014    23.742
n8251.out[0] (.names)                                            0.261    24.003
n8252.in[0] (.names)                                             1.014    25.016
n8252.out[0] (.names)                                            0.261    25.277
n8254.in[0] (.names)                                             1.014    26.291
n8254.out[0] (.names)                                            0.261    26.552
n8255.in[0] (.names)                                             1.014    27.566
n8255.out[0] (.names)                                            0.261    27.827
n8256.in[1] (.names)                                             1.014    28.841
n8256.out[0] (.names)                                            0.261    29.102
n230.in[0] (.names)                                              1.014    30.116
n230.out[0] (.names)                                             0.261    30.377
n546.in[1] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n515.in[1] (.names)                                              1.014    32.665
n515.out[0] (.names)                                             0.261    32.926
n516.in[0] (.names)                                              1.014    33.940
n516.out[0] (.names)                                             0.261    34.201
n522.in[2] (.names)                                              1.014    35.215
n522.out[0] (.names)                                             0.261    35.476
n531.in[0] (.names)                                              1.014    36.490
n531.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n524.in[0] (.names)                                              1.014    39.039
n524.out[0] (.names)                                             0.261    39.300
n530.in[0] (.names)                                              1.014    40.314
n530.out[0] (.names)                                             0.261    40.575
n534.in[1] (.names)                                              1.014    41.589
n534.out[0] (.names)                                             0.261    41.850
n526.in[0] (.names)                                              1.014    42.864
n526.out[0] (.names)                                             0.261    43.125
n525.in[0] (.names)                                              1.014    44.139
n525.out[0] (.names)                                             0.261    44.400
n535.in[0] (.names)                                              1.014    45.413
n535.out[0] (.names)                                             0.261    45.674
n536.in[1] (.names)                                              1.014    46.688
n536.out[0] (.names)                                             0.261    46.949
n537.in[0] (.names)                                              1.014    47.963
n537.out[0] (.names)                                             0.261    48.224
n538.in[1] (.names)                                              1.014    49.238
n538.out[0] (.names)                                             0.261    49.499
n539.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n539.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n7209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8220.in[0] (.names)                                             1.014     2.070
n8220.out[0] (.names)                                            0.261     2.331
n8221.in[2] (.names)                                             1.014     3.344
n8221.out[0] (.names)                                            0.261     3.605
n8222.in[0] (.names)                                             1.014     4.619
n8222.out[0] (.names)                                            0.261     4.880
n8224.in[2] (.names)                                             1.014     5.894
n8224.out[0] (.names)                                            0.261     6.155
n8225.in[1] (.names)                                             1.014     7.169
n8225.out[0] (.names)                                            0.261     7.430
n8228.in[0] (.names)                                             1.014     8.444
n8228.out[0] (.names)                                            0.261     8.705
n8229.in[0] (.names)                                             1.014     9.719
n8229.out[0] (.names)                                            0.261     9.980
n8230.in[0] (.names)                                             1.014    10.993
n8230.out[0] (.names)                                            0.261    11.254
n8226.in[0] (.names)                                             1.014    12.268
n8226.out[0] (.names)                                            0.261    12.529
n8227.in[0] (.names)                                             1.014    13.543
n8227.out[0] (.names)                                            0.261    13.804
n8231.in[0] (.names)                                             1.014    14.818
n8231.out[0] (.names)                                            0.261    15.079
n8232.in[0] (.names)                                             1.014    16.093
n8232.out[0] (.names)                                            0.261    16.354
n8234.in[1] (.names)                                             1.014    17.367
n8234.out[0] (.names)                                            0.261    17.628
n8235.in[0] (.names)                                             1.014    18.642
n8235.out[0] (.names)                                            0.261    18.903
n7526.in[0] (.names)                                             1.014    19.917
n7526.out[0] (.names)                                            0.261    20.178
n7527.in[0] (.names)                                             1.014    21.192
n7527.out[0] (.names)                                            0.261    21.453
n7528.in[0] (.names)                                             1.014    22.467
n7528.out[0] (.names)                                            0.261    22.728
n7529.in[0] (.names)                                             1.014    23.742
n7529.out[0] (.names)                                            0.261    24.003
n7532.in[0] (.names)                                             1.014    25.016
n7532.out[0] (.names)                                            0.261    25.277
n7533.in[0] (.names)                                             1.014    26.291
n7533.out[0] (.names)                                            0.261    26.552
n7538.in[0] (.names)                                             1.014    27.566
n7538.out[0] (.names)                                            0.261    27.827
n7536.in[0] (.names)                                             1.014    28.841
n7536.out[0] (.names)                                            0.261    29.102
n7537.in[0] (.names)                                             1.014    30.116
n7537.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7542.in[0] (.names)                                             1.014    32.665
n7542.out[0] (.names)                                            0.261    32.926
n7543.in[0] (.names)                                             1.014    33.940
n7543.out[0] (.names)                                            0.261    34.201
n7544.in[0] (.names)                                             1.014    35.215
n7544.out[0] (.names)                                            0.261    35.476
n7545.in[2] (.names)                                             1.014    36.490
n7545.out[0] (.names)                                            0.261    36.751
n7546.in[1] (.names)                                             1.014    37.765
n7546.out[0] (.names)                                            0.261    38.026
n7547.in[0] (.names)                                             1.014    39.039
n7547.out[0] (.names)                                            0.261    39.300
n7550.in[0] (.names)                                             1.014    40.314
n7550.out[0] (.names)                                            0.261    40.575
n7551.in[0] (.names)                                             1.014    41.589
n7551.out[0] (.names)                                            0.261    41.850
n7554.in[1] (.names)                                             1.014    42.864
n7554.out[0] (.names)                                            0.261    43.125
n7555.in[0] (.names)                                             1.014    44.139
n7555.out[0] (.names)                                            0.261    44.400
n7556.in[0] (.names)                                             1.014    45.413
n7556.out[0] (.names)                                            0.261    45.674
n7558.in[0] (.names)                                             1.014    46.688
n7558.out[0] (.names)                                            0.261    46.949
n7560.in[0] (.names)                                             1.014    47.963
n7560.out[0] (.names)                                            0.261    48.224
n7208.in[0] (.names)                                             1.014    49.238
n7208.out[0] (.names)                                            0.261    49.499
n7209.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7209.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n5993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6439.in[0] (.names)                                             1.014     2.070
n6439.out[0] (.names)                                            0.261     2.331
n6440.in[0] (.names)                                             1.014     3.344
n6440.out[0] (.names)                                            0.261     3.605
n6441.in[0] (.names)                                             1.014     4.619
n6441.out[0] (.names)                                            0.261     4.880
n6443.in[1] (.names)                                             1.014     5.894
n6443.out[0] (.names)                                            0.261     6.155
n6436.in[0] (.names)                                             1.014     7.169
n6436.out[0] (.names)                                            0.261     7.430
n6474.in[1] (.names)                                             1.014     8.444
n6474.out[0] (.names)                                            0.261     8.705
n6478.in[0] (.names)                                             1.014     9.719
n6478.out[0] (.names)                                            0.261     9.980
n6479.in[0] (.names)                                             1.014    10.993
n6479.out[0] (.names)                                            0.261    11.254
n6480.in[0] (.names)                                             1.014    12.268
n6480.out[0] (.names)                                            0.261    12.529
n6437.in[0] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[3] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6444.in[1] (.names)                                             1.014    16.093
n6444.out[0] (.names)                                            0.261    16.354
n6489.in[3] (.names)                                             1.014    17.367
n6489.out[0] (.names)                                            0.261    17.628
n6490.in[2] (.names)                                             1.014    18.642
n6490.out[0] (.names)                                            0.261    18.903
n6491.in[0] (.names)                                             1.014    19.917
n6491.out[0] (.names)                                            0.261    20.178
n6492.in[0] (.names)                                             1.014    21.192
n6492.out[0] (.names)                                            0.261    21.453
n6094.in[0] (.names)                                             1.014    22.467
n6094.out[0] (.names)                                            0.261    22.728
n6322.in[0] (.names)                                             1.014    23.742
n6322.out[0] (.names)                                            0.261    24.003
n6324.in[1] (.names)                                             1.014    25.016
n6324.out[0] (.names)                                            0.261    25.277
n6325.in[0] (.names)                                             1.014    26.291
n6325.out[0] (.names)                                            0.261    26.552
n6305.in[0] (.names)                                             1.014    27.566
n6305.out[0] (.names)                                            0.261    27.827
n6306.in[1] (.names)                                             1.014    28.841
n6306.out[0] (.names)                                            0.261    29.102
n6307.in[0] (.names)                                             1.014    30.116
n6307.out[0] (.names)                                            0.261    30.377
n6309.in[0] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6310.in[0] (.names)                                             1.014    32.665
n6310.out[0] (.names)                                            0.261    32.926
n6311.in[0] (.names)                                             1.014    33.940
n6311.out[0] (.names)                                            0.261    34.201
n6312.in[0] (.names)                                             1.014    35.215
n6312.out[0] (.names)                                            0.261    35.476
n6794.in[0] (.names)                                             1.014    36.490
n6794.out[0] (.names)                                            0.261    36.751
n6795.in[3] (.names)                                             1.014    37.765
n6795.out[0] (.names)                                            0.261    38.026
n6797.in[3] (.names)                                             1.014    39.039
n6797.out[0] (.names)                                            0.261    39.300
n6798.in[2] (.names)                                             1.014    40.314
n6798.out[0] (.names)                                            0.261    40.575
n5968.in[0] (.names)                                             1.014    41.589
n5968.out[0] (.names)                                            0.261    41.850
n6799.in[1] (.names)                                             1.014    42.864
n6799.out[0] (.names)                                            0.261    43.125
n6816.in[3] (.names)                                             1.014    44.139
n6816.out[0] (.names)                                            0.261    44.400
n6818.in[0] (.names)                                             1.014    45.413
n6818.out[0] (.names)                                            0.261    45.674
n6820.in[1] (.names)                                             1.014    46.688
n6820.out[0] (.names)                                            0.261    46.949
n5873.in[0] (.names)                                             1.014    47.963
n5873.out[0] (.names)                                            0.261    48.224
n5992.in[0] (.names)                                             1.014    49.238
n5992.out[0] (.names)                                            0.261    49.499
n5993.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5993.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n6112.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6439.in[0] (.names)                                             1.014     2.070
n6439.out[0] (.names)                                            0.261     2.331
n6440.in[0] (.names)                                             1.014     3.344
n6440.out[0] (.names)                                            0.261     3.605
n6441.in[0] (.names)                                             1.014     4.619
n6441.out[0] (.names)                                            0.261     4.880
n6443.in[1] (.names)                                             1.014     5.894
n6443.out[0] (.names)                                            0.261     6.155
n6436.in[0] (.names)                                             1.014     7.169
n6436.out[0] (.names)                                            0.261     7.430
n6474.in[1] (.names)                                             1.014     8.444
n6474.out[0] (.names)                                            0.261     8.705
n6478.in[0] (.names)                                             1.014     9.719
n6478.out[0] (.names)                                            0.261     9.980
n6479.in[0] (.names)                                             1.014    10.993
n6479.out[0] (.names)                                            0.261    11.254
n6480.in[0] (.names)                                             1.014    12.268
n6480.out[0] (.names)                                            0.261    12.529
n6437.in[0] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[3] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6444.in[1] (.names)                                             1.014    16.093
n6444.out[0] (.names)                                            0.261    16.354
n6489.in[3] (.names)                                             1.014    17.367
n6489.out[0] (.names)                                            0.261    17.628
n6490.in[2] (.names)                                             1.014    18.642
n6490.out[0] (.names)                                            0.261    18.903
n6491.in[0] (.names)                                             1.014    19.917
n6491.out[0] (.names)                                            0.261    20.178
n6492.in[0] (.names)                                             1.014    21.192
n6492.out[0] (.names)                                            0.261    21.453
n6094.in[0] (.names)                                             1.014    22.467
n6094.out[0] (.names)                                            0.261    22.728
n6095.in[0] (.names)                                             1.014    23.742
n6095.out[0] (.names)                                            0.261    24.003
n6096.in[0] (.names)                                             1.014    25.016
n6096.out[0] (.names)                                            0.261    25.277
n6099.in[0] (.names)                                             1.014    26.291
n6099.out[0] (.names)                                            0.261    26.552
n6100.in[0] (.names)                                             1.014    27.566
n6100.out[0] (.names)                                            0.261    27.827
n6104.in[1] (.names)                                             1.014    28.841
n6104.out[0] (.names)                                            0.261    29.102
n6106.in[2] (.names)                                             1.014    30.116
n6106.out[0] (.names)                                            0.261    30.377
n6107.in[0] (.names)                                             1.014    31.390
n6107.out[0] (.names)                                            0.261    31.651
n6101.in[0] (.names)                                             1.014    32.665
n6101.out[0] (.names)                                            0.261    32.926
n6102.in[0] (.names)                                             1.014    33.940
n6102.out[0] (.names)                                            0.261    34.201
n6073.in[1] (.names)                                             1.014    35.215
n6073.out[0] (.names)                                            0.261    35.476
n6115.in[1] (.names)                                             1.014    36.490
n6115.out[0] (.names)                                            0.261    36.751
n6110.in[1] (.names)                                             1.014    37.765
n6110.out[0] (.names)                                            0.261    38.026
n6116.in[0] (.names)                                             1.014    39.039
n6116.out[0] (.names)                                            0.261    39.300
n6109.in[1] (.names)                                             1.014    40.314
n6109.out[0] (.names)                                            0.261    40.575
n6117.in[0] (.names)                                             1.014    41.589
n6117.out[0] (.names)                                            0.261    41.850
n6120.in[0] (.names)                                             1.014    42.864
n6120.out[0] (.names)                                            0.261    43.125
n6118.in[0] (.names)                                             1.014    44.139
n6118.out[0] (.names)                                            0.261    44.400
n6119.in[0] (.names)                                             1.014    45.413
n6119.out[0] (.names)                                            0.261    45.674
n6121.in[0] (.names)                                             1.014    46.688
n6121.out[0] (.names)                                            0.261    46.949
n5980.in[0] (.names)                                             1.014    47.963
n5980.out[0] (.names)                                            0.261    48.224
n6111.in[0] (.names)                                             1.014    49.238
n6111.out[0] (.names)                                            0.261    49.499
n6112.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n6122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6439.in[0] (.names)                                             1.014     2.070
n6439.out[0] (.names)                                            0.261     2.331
n6440.in[0] (.names)                                             1.014     3.344
n6440.out[0] (.names)                                            0.261     3.605
n6441.in[0] (.names)                                             1.014     4.619
n6441.out[0] (.names)                                            0.261     4.880
n6443.in[1] (.names)                                             1.014     5.894
n6443.out[0] (.names)                                            0.261     6.155
n6436.in[0] (.names)                                             1.014     7.169
n6436.out[0] (.names)                                            0.261     7.430
n6474.in[1] (.names)                                             1.014     8.444
n6474.out[0] (.names)                                            0.261     8.705
n6478.in[0] (.names)                                             1.014     9.719
n6478.out[0] (.names)                                            0.261     9.980
n6479.in[0] (.names)                                             1.014    10.993
n6479.out[0] (.names)                                            0.261    11.254
n6480.in[0] (.names)                                             1.014    12.268
n6480.out[0] (.names)                                            0.261    12.529
n6437.in[0] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[3] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6444.in[1] (.names)                                             1.014    16.093
n6444.out[0] (.names)                                            0.261    16.354
n6489.in[3] (.names)                                             1.014    17.367
n6489.out[0] (.names)                                            0.261    17.628
n6490.in[2] (.names)                                             1.014    18.642
n6490.out[0] (.names)                                            0.261    18.903
n6491.in[0] (.names)                                             1.014    19.917
n6491.out[0] (.names)                                            0.261    20.178
n6492.in[0] (.names)                                             1.014    21.192
n6492.out[0] (.names)                                            0.261    21.453
n6094.in[0] (.names)                                             1.014    22.467
n6094.out[0] (.names)                                            0.261    22.728
n6095.in[0] (.names)                                             1.014    23.742
n6095.out[0] (.names)                                            0.261    24.003
n6096.in[0] (.names)                                             1.014    25.016
n6096.out[0] (.names)                                            0.261    25.277
n6099.in[0] (.names)                                             1.014    26.291
n6099.out[0] (.names)                                            0.261    26.552
n6100.in[0] (.names)                                             1.014    27.566
n6100.out[0] (.names)                                            0.261    27.827
n6104.in[1] (.names)                                             1.014    28.841
n6104.out[0] (.names)                                            0.261    29.102
n6106.in[2] (.names)                                             1.014    30.116
n6106.out[0] (.names)                                            0.261    30.377
n6107.in[0] (.names)                                             1.014    31.390
n6107.out[0] (.names)                                            0.261    31.651
n6101.in[0] (.names)                                             1.014    32.665
n6101.out[0] (.names)                                            0.261    32.926
n6102.in[0] (.names)                                             1.014    33.940
n6102.out[0] (.names)                                            0.261    34.201
n6073.in[1] (.names)                                             1.014    35.215
n6073.out[0] (.names)                                            0.261    35.476
n6115.in[1] (.names)                                             1.014    36.490
n6115.out[0] (.names)                                            0.261    36.751
n6110.in[1] (.names)                                             1.014    37.765
n6110.out[0] (.names)                                            0.261    38.026
n6116.in[0] (.names)                                             1.014    39.039
n6116.out[0] (.names)                                            0.261    39.300
n6109.in[1] (.names)                                             1.014    40.314
n6109.out[0] (.names)                                            0.261    40.575
n6117.in[0] (.names)                                             1.014    41.589
n6117.out[0] (.names)                                            0.261    41.850
n6120.in[0] (.names)                                             1.014    42.864
n6120.out[0] (.names)                                            0.261    43.125
n6118.in[0] (.names)                                             1.014    44.139
n6118.out[0] (.names)                                            0.261    44.400
n6119.in[0] (.names)                                             1.014    45.413
n6119.out[0] (.names)                                            0.261    45.674
n6121.in[0] (.names)                                             1.014    46.688
n6121.out[0] (.names)                                            0.261    46.949
n5980.in[0] (.names)                                             1.014    47.963
n5980.out[0] (.names)                                            0.261    48.224
n5915.in[0] (.names)                                             1.014    49.238
n5915.out[0] (.names)                                            0.261    49.499
n6122.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6122.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n165.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6439.in[0] (.names)                                             1.014     2.070
n6439.out[0] (.names)                                            0.261     2.331
n6440.in[0] (.names)                                             1.014     3.344
n6440.out[0] (.names)                                            0.261     3.605
n6441.in[0] (.names)                                             1.014     4.619
n6441.out[0] (.names)                                            0.261     4.880
n6443.in[1] (.names)                                             1.014     5.894
n6443.out[0] (.names)                                            0.261     6.155
n6436.in[0] (.names)                                             1.014     7.169
n6436.out[0] (.names)                                            0.261     7.430
n6474.in[1] (.names)                                             1.014     8.444
n6474.out[0] (.names)                                            0.261     8.705
n6478.in[0] (.names)                                             1.014     9.719
n6478.out[0] (.names)                                            0.261     9.980
n6479.in[0] (.names)                                             1.014    10.993
n6479.out[0] (.names)                                            0.261    11.254
n6480.in[0] (.names)                                             1.014    12.268
n6480.out[0] (.names)                                            0.261    12.529
n6437.in[0] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[3] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6444.in[1] (.names)                                             1.014    16.093
n6444.out[0] (.names)                                            0.261    16.354
n6489.in[3] (.names)                                             1.014    17.367
n6489.out[0] (.names)                                            0.261    17.628
n6490.in[2] (.names)                                             1.014    18.642
n6490.out[0] (.names)                                            0.261    18.903
n6491.in[0] (.names)                                             1.014    19.917
n6491.out[0] (.names)                                            0.261    20.178
n6492.in[0] (.names)                                             1.014    21.192
n6492.out[0] (.names)                                            0.261    21.453
n6094.in[0] (.names)                                             1.014    22.467
n6094.out[0] (.names)                                            0.261    22.728
n6095.in[0] (.names)                                             1.014    23.742
n6095.out[0] (.names)                                            0.261    24.003
n6096.in[0] (.names)                                             1.014    25.016
n6096.out[0] (.names)                                            0.261    25.277
n6099.in[0] (.names)                                             1.014    26.291
n6099.out[0] (.names)                                            0.261    26.552
n6100.in[0] (.names)                                             1.014    27.566
n6100.out[0] (.names)                                            0.261    27.827
n6104.in[1] (.names)                                             1.014    28.841
n6104.out[0] (.names)                                            0.261    29.102
n6106.in[2] (.names)                                             1.014    30.116
n6106.out[0] (.names)                                            0.261    30.377
n6107.in[0] (.names)                                             1.014    31.390
n6107.out[0] (.names)                                            0.261    31.651
n6101.in[0] (.names)                                             1.014    32.665
n6101.out[0] (.names)                                            0.261    32.926
n6102.in[0] (.names)                                             1.014    33.940
n6102.out[0] (.names)                                            0.261    34.201
n6073.in[1] (.names)                                             1.014    35.215
n6073.out[0] (.names)                                            0.261    35.476
n6115.in[1] (.names)                                             1.014    36.490
n6115.out[0] (.names)                                            0.261    36.751
n6110.in[1] (.names)                                             1.014    37.765
n6110.out[0] (.names)                                            0.261    38.026
n6116.in[0] (.names)                                             1.014    39.039
n6116.out[0] (.names)                                            0.261    39.300
n6109.in[1] (.names)                                             1.014    40.314
n6109.out[0] (.names)                                            0.261    40.575
n6117.in[0] (.names)                                             1.014    41.589
n6117.out[0] (.names)                                            0.261    41.850
n6120.in[0] (.names)                                             1.014    42.864
n6120.out[0] (.names)                                            0.261    43.125
n6118.in[0] (.names)                                             1.014    44.139
n6118.out[0] (.names)                                            0.261    44.400
n6119.in[0] (.names)                                             1.014    45.413
n6119.out[0] (.names)                                            0.261    45.674
n6121.in[0] (.names)                                             1.014    46.688
n6121.out[0] (.names)                                            0.261    46.949
n5980.in[0] (.names)                                             1.014    47.963
n5980.out[0] (.names)                                            0.261    48.224
n5915.in[0] (.names)                                             1.014    49.238
n5915.out[0] (.names)                                            0.261    49.499
n165.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n165.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n2366.Q[0] (.latch clocked by pclk)
Endpoint  : n2336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2366.clk[0] (.latch)                                            1.014     1.014
n2366.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2384.in[0] (.names)                                             1.014     2.070
n2384.out[0] (.names)                                            0.261     2.331
n2385.in[1] (.names)                                             1.014     3.344
n2385.out[0] (.names)                                            0.261     3.605
n2390.in[1] (.names)                                             1.014     4.619
n2390.out[0] (.names)                                            0.261     4.880
n2391.in[0] (.names)                                             1.014     5.894
n2391.out[0] (.names)                                            0.261     6.155
n2392.in[1] (.names)                                             1.014     7.169
n2392.out[0] (.names)                                            0.261     7.430
n2393.in[0] (.names)                                             1.014     8.444
n2393.out[0] (.names)                                            0.261     8.705
n2394.in[1] (.names)                                             1.014     9.719
n2394.out[0] (.names)                                            0.261     9.980
n2396.in[0] (.names)                                             1.014    10.993
n2396.out[0] (.names)                                            0.261    11.254
n2379.in[0] (.names)                                             1.014    12.268
n2379.out[0] (.names)                                            0.261    12.529
n2547.in[2] (.names)                                             1.014    13.543
n2547.out[0] (.names)                                            0.261    13.804
n2548.in[2] (.names)                                             1.014    14.818
n2548.out[0] (.names)                                            0.261    15.079
n2549.in[0] (.names)                                             1.014    16.093
n2549.out[0] (.names)                                            0.261    16.354
n2550.in[0] (.names)                                             1.014    17.367
n2550.out[0] (.names)                                            0.261    17.628
n2551.in[1] (.names)                                             1.014    18.642
n2551.out[0] (.names)                                            0.261    18.903
n2553.in[2] (.names)                                             1.014    19.917
n2553.out[0] (.names)                                            0.261    20.178
n2555.in[2] (.names)                                             1.014    21.192
n2555.out[0] (.names)                                            0.261    21.453
n2556.in[0] (.names)                                             1.014    22.467
n2556.out[0] (.names)                                            0.261    22.728
n2561.in[0] (.names)                                             1.014    23.742
n2561.out[0] (.names)                                            0.261    24.003
n2563.in[0] (.names)                                             1.014    25.016
n2563.out[0] (.names)                                            0.261    25.277
n2565.in[0] (.names)                                             1.014    26.291
n2565.out[0] (.names)                                            0.261    26.552
n2568.in[0] (.names)                                             1.014    27.566
n2568.out[0] (.names)                                            0.261    27.827
n2571.in[1] (.names)                                             1.014    28.841
n2571.out[0] (.names)                                            0.261    29.102
n2558.in[0] (.names)                                             1.014    30.116
n2558.out[0] (.names)                                            0.261    30.377
n2560.in[2] (.names)                                             1.014    31.390
n2560.out[0] (.names)                                            0.261    31.651
n2564.in[1] (.names)                                             1.014    32.665
n2564.out[0] (.names)                                            0.261    32.926
n2573.in[2] (.names)                                             1.014    33.940
n2573.out[0] (.names)                                            0.261    34.201
n2574.in[0] (.names)                                             1.014    35.215
n2574.out[0] (.names)                                            0.261    35.476
n2575.in[0] (.names)                                             1.014    36.490
n2575.out[0] (.names)                                            0.261    36.751
n2576.in[1] (.names)                                             1.014    37.765
n2576.out[0] (.names)                                            0.261    38.026
n2577.in[1] (.names)                                             1.014    39.039
n2577.out[0] (.names)                                            0.261    39.300
n2588.in[0] (.names)                                             1.014    40.314
n2588.out[0] (.names)                                            0.261    40.575
n2591.in[1] (.names)                                             1.014    41.589
n2591.out[0] (.names)                                            0.261    41.850
n2543.in[0] (.names)                                             1.014    42.864
n2543.out[0] (.names)                                            0.261    43.125
n2592.in[1] (.names)                                             1.014    44.139
n2592.out[0] (.names)                                            0.261    44.400
n2593.in[0] (.names)                                             1.014    45.413
n2593.out[0] (.names)                                            0.261    45.674
n2339.in[2] (.names)                                             1.014    46.688
n2339.out[0] (.names)                                            0.261    46.949
n2367.in[1] (.names)                                             1.014    47.963
n2367.out[0] (.names)                                            0.261    48.224
n2335.in[0] (.names)                                             1.014    49.238
n2335.out[0] (.names)                                            0.261    49.499
n2336.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2336.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n5633.Q[0] (.latch clocked by pclk)
Endpoint  : n5198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5633.clk[0] (.latch)                                            1.014     1.014
n5633.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5634.in[0] (.names)                                             1.014     2.070
n5634.out[0] (.names)                                            0.261     2.331
n5635.in[2] (.names)                                             1.014     3.344
n5635.out[0] (.names)                                            0.261     3.605
n5636.in[0] (.names)                                             1.014     4.619
n5636.out[0] (.names)                                            0.261     4.880
n5638.in[0] (.names)                                             1.014     5.894
n5638.out[0] (.names)                                            0.261     6.155
n5639.in[1] (.names)                                             1.014     7.169
n5639.out[0] (.names)                                            0.261     7.430
n5640.in[0] (.names)                                             1.014     8.444
n5640.out[0] (.names)                                            0.261     8.705
n5704.in[0] (.names)                                             1.014     9.719
n5704.out[0] (.names)                                            0.261     9.980
n5741.in[3] (.names)                                             1.014    10.993
n5741.out[0] (.names)                                            0.261    11.254
n5743.in[1] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5708.in[0] (.names)                                             1.014    13.543
n5708.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5745.in[3] (.names)                                             1.014    16.093
n5745.out[0] (.names)                                            0.261    16.354
n5746.in[2] (.names)                                             1.014    17.367
n5746.out[0] (.names)                                            0.261    17.628
n5749.in[1] (.names)                                             1.014    18.642
n5749.out[0] (.names)                                            0.261    18.903
n5750.in[0] (.names)                                             1.014    19.917
n5750.out[0] (.names)                                            0.261    20.178
n5751.in[0] (.names)                                             1.014    21.192
n5751.out[0] (.names)                                            0.261    21.453
n5752.in[2] (.names)                                             1.014    22.467
n5752.out[0] (.names)                                            0.261    22.728
n5753.in[2] (.names)                                             1.014    23.742
n5753.out[0] (.names)                                            0.261    24.003
n5755.in[0] (.names)                                             1.014    25.016
n5755.out[0] (.names)                                            0.261    25.277
n5643.in[0] (.names)                                             1.014    26.291
n5643.out[0] (.names)                                            0.261    26.552
n5837.in[0] (.names)                                             1.014    27.566
n5837.out[0] (.names)                                            0.261    27.827
n5838.in[0] (.names)                                             1.014    28.841
n5838.out[0] (.names)                                            0.261    29.102
n5839.in[0] (.names)                                             1.014    30.116
n5839.out[0] (.names)                                            0.261    30.377
n5840.in[3] (.names)                                             1.014    31.390
n5840.out[0] (.names)                                            0.261    31.651
n5789.in[0] (.names)                                             1.014    32.665
n5789.out[0] (.names)                                            0.261    32.926
n5790.in[1] (.names)                                             1.014    33.940
n5790.out[0] (.names)                                            0.261    34.201
n5791.in[0] (.names)                                             1.014    35.215
n5791.out[0] (.names)                                            0.261    35.476
n5793.in[1] (.names)                                             1.014    36.490
n5793.out[0] (.names)                                            0.261    36.751
n5794.in[1] (.names)                                             1.014    37.765
n5794.out[0] (.names)                                            0.261    38.026
n5796.in[0] (.names)                                             1.014    39.039
n5796.out[0] (.names)                                            0.261    39.300
n5797.in[0] (.names)                                             1.014    40.314
n5797.out[0] (.names)                                            0.261    40.575
n5800.in[0] (.names)                                             1.014    41.589
n5800.out[0] (.names)                                            0.261    41.850
n5801.in[0] (.names)                                             1.014    42.864
n5801.out[0] (.names)                                            0.261    43.125
n4906.in[0] (.names)                                             1.014    44.139
n4906.out[0] (.names)                                            0.261    44.400
n5802.in[0] (.names)                                             1.014    45.413
n5802.out[0] (.names)                                            0.261    45.674
n5803.in[1] (.names)                                             1.014    46.688
n5803.out[0] (.names)                                            0.261    46.949
n5804.in[0] (.names)                                             1.014    47.963
n5804.out[0] (.names)                                            0.261    48.224
n5197.in[1] (.names)                                             1.014    49.238
n5197.out[0] (.names)                                            0.261    49.499
n5198.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5198.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n4983.Q[0] (.latch clocked by pclk)
Endpoint  : n4953.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4983.clk[0] (.latch)                                            1.014     1.014
n4983.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4999.in[1] (.names)                                             1.014     2.070
n4999.out[0] (.names)                                            0.261     2.331
n5183.in[0] (.names)                                             1.014     3.344
n5183.out[0] (.names)                                            0.261     3.605
n5035.in[0] (.names)                                             1.014     4.619
n5035.out[0] (.names)                                            0.261     4.880
n5036.in[0] (.names)                                             1.014     5.894
n5036.out[0] (.names)                                            0.261     6.155
n5037.in[0] (.names)                                             1.014     7.169
n5037.out[0] (.names)                                            0.261     7.430
n5038.in[0] (.names)                                             1.014     8.444
n5038.out[0] (.names)                                            0.261     8.705
n5040.in[0] (.names)                                             1.014     9.719
n5040.out[0] (.names)                                            0.261     9.980
n5041.in[1] (.names)                                             1.014    10.993
n5041.out[0] (.names)                                            0.261    11.254
n5042.in[1] (.names)                                             1.014    12.268
n5042.out[0] (.names)                                            0.261    12.529
n5043.in[0] (.names)                                             1.014    13.543
n5043.out[0] (.names)                                            0.261    13.804
n5030.in[1] (.names)                                             1.014    14.818
n5030.out[0] (.names)                                            0.261    15.079
n5031.in[0] (.names)                                             1.014    16.093
n5031.out[0] (.names)                                            0.261    16.354
n5032.in[2] (.names)                                             1.014    17.367
n5032.out[0] (.names)                                            0.261    17.628
n5033.in[0] (.names)                                             1.014    18.642
n5033.out[0] (.names)                                            0.261    18.903
n5114.in[2] (.names)                                             1.014    19.917
n5114.out[0] (.names)                                            0.261    20.178
n5110.in[1] (.names)                                             1.014    21.192
n5110.out[0] (.names)                                            0.261    21.453
n5111.in[2] (.names)                                             1.014    22.467
n5111.out[0] (.names)                                            0.261    22.728
n5112.in[0] (.names)                                             1.014    23.742
n5112.out[0] (.names)                                            0.261    24.003
n5082.in[0] (.names)                                             1.014    25.016
n5082.out[0] (.names)                                            0.261    25.277
n5083.in[1] (.names)                                             1.014    26.291
n5083.out[0] (.names)                                            0.261    26.552
n5089.in[1] (.names)                                             1.014    27.566
n5089.out[0] (.names)                                            0.261    27.827
n5092.in[1] (.names)                                             1.014    28.841
n5092.out[0] (.names)                                            0.261    29.102
n5085.in[0] (.names)                                             1.014    30.116
n5085.out[0] (.names)                                            0.261    30.377
n5086.in[1] (.names)                                             1.014    31.390
n5086.out[0] (.names)                                            0.261    31.651
n5087.in[0] (.names)                                             1.014    32.665
n5087.out[0] (.names)                                            0.261    32.926
n5093.in[0] (.names)                                             1.014    33.940
n5093.out[0] (.names)                                            0.261    34.201
n5094.in[0] (.names)                                             1.014    35.215
n5094.out[0] (.names)                                            0.261    35.476
n5096.in[2] (.names)                                             1.014    36.490
n5096.out[0] (.names)                                            0.261    36.751
n5097.in[0] (.names)                                             1.014    37.765
n5097.out[0] (.names)                                            0.261    38.026
n5066.in[0] (.names)                                             1.014    39.039
n5066.out[0] (.names)                                            0.261    39.300
n5068.in[0] (.names)                                             1.014    40.314
n5068.out[0] (.names)                                            0.261    40.575
n4974.in[0] (.names)                                             1.014    41.589
n4974.out[0] (.names)                                            0.261    41.850
n5071.in[0] (.names)                                             1.014    42.864
n5071.out[0] (.names)                                            0.261    43.125
n5072.in[0] (.names)                                             1.014    44.139
n5072.out[0] (.names)                                            0.261    44.400
n5069.in[0] (.names)                                             1.014    45.413
n5069.out[0] (.names)                                            0.261    45.674
n5070.in[0] (.names)                                             1.014    46.688
n5070.out[0] (.names)                                            0.261    46.949
n4960.in[0] (.names)                                             1.014    47.963
n4960.out[0] (.names)                                            0.261    48.224
n4952.in[0] (.names)                                             1.014    49.238
n4952.out[0] (.names)                                            0.261    49.499
n4953.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4953.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n4848.Q[0] (.latch clocked by pclk)
Endpoint  : n4361.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4848.clk[0] (.latch)                                            1.014     1.014
n4848.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4797.in[0] (.names)                                             1.014     2.070
n4797.out[0] (.names)                                            0.261     2.331
n4345.in[0] (.names)                                             1.014     3.344
n4345.out[0] (.names)                                            0.261     3.605
n4803.in[3] (.names)                                             1.014     4.619
n4803.out[0] (.names)                                            0.261     4.880
n4804.in[0] (.names)                                             1.014     5.894
n4804.out[0] (.names)                                            0.261     6.155
n4806.in[2] (.names)                                             1.014     7.169
n4806.out[0] (.names)                                            0.261     7.430
n4810.in[1] (.names)                                             1.014     8.444
n4810.out[0] (.names)                                            0.261     8.705
n4812.in[2] (.names)                                             1.014     9.719
n4812.out[0] (.names)                                            0.261     9.980
n4816.in[0] (.names)                                             1.014    10.993
n4816.out[0] (.names)                                            0.261    11.254
n4817.in[0] (.names)                                             1.014    12.268
n4817.out[0] (.names)                                            0.261    12.529
n4819.in[1] (.names)                                             1.014    13.543
n4819.out[0] (.names)                                            0.261    13.804
n4820.in[2] (.names)                                             1.014    14.818
n4820.out[0] (.names)                                            0.261    15.079
n4821.in[1] (.names)                                             1.014    16.093
n4821.out[0] (.names)                                            0.261    16.354
n4807.in[0] (.names)                                             1.014    17.367
n4807.out[0] (.names)                                            0.261    17.628
n4290.in[0] (.names)                                             1.014    18.642
n4290.out[0] (.names)                                            0.261    18.903
n4346.in[2] (.names)                                             1.014    19.917
n4346.out[0] (.names)                                            0.261    20.178
n4389.in[3] (.names)                                             1.014    21.192
n4389.out[0] (.names)                                            0.261    21.453
n4391.in[1] (.names)                                             1.014    22.467
n4391.out[0] (.names)                                            0.261    22.728
n4392.in[1] (.names)                                             1.014    23.742
n4392.out[0] (.names)                                            0.261    24.003
n4393.in[0] (.names)                                             1.014    25.016
n4393.out[0] (.names)                                            0.261    25.277
n4388.in[0] (.names)                                             1.014    26.291
n4388.out[0] (.names)                                            0.261    26.552
n4394.in[0] (.names)                                             1.014    27.566
n4394.out[0] (.names)                                            0.261    27.827
n4395.in[0] (.names)                                             1.014    28.841
n4395.out[0] (.names)                                            0.261    29.102
n4396.in[0] (.names)                                             1.014    30.116
n4396.out[0] (.names)                                            0.261    30.377
n4322.in[1] (.names)                                             1.014    31.390
n4322.out[0] (.names)                                            0.261    31.651
n4347.in[2] (.names)                                             1.014    32.665
n4347.out[0] (.names)                                            0.261    32.926
n4349.in[1] (.names)                                             1.014    33.940
n4349.out[0] (.names)                                            0.261    34.201
n4362.in[1] (.names)                                             1.014    35.215
n4362.out[0] (.names)                                            0.261    35.476
n4367.in[0] (.names)                                             1.014    36.490
n4367.out[0] (.names)                                            0.261    36.751
n4370.in[0] (.names)                                             1.014    37.765
n4370.out[0] (.names)                                            0.261    38.026
n4372.in[1] (.names)                                             1.014    39.039
n4372.out[0] (.names)                                            0.261    39.300
n4373.in[1] (.names)                                             1.014    40.314
n4373.out[0] (.names)                                            0.261    40.575
n4374.in[0] (.names)                                             1.014    41.589
n4374.out[0] (.names)                                            0.261    41.850
n4287.in[0] (.names)                                             1.014    42.864
n4287.out[0] (.names)                                            0.261    43.125
n4376.in[1] (.names)                                             1.014    44.139
n4376.out[0] (.names)                                            0.261    44.400
n4378.in[1] (.names)                                             1.014    45.413
n4378.out[0] (.names)                                            0.261    45.674
n4359.in[0] (.names)                                             1.014    46.688
n4359.out[0] (.names)                                            0.261    46.949
n4358.in[0] (.names)                                             1.014    47.963
n4358.out[0] (.names)                                            0.261    48.224
n4360.in[0] (.names)                                             1.014    49.238
n4360.out[0] (.names)                                            0.261    49.499
n4361.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4361.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n4040.Q[0] (.latch clocked by pclk)
Endpoint  : n4066.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4040.clk[0] (.latch)                                            1.014     1.014
n4040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4350.in[0] (.names)                                             1.014     2.070
n4350.out[0] (.names)                                            0.261     2.331
n4352.in[1] (.names)                                             1.014     3.344
n4352.out[0] (.names)                                            0.261     3.605
n4353.in[0] (.names)                                             1.014     4.619
n4353.out[0] (.names)                                            0.261     4.880
n4289.in[0] (.names)                                             1.014     5.894
n4289.out[0] (.names)                                            0.261     6.155
n4314.in[0] (.names)                                             1.014     7.169
n4314.out[0] (.names)                                            0.261     7.430
n4379.in[1] (.names)                                             1.014     8.444
n4379.out[0] (.names)                                            0.261     8.705
n4381.in[1] (.names)                                             1.014     9.719
n4381.out[0] (.names)                                            0.261     9.980
n4382.in[0] (.names)                                             1.014    10.993
n4382.out[0] (.names)                                            0.261    11.254
n4383.in[0] (.names)                                             1.014    12.268
n4383.out[0] (.names)                                            0.261    12.529
n4313.in[0] (.names)                                             1.014    13.543
n4313.out[0] (.names)                                            0.261    13.804
n4316.in[1] (.names)                                             1.014    14.818
n4316.out[0] (.names)                                            0.261    15.079
n4317.in[0] (.names)                                             1.014    16.093
n4317.out[0] (.names)                                            0.261    16.354
n4318.in[0] (.names)                                             1.014    17.367
n4318.out[0] (.names)                                            0.261    17.628
n4304.in[0] (.names)                                             1.014    18.642
n4304.out[0] (.names)                                            0.261    18.903
n4305.in[0] (.names)                                             1.014    19.917
n4305.out[0] (.names)                                            0.261    20.178
n4306.in[1] (.names)                                             1.014    21.192
n4306.out[0] (.names)                                            0.261    21.453
n4323.in[0] (.names)                                             1.014    22.467
n4323.out[0] (.names)                                            0.261    22.728
n4324.in[0] (.names)                                             1.014    23.742
n4324.out[0] (.names)                                            0.261    24.003
n4329.in[0] (.names)                                             1.014    25.016
n4329.out[0] (.names)                                            0.261    25.277
n4320.in[1] (.names)                                             1.014    26.291
n4320.out[0] (.names)                                            0.261    26.552
n4884.in[2] (.names)                                             1.014    27.566
n4884.out[0] (.names)                                            0.261    27.827
n4885.in[0] (.names)                                             1.014    28.841
n4885.out[0] (.names)                                            0.261    29.102
n4878.in[2] (.names)                                             1.014    30.116
n4878.out[0] (.names)                                            0.261    30.377
n4830.in[0] (.names)                                             1.014    31.390
n4830.out[0] (.names)                                            0.261    31.651
n4888.in[1] (.names)                                             1.014    32.665
n4888.out[0] (.names)                                            0.261    32.926
n4889.in[1] (.names)                                             1.014    33.940
n4889.out[0] (.names)                                            0.261    34.201
n4891.in[0] (.names)                                             1.014    35.215
n4891.out[0] (.names)                                            0.261    35.476
n4892.in[0] (.names)                                             1.014    36.490
n4892.out[0] (.names)                                            0.261    36.751
n4893.in[0] (.names)                                             1.014    37.765
n4893.out[0] (.names)                                            0.261    38.026
n4895.in[0] (.names)                                             1.014    39.039
n4895.out[0] (.names)                                            0.261    39.300
n4896.in[0] (.names)                                             1.014    40.314
n4896.out[0] (.names)                                            0.261    40.575
n302.in[0] (.names)                                              1.014    41.589
n302.out[0] (.names)                                             0.261    41.850
n4903.in[0] (.names)                                             1.014    42.864
n4903.out[0] (.names)                                            0.261    43.125
n4904.in[0] (.names)                                             1.014    44.139
n4904.out[0] (.names)                                            0.261    44.400
n4901.in[0] (.names)                                             1.014    45.413
n4901.out[0] (.names)                                            0.261    45.674
n4902.in[1] (.names)                                             1.014    46.688
n4902.out[0] (.names)                                            0.261    46.949
n4905.in[1] (.names)                                             1.014    47.963
n4905.out[0] (.names)                                            0.261    48.224
n4065.in[1] (.names)                                             1.014    49.238
n4065.out[0] (.names)                                            0.261    49.499
n4066.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4066.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n3922.Q[0] (.latch clocked by pclk)
Endpoint  : n3506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3922.clk[0] (.latch)                                            1.014     1.014
n3922.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3882.in[0] (.names)                                             1.014     2.070
n3882.out[0] (.names)                                            0.261     2.331
n3730.in[0] (.names)                                             1.014     3.344
n3730.out[0] (.names)                                            0.261     3.605
n4023.in[0] (.names)                                             1.014     4.619
n4023.out[0] (.names)                                            0.261     4.880
n4019.in[0] (.names)                                             1.014     5.894
n4019.out[0] (.names)                                            0.261     6.155
n4017.in[0] (.names)                                             1.014     7.169
n4017.out[0] (.names)                                            0.261     7.430
n4018.in[0] (.names)                                             1.014     8.444
n4018.out[0] (.names)                                            0.261     8.705
n4024.in[3] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4027.in[0] (.names)                                             1.014    10.993
n4027.out[0] (.names)                                            0.261    11.254
n3686.in[2] (.names)                                             1.014    12.268
n3686.out[0] (.names)                                            0.261    12.529
n3927.in[1] (.names)                                             1.014    13.543
n3927.out[0] (.names)                                            0.261    13.804
n3930.in[1] (.names)                                             1.014    14.818
n3930.out[0] (.names)                                            0.261    15.079
n3932.in[1] (.names)                                             1.014    16.093
n3932.out[0] (.names)                                            0.261    16.354
n3936.in[1] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3938.in[0] (.names)                                             1.014    19.917
n3938.out[0] (.names)                                            0.261    20.178
n3939.in[0] (.names)                                             1.014    21.192
n3939.out[0] (.names)                                            0.261    21.453
n3942.in[0] (.names)                                             1.014    22.467
n3942.out[0] (.names)                                            0.261    22.728
n3943.in[0] (.names)                                             1.014    23.742
n3943.out[0] (.names)                                            0.261    24.003
n3951.in[0] (.names)                                             1.014    25.016
n3951.out[0] (.names)                                            0.261    25.277
n3898.in[0] (.names)                                             1.014    26.291
n3898.out[0] (.names)                                            0.261    26.552
n3899.in[2] (.names)                                             1.014    27.566
n3899.out[0] (.names)                                            0.261    27.827
n3900.in[1] (.names)                                             1.014    28.841
n3900.out[0] (.names)                                            0.261    29.102
n3901.in[0] (.names)                                             1.014    30.116
n3901.out[0] (.names)                                            0.261    30.377
n3881.in[1] (.names)                                             1.014    31.390
n3881.out[0] (.names)                                            0.261    31.651
n3883.in[0] (.names)                                             1.014    32.665
n3883.out[0] (.names)                                            0.261    32.926
n3907.in[1] (.names)                                             1.014    33.940
n3907.out[0] (.names)                                            0.261    34.201
n3909.in[2] (.names)                                             1.014    35.215
n3909.out[0] (.names)                                            0.261    35.476
n3904.in[0] (.names)                                             1.014    36.490
n3904.out[0] (.names)                                            0.261    36.751
n3905.in[0] (.names)                                             1.014    37.765
n3905.out[0] (.names)                                            0.261    38.026
n3919.in[2] (.names)                                             1.014    39.039
n3919.out[0] (.names)                                            0.261    39.300
n3911.in[1] (.names)                                             1.014    40.314
n3911.out[0] (.names)                                            0.261    40.575
n3913.in[0] (.names)                                             1.014    41.589
n3913.out[0] (.names)                                            0.261    41.850
n3914.in[0] (.names)                                             1.014    42.864
n3914.out[0] (.names)                                            0.261    43.125
n3915.in[0] (.names)                                             1.014    44.139
n3915.out[0] (.names)                                            0.261    44.400
n3917.in[0] (.names)                                             1.014    45.413
n3917.out[0] (.names)                                            0.261    45.674
n3918.in[0] (.names)                                             1.014    46.688
n3918.out[0] (.names)                                            0.261    46.949
n237.in[0] (.names)                                              1.014    47.963
n237.out[0] (.names)                                             0.261    48.224
n3505.in[0] (.names)                                             1.014    49.238
n3505.out[0] (.names)                                            0.261    49.499
n3506.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3506.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n5995.Q[0] (.latch clocked by pclk)
Endpoint  : n5910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5995.clk[0] (.latch)                                            1.014     1.014
n5995.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6834.in[0] (.names)                                             1.014     2.070
n6834.out[0] (.names)                                            0.261     2.331
n6835.in[2] (.names)                                             1.014     3.344
n6835.out[0] (.names)                                            0.261     3.605
n6806.in[2] (.names)                                             1.014     4.619
n6806.out[0] (.names)                                            0.261     4.880
n6837.in[0] (.names)                                             1.014     5.894
n6837.out[0] (.names)                                            0.261     6.155
n6843.in[0] (.names)                                             1.014     7.169
n6843.out[0] (.names)                                            0.261     7.430
n6845.in[0] (.names)                                             1.014     8.444
n6845.out[0] (.names)                                            0.261     8.705
n6848.in[2] (.names)                                             1.014     9.719
n6848.out[0] (.names)                                            0.261     9.980
n6849.in[1] (.names)                                             1.014    10.993
n6849.out[0] (.names)                                            0.261    11.254
n6850.in[1] (.names)                                             1.014    12.268
n6850.out[0] (.names)                                            0.261    12.529
n6851.in[0] (.names)                                             1.014    13.543
n6851.out[0] (.names)                                            0.261    13.804
n6852.in[0] (.names)                                             1.014    14.818
n6852.out[0] (.names)                                            0.261    15.079
n6540.in[0] (.names)                                             1.014    16.093
n6540.out[0] (.names)                                            0.261    16.354
n6796.in[1] (.names)                                             1.014    17.367
n6796.out[0] (.names)                                            0.261    17.628
n6839.in[0] (.names)                                             1.014    18.642
n6839.out[0] (.names)                                            0.261    18.903
n6662.in[1] (.names)                                             1.014    19.917
n6662.out[0] (.names)                                            0.261    20.178
n6663.in[0] (.names)                                             1.014    21.192
n6663.out[0] (.names)                                            0.261    21.453
n6665.in[0] (.names)                                             1.014    22.467
n6665.out[0] (.names)                                            0.261    22.728
n6666.in[0] (.names)                                             1.014    23.742
n6666.out[0] (.names)                                            0.261    24.003
n6667.in[0] (.names)                                             1.014    25.016
n6667.out[0] (.names)                                            0.261    25.277
n6668.in[0] (.names)                                             1.014    26.291
n6668.out[0] (.names)                                            0.261    26.552
n6670.in[0] (.names)                                             1.014    27.566
n6670.out[0] (.names)                                            0.261    27.827
n6660.in[0] (.names)                                             1.014    28.841
n6660.out[0] (.names)                                            0.261    29.102
n6673.in[1] (.names)                                             1.014    30.116
n6673.out[0] (.names)                                            0.261    30.377
n6678.in[0] (.names)                                             1.014    31.390
n6678.out[0] (.names)                                            0.261    31.651
n6679.in[0] (.names)                                             1.014    32.665
n6679.out[0] (.names)                                            0.261    32.926
n6680.in[0] (.names)                                             1.014    33.940
n6680.out[0] (.names)                                            0.261    34.201
n6630.in[1] (.names)                                             1.014    35.215
n6630.out[0] (.names)                                            0.261    35.476
n6626.in[0] (.names)                                             1.014    36.490
n6626.out[0] (.names)                                            0.261    36.751
n6627.in[0] (.names)                                             1.014    37.765
n6627.out[0] (.names)                                            0.261    38.026
n6628.in[1] (.names)                                             1.014    39.039
n6628.out[0] (.names)                                            0.261    39.300
n6649.in[1] (.names)                                             1.014    40.314
n6649.out[0] (.names)                                            0.261    40.575
n6650.in[2] (.names)                                             1.014    41.589
n6650.out[0] (.names)                                            0.261    41.850
n6651.in[0] (.names)                                             1.014    42.864
n6651.out[0] (.names)                                            0.261    43.125
n6652.in[0] (.names)                                             1.014    44.139
n6652.out[0] (.names)                                            0.261    44.400
n6653.in[0] (.names)                                             1.014    45.413
n6653.out[0] (.names)                                            0.261    45.674
n5954.in[2] (.names)                                             1.014    46.688
n5954.out[0] (.names)                                            0.261    46.949
n6695.in[1] (.names)                                             1.014    47.963
n6695.out[0] (.names)                                            0.261    48.224
n5909.in[0] (.names)                                             1.014    49.238
n5909.out[0] (.names)                                            0.261    49.499
n5910.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5910.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n3922.Q[0] (.latch clocked by pclk)
Endpoint  : n4038.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3922.clk[0] (.latch)                                            1.014     1.014
n3922.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3882.in[0] (.names)                                             1.014     2.070
n3882.out[0] (.names)                                            0.261     2.331
n3730.in[0] (.names)                                             1.014     3.344
n3730.out[0] (.names)                                            0.261     3.605
n4023.in[0] (.names)                                             1.014     4.619
n4023.out[0] (.names)                                            0.261     4.880
n4019.in[0] (.names)                                             1.014     5.894
n4019.out[0] (.names)                                            0.261     6.155
n4017.in[0] (.names)                                             1.014     7.169
n4017.out[0] (.names)                                            0.261     7.430
n4018.in[0] (.names)                                             1.014     8.444
n4018.out[0] (.names)                                            0.261     8.705
n4024.in[3] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4027.in[0] (.names)                                             1.014    10.993
n4027.out[0] (.names)                                            0.261    11.254
n3686.in[2] (.names)                                             1.014    12.268
n3686.out[0] (.names)                                            0.261    12.529
n3927.in[1] (.names)                                             1.014    13.543
n3927.out[0] (.names)                                            0.261    13.804
n3930.in[1] (.names)                                             1.014    14.818
n3930.out[0] (.names)                                            0.261    15.079
n3932.in[1] (.names)                                             1.014    16.093
n3932.out[0] (.names)                                            0.261    16.354
n3936.in[1] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3938.in[0] (.names)                                             1.014    19.917
n3938.out[0] (.names)                                            0.261    20.178
n3939.in[0] (.names)                                             1.014    21.192
n3939.out[0] (.names)                                            0.261    21.453
n3942.in[0] (.names)                                             1.014    22.467
n3942.out[0] (.names)                                            0.261    22.728
n3943.in[0] (.names)                                             1.014    23.742
n3943.out[0] (.names)                                            0.261    24.003
n3944.in[2] (.names)                                             1.014    25.016
n3944.out[0] (.names)                                            0.261    25.277
n3948.in[2] (.names)                                             1.014    26.291
n3948.out[0] (.names)                                            0.261    26.552
n3946.in[0] (.names)                                             1.014    27.566
n3946.out[0] (.names)                                            0.261    27.827
n3947.in[1] (.names)                                             1.014    28.841
n3947.out[0] (.names)                                            0.261    29.102
n3954.in[1] (.names)                                             1.014    30.116
n3954.out[0] (.names)                                            0.261    30.377
n3956.in[1] (.names)                                             1.014    31.390
n3956.out[0] (.names)                                            0.261    31.651
n310.in[0] (.names)                                              1.014    32.665
n310.out[0] (.names)                                             0.261    32.926
n4152.in[2] (.names)                                             1.014    33.940
n4152.out[0] (.names)                                            0.261    34.201
n4153.in[0] (.names)                                             1.014    35.215
n4153.out[0] (.names)                                            0.261    35.476
n4154.in[1] (.names)                                             1.014    36.490
n4154.out[0] (.names)                                            0.261    36.751
n4118.in[0] (.names)                                             1.014    37.765
n4118.out[0] (.names)                                            0.261    38.026
n4119.in[2] (.names)                                             1.014    39.039
n4119.out[0] (.names)                                            0.261    39.300
n4121.in[0] (.names)                                             1.014    40.314
n4121.out[0] (.names)                                            0.261    40.575
n4125.in[0] (.names)                                             1.014    41.589
n4125.out[0] (.names)                                            0.261    41.850
n4035.in[1] (.names)                                             1.014    42.864
n4035.out[0] (.names)                                            0.261    43.125
n4041.in[2] (.names)                                             1.014    44.139
n4041.out[0] (.names)                                            0.261    44.400
n4150.in[1] (.names)                                             1.014    45.413
n4150.out[0] (.names)                                            0.261    45.674
n4029.in[3] (.names)                                             1.014    46.688
n4029.out[0] (.names)                                            0.261    46.949
n4155.in[1] (.names)                                             1.014    47.963
n4155.out[0] (.names)                                            0.261    48.224
n4037.in[1] (.names)                                             1.014    49.238
n4037.out[0] (.names)                                            0.261    49.499
n4038.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4038.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n3922.Q[0] (.latch clocked by pclk)
Endpoint  : n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3922.clk[0] (.latch)                                            1.014     1.014
n3922.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3882.in[0] (.names)                                             1.014     2.070
n3882.out[0] (.names)                                            0.261     2.331
n3730.in[0] (.names)                                             1.014     3.344
n3730.out[0] (.names)                                            0.261     3.605
n4023.in[0] (.names)                                             1.014     4.619
n4023.out[0] (.names)                                            0.261     4.880
n4019.in[0] (.names)                                             1.014     5.894
n4019.out[0] (.names)                                            0.261     6.155
n4017.in[0] (.names)                                             1.014     7.169
n4017.out[0] (.names)                                            0.261     7.430
n4018.in[0] (.names)                                             1.014     8.444
n4018.out[0] (.names)                                            0.261     8.705
n4024.in[3] (.names)                                             1.014     9.719
n4024.out[0] (.names)                                            0.261     9.980
n4027.in[0] (.names)                                             1.014    10.993
n4027.out[0] (.names)                                            0.261    11.254
n3686.in[2] (.names)                                             1.014    12.268
n3686.out[0] (.names)                                            0.261    12.529
n3927.in[1] (.names)                                             1.014    13.543
n3927.out[0] (.names)                                            0.261    13.804
n3930.in[1] (.names)                                             1.014    14.818
n3930.out[0] (.names)                                            0.261    15.079
n3932.in[1] (.names)                                             1.014    16.093
n3932.out[0] (.names)                                            0.261    16.354
n3936.in[1] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3938.in[0] (.names)                                             1.014    19.917
n3938.out[0] (.names)                                            0.261    20.178
n3939.in[0] (.names)                                             1.014    21.192
n3939.out[0] (.names)                                            0.261    21.453
n3942.in[0] (.names)                                             1.014    22.467
n3942.out[0] (.names)                                            0.261    22.728
n3943.in[0] (.names)                                             1.014    23.742
n3943.out[0] (.names)                                            0.261    24.003
n3944.in[2] (.names)                                             1.014    25.016
n3944.out[0] (.names)                                            0.261    25.277
n3948.in[2] (.names)                                             1.014    26.291
n3948.out[0] (.names)                                            0.261    26.552
n3946.in[0] (.names)                                             1.014    27.566
n3946.out[0] (.names)                                            0.261    27.827
n3947.in[1] (.names)                                             1.014    28.841
n3947.out[0] (.names)                                            0.261    29.102
n3954.in[1] (.names)                                             1.014    30.116
n3954.out[0] (.names)                                            0.261    30.377
n3956.in[1] (.names)                                             1.014    31.390
n3956.out[0] (.names)                                            0.261    31.651
n310.in[0] (.names)                                              1.014    32.665
n310.out[0] (.names)                                             0.261    32.926
n4152.in[2] (.names)                                             1.014    33.940
n4152.out[0] (.names)                                            0.261    34.201
n4153.in[0] (.names)                                             1.014    35.215
n4153.out[0] (.names)                                            0.261    35.476
n4154.in[1] (.names)                                             1.014    36.490
n4154.out[0] (.names)                                            0.261    36.751
n4118.in[0] (.names)                                             1.014    37.765
n4118.out[0] (.names)                                            0.261    38.026
n4119.in[2] (.names)                                             1.014    39.039
n4119.out[0] (.names)                                            0.261    39.300
n4121.in[0] (.names)                                             1.014    40.314
n4121.out[0] (.names)                                            0.261    40.575
n4125.in[0] (.names)                                             1.014    41.589
n4125.out[0] (.names)                                            0.261    41.850
n4035.in[1] (.names)                                             1.014    42.864
n4035.out[0] (.names)                                            0.261    43.125
n4126.in[0] (.names)                                             1.014    44.139
n4126.out[0] (.names)                                            0.261    44.400
n4060.in[0] (.names)                                             1.014    45.413
n4060.out[0] (.names)                                            0.261    45.674
n4039.in[0] (.names)                                             1.014    46.688
n4039.out[0] (.names)                                            0.261    46.949
n4129.in[1] (.names)                                             1.014    47.963
n4129.out[0] (.names)                                            0.261    48.224
n4056.in[1] (.names)                                             1.014    49.238
n4056.out[0] (.names)                                            0.261    49.499
n4057.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4057.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n3521.Q[0] (.latch clocked by pclk)
Endpoint  : n307.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3521.clk[0] (.latch)                                            1.014     1.014
n3521.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3566.in[0] (.names)                                             1.014     2.070
n3566.out[0] (.names)                                            0.261     2.331
n3567.in[1] (.names)                                             1.014     3.344
n3567.out[0] (.names)                                            0.261     3.605
n3568.in[0] (.names)                                             1.014     4.619
n3568.out[0] (.names)                                            0.261     4.880
n3569.in[0] (.names)                                             1.014     5.894
n3569.out[0] (.names)                                            0.261     6.155
n3571.in[0] (.names)                                             1.014     7.169
n3571.out[0] (.names)                                            0.261     7.430
n3573.in[2] (.names)                                             1.014     8.444
n3573.out[0] (.names)                                            0.261     8.705
n3574.in[2] (.names)                                             1.014     9.719
n3574.out[0] (.names)                                            0.261     9.980
n3576.in[1] (.names)                                             1.014    10.993
n3576.out[0] (.names)                                            0.261    11.254
n3578.in[0] (.names)                                             1.014    12.268
n3578.out[0] (.names)                                            0.261    12.529
n3579.in[1] (.names)                                             1.014    13.543
n3579.out[0] (.names)                                            0.261    13.804
n3596.in[0] (.names)                                             1.014    14.818
n3596.out[0] (.names)                                            0.261    15.079
n3590.in[1] (.names)                                             1.014    16.093
n3590.out[0] (.names)                                            0.261    16.354
n3591.in[0] (.names)                                             1.014    17.367
n3591.out[0] (.names)                                            0.261    17.628
n3609.in[0] (.names)                                             1.014    18.642
n3609.out[0] (.names)                                            0.261    18.903
n3592.in[0] (.names)                                             1.014    19.917
n3592.out[0] (.names)                                            0.261    20.178
n3607.in[0] (.names)                                             1.014    21.192
n3607.out[0] (.names)                                            0.261    21.453
n3587.in[0] (.names)                                             1.014    22.467
n3587.out[0] (.names)                                            0.261    22.728
n3697.in[0] (.names)                                             1.014    23.742
n3697.out[0] (.names)                                            0.261    24.003
n3698.in[0] (.names)                                             1.014    25.016
n3698.out[0] (.names)                                            0.261    25.277
n3699.in[0] (.names)                                             1.014    26.291
n3699.out[0] (.names)                                            0.261    26.552
n3700.in[0] (.names)                                             1.014    27.566
n3700.out[0] (.names)                                            0.261    27.827
n3717.in[1] (.names)                                             1.014    28.841
n3717.out[0] (.names)                                            0.261    29.102
n3778.in[0] (.names)                                             1.014    30.116
n3778.out[0] (.names)                                            0.261    30.377
n3774.in[0] (.names)                                             1.014    31.390
n3774.out[0] (.names)                                            0.261    31.651
n3776.in[0] (.names)                                             1.014    32.665
n3776.out[0] (.names)                                            0.261    32.926
n3777.in[0] (.names)                                             1.014    33.940
n3777.out[0] (.names)                                            0.261    34.201
n3779.in[1] (.names)                                             1.014    35.215
n3779.out[0] (.names)                                            0.261    35.476
n3781.in[3] (.names)                                             1.014    36.490
n3781.out[0] (.names)                                            0.261    36.751
n3788.in[2] (.names)                                             1.014    37.765
n3788.out[0] (.names)                                            0.261    38.026
n3789.in[1] (.names)                                             1.014    39.039
n3789.out[0] (.names)                                            0.261    39.300
n251.in[0] (.names)                                              1.014    40.314
n251.out[0] (.names)                                             0.261    40.575
n3796.in[2] (.names)                                             1.014    41.589
n3796.out[0] (.names)                                            0.261    41.850
n3797.in[0] (.names)                                             1.014    42.864
n3797.out[0] (.names)                                            0.261    43.125
n3557.in[0] (.names)                                             1.014    44.139
n3557.out[0] (.names)                                            0.261    44.400
n3798.in[0] (.names)                                             1.014    45.413
n3798.out[0] (.names)                                            0.261    45.674
n3799.in[1] (.names)                                             1.014    46.688
n3799.out[0] (.names)                                            0.261    46.949
n298.in[0] (.names)                                              1.014    47.963
n298.out[0] (.names)                                             0.261    48.224
n306.in[0] (.names)                                              1.014    49.238
n306.out[0] (.names)                                             0.261    49.499
n307.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n307.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n3215.Q[0] (.latch clocked by pclk)
Endpoint  : n2362.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3215.clk[0] (.latch)                                            1.014     1.014
n3215.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3210.in[0] (.names)                                             1.014     2.070
n3210.out[0] (.names)                                            0.261     2.331
n3203.in[0] (.names)                                             1.014     3.344
n3203.out[0] (.names)                                            0.261     3.605
n3204.in[1] (.names)                                             1.014     4.619
n3204.out[0] (.names)                                            0.261     4.880
n3205.in[2] (.names)                                             1.014     5.894
n3205.out[0] (.names)                                            0.261     6.155
n3207.in[2] (.names)                                             1.014     7.169
n3207.out[0] (.names)                                            0.261     7.430
n3208.in[0] (.names)                                             1.014     8.444
n3208.out[0] (.names)                                            0.261     8.705
n3209.in[0] (.names)                                             1.014     9.719
n3209.out[0] (.names)                                            0.261     9.980
n3216.in[2] (.names)                                             1.014    10.993
n3216.out[0] (.names)                                            0.261    11.254
n3218.in[1] (.names)                                             1.014    12.268
n3218.out[0] (.names)                                            0.261    12.529
n3219.in[0] (.names)                                             1.014    13.543
n3219.out[0] (.names)                                            0.261    13.804
n3220.in[0] (.names)                                             1.014    14.818
n3220.out[0] (.names)                                            0.261    15.079
n3221.in[0] (.names)                                             1.014    16.093
n3221.out[0] (.names)                                            0.261    16.354
n3222.in[1] (.names)                                             1.014    17.367
n3222.out[0] (.names)                                            0.261    17.628
n3223.in[0] (.names)                                             1.014    18.642
n3223.out[0] (.names)                                            0.261    18.903
n3225.in[0] (.names)                                             1.014    19.917
n3225.out[0] (.names)                                            0.261    20.178
n3226.in[0] (.names)                                             1.014    21.192
n3226.out[0] (.names)                                            0.261    21.453
n3213.in[0] (.names)                                             1.014    22.467
n3213.out[0] (.names)                                            0.261    22.728
n3148.in[0] (.names)                                             1.014    23.742
n3148.out[0] (.names)                                            0.261    24.003
n3149.in[0] (.names)                                             1.014    25.016
n3149.out[0] (.names)                                            0.261    25.277
n3150.in[0] (.names)                                             1.014    26.291
n3150.out[0] (.names)                                            0.261    26.552
n3155.in[0] (.names)                                             1.014    27.566
n3155.out[0] (.names)                                            0.261    27.827
n3157.in[0] (.names)                                             1.014    28.841
n3157.out[0] (.names)                                            0.261    29.102
n3158.in[1] (.names)                                             1.014    30.116
n3158.out[0] (.names)                                            0.261    30.377
n3160.in[0] (.names)                                             1.014    31.390
n3160.out[0] (.names)                                            0.261    31.651
n3164.in[1] (.names)                                             1.014    32.665
n3164.out[0] (.names)                                            0.261    32.926
n3169.in[0] (.names)                                             1.014    33.940
n3169.out[0] (.names)                                            0.261    34.201
n3170.in[2] (.names)                                             1.014    35.215
n3170.out[0] (.names)                                            0.261    35.476
n2381.in[1] (.names)                                             1.014    36.490
n2381.out[0] (.names)                                            0.261    36.751
n2383.in[2] (.names)                                             1.014    37.765
n2383.out[0] (.names)                                            0.261    38.026
n2404.in[3] (.names)                                             1.014    39.039
n2404.out[0] (.names)                                            0.261    39.300
n2341.in[2] (.names)                                             1.014    40.314
n2341.out[0] (.names)                                            0.261    40.575
n2407.in[1] (.names)                                             1.014    41.589
n2407.out[0] (.names)                                            0.261    41.850
n2408.in[1] (.names)                                             1.014    42.864
n2408.out[0] (.names)                                            0.261    43.125
n2409.in[0] (.names)                                             1.014    44.139
n2409.out[0] (.names)                                            0.261    44.400
n2411.in[1] (.names)                                             1.014    45.413
n2411.out[0] (.names)                                            0.261    45.674
n2415.in[2] (.names)                                             1.014    46.688
n2415.out[0] (.names)                                            0.261    46.949
n2343.in[1] (.names)                                             1.014    47.963
n2343.out[0] (.names)                                            0.261    48.224
n2361.in[0] (.names)                                             1.014    49.238
n2361.out[0] (.names)                                            0.261    49.499
n2362.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2362.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n762.Q[0] (.latch clocked by pclk)
Endpoint  : n404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n762.clk[0] (.latch)                                             1.014     1.014
n762.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n768.in[0] (.names)                                              1.014     2.070
n768.out[0] (.names)                                             0.261     2.331
n769.in[0] (.names)                                              1.014     3.344
n769.out[0] (.names)                                             0.261     3.605
n774.in[1] (.names)                                              1.014     4.619
n774.out[0] (.names)                                             0.261     4.880
n775.in[0] (.names)                                              1.014     5.894
n775.out[0] (.names)                                             0.261     6.155
n776.in[1] (.names)                                              1.014     7.169
n776.out[0] (.names)                                             0.261     7.430
n764.in[0] (.names)                                              1.014     8.444
n764.out[0] (.names)                                             0.261     8.705
n766.in[0] (.names)                                              1.014     9.719
n766.out[0] (.names)                                             0.261     9.980
n767.in[2] (.names)                                              1.014    10.993
n767.out[0] (.names)                                             0.261    11.254
n778.in[2] (.names)                                              1.014    12.268
n778.out[0] (.names)                                             0.261    12.529
n779.in[0] (.names)                                              1.014    13.543
n779.out[0] (.names)                                             0.261    13.804
n780.in[2] (.names)                                              1.014    14.818
n780.out[0] (.names)                                             0.261    15.079
n910.in[0] (.names)                                              1.014    16.093
n910.out[0] (.names)                                             0.261    16.354
n911.in[0] (.names)                                              1.014    17.367
n911.out[0] (.names)                                             0.261    17.628
n919.in[1] (.names)                                              1.014    18.642
n919.out[0] (.names)                                             0.261    18.903
n924.in[0] (.names)                                              1.014    19.917
n924.out[0] (.names)                                             0.261    20.178
n921.in[0] (.names)                                              1.014    21.192
n921.out[0] (.names)                                             0.261    21.453
n886.in[0] (.names)                                              1.014    22.467
n886.out[0] (.names)                                             0.261    22.728
n893.in[0] (.names)                                              1.014    23.742
n893.out[0] (.names)                                             0.261    24.003
n935.in[2] (.names)                                              1.014    25.016
n935.out[0] (.names)                                             0.261    25.277
n936.in[0] (.names)                                              1.014    26.291
n936.out[0] (.names)                                             0.261    26.552
n937.in[0] (.names)                                              1.014    27.566
n937.out[0] (.names)                                             0.261    27.827
n938.in[0] (.names)                                              1.014    28.841
n938.out[0] (.names)                                             0.261    29.102
n892.in[0] (.names)                                              1.014    30.116
n892.out[0] (.names)                                             0.261    30.377
n895.in[2] (.names)                                              1.014    31.390
n895.out[0] (.names)                                             0.261    31.651
n896.in[2] (.names)                                              1.014    32.665
n896.out[0] (.names)                                             0.261    32.926
n889.in[1] (.names)                                              1.014    33.940
n889.out[0] (.names)                                             0.261    34.201
n891.in[0] (.names)                                              1.014    35.215
n891.out[0] (.names)                                             0.261    35.476
n894.in[3] (.names)                                              1.014    36.490
n894.out[0] (.names)                                             0.261    36.751
n897.in[0] (.names)                                              1.014    37.765
n897.out[0] (.names)                                             0.261    38.026
n441.in[0] (.names)                                              1.014    39.039
n441.out[0] (.names)                                             0.261    39.300
n899.in[1] (.names)                                              1.014    40.314
n899.out[0] (.names)                                             0.261    40.575
n901.in[1] (.names)                                              1.014    41.589
n901.out[0] (.names)                                             0.261    41.850
n905.in[0] (.names)                                              1.014    42.864
n905.out[0] (.names)                                             0.261    43.125
n902.in[0] (.names)                                              1.014    44.139
n902.out[0] (.names)                                             0.261    44.400
n904.in[0] (.names)                                              1.014    45.413
n904.out[0] (.names)                                             0.261    45.674
n906.in[1] (.names)                                              1.014    46.688
n906.out[0] (.names)                                             0.261    46.949
n383.in[0] (.names)                                              1.014    47.963
n383.out[0] (.names)                                             0.261    48.224
n403.in[0] (.names)                                              1.014    49.238
n403.out[0] (.names)                                             0.261    49.499
n404.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n404.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n1776.Q[0] (.latch clocked by pclk)
Endpoint  : n762.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1776.clk[0] (.latch)                                            1.014     1.014
n1776.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2899.in[0] (.names)                                             1.014     2.070
n2899.out[0] (.names)                                            0.261     2.331
n2896.in[1] (.names)                                             1.014     3.344
n2896.out[0] (.names)                                            0.261     3.605
n2897.in[0] (.names)                                             1.014     4.619
n2897.out[0] (.names)                                            0.261     4.880
n2901.in[0] (.names)                                             1.014     5.894
n2901.out[0] (.names)                                            0.261     6.155
n2892.in[0] (.names)                                             1.014     7.169
n2892.out[0] (.names)                                            0.261     7.430
n2902.in[0] (.names)                                             1.014     8.444
n2902.out[0] (.names)                                            0.261     8.705
n2904.in[0] (.names)                                             1.014     9.719
n2904.out[0] (.names)                                            0.261     9.980
n2905.in[1] (.names)                                             1.014    10.993
n2905.out[0] (.names)                                            0.261    11.254
n2906.in[0] (.names)                                             1.014    12.268
n2906.out[0] (.names)                                            0.261    12.529
n2907.in[0] (.names)                                             1.014    13.543
n2907.out[0] (.names)                                            0.261    13.804
n3008.in[0] (.names)                                             1.014    14.818
n3008.out[0] (.names)                                            0.261    15.079
n3009.in[0] (.names)                                             1.014    16.093
n3009.out[0] (.names)                                            0.261    16.354
n3012.in[0] (.names)                                             1.014    17.367
n3012.out[0] (.names)                                            0.261    17.628
n3013.in[0] (.names)                                             1.014    18.642
n3013.out[0] (.names)                                            0.261    18.903
n3014.in[0] (.names)                                             1.014    19.917
n3014.out[0] (.names)                                            0.261    20.178
n3017.in[1] (.names)                                             1.014    21.192
n3017.out[0] (.names)                                            0.261    21.453
n3018.in[1] (.names)                                             1.014    22.467
n3018.out[0] (.names)                                            0.261    22.728
n2994.in[0] (.names)                                             1.014    23.742
n2994.out[0] (.names)                                            0.261    24.003
n3020.in[0] (.names)                                             1.014    25.016
n3020.out[0] (.names)                                            0.261    25.277
n3021.in[1] (.names)                                             1.014    26.291
n3021.out[0] (.names)                                            0.261    26.552
n2982.in[1] (.names)                                             1.014    27.566
n2982.out[0] (.names)                                            0.261    27.827
n2988.in[1] (.names)                                             1.014    28.841
n2988.out[0] (.names)                                            0.261    29.102
n2995.in[2] (.names)                                             1.014    30.116
n2995.out[0] (.names)                                            0.261    30.377
n2996.in[0] (.names)                                             1.014    31.390
n2996.out[0] (.names)                                            0.261    31.651
n2987.in[0] (.names)                                             1.014    32.665
n2987.out[0] (.names)                                            0.261    32.926
n2991.in[0] (.names)                                             1.014    33.940
n2991.out[0] (.names)                                            0.261    34.201
n2993.in[1] (.names)                                             1.014    35.215
n2993.out[0] (.names)                                            0.261    35.476
n2998.in[0] (.names)                                             1.014    36.490
n2998.out[0] (.names)                                            0.261    36.751
n2073.in[0] (.names)                                             1.014    37.765
n2073.out[0] (.names)                                            0.261    38.026
n2999.in[1] (.names)                                             1.014    39.039
n2999.out[0] (.names)                                            0.261    39.300
n3000.in[2] (.names)                                             1.014    40.314
n3000.out[0] (.names)                                            0.261    40.575
n3001.in[2] (.names)                                             1.014    41.589
n3001.out[0] (.names)                                            0.261    41.850
n3003.in[1] (.names)                                             1.014    42.864
n3003.out[0] (.names)                                            0.261    43.125
n2071.in[1] (.names)                                             1.014    44.139
n2071.out[0] (.names)                                            0.261    44.400
n3005.in[1] (.names)                                             1.014    45.413
n3005.out[0] (.names)                                            0.261    45.674
n3006.in[0] (.names)                                             1.014    46.688
n3006.out[0] (.names)                                            0.261    46.949
n2378.in[1] (.names)                                             1.014    47.963
n2378.out[0] (.names)                                            0.261    48.224
n2082.in[0] (.names)                                             1.014    49.238
n2082.out[0] (.names)                                            0.261    49.499
n762.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n762.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n408.Q[0] (.latch clocked by pclk)
Endpoint  : n366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n408.clk[0] (.latch)                                             1.014     1.014
n408.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1147.in[0] (.names)                                             1.014     2.070
n1147.out[0] (.names)                                            0.261     2.331
n1148.in[0] (.names)                                             1.014     3.344
n1148.out[0] (.names)                                            0.261     3.605
n1196.in[1] (.names)                                             1.014     4.619
n1196.out[0] (.names)                                            0.261     4.880
n1198.in[1] (.names)                                             1.014     5.894
n1198.out[0] (.names)                                            0.261     6.155
n1199.in[1] (.names)                                             1.014     7.169
n1199.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1151.in[0] (.names)                                             1.014     9.719
n1151.out[0] (.names)                                            0.261     9.980
n1152.in[3] (.names)                                             1.014    10.993
n1152.out[0] (.names)                                            0.261    11.254
n1153.in[2] (.names)                                             1.014    12.268
n1153.out[0] (.names)                                            0.261    12.529
n1154.in[1] (.names)                                             1.014    13.543
n1154.out[0] (.names)                                            0.261    13.804
n1155.in[0] (.names)                                             1.014    14.818
n1155.out[0] (.names)                                            0.261    15.079
n1156.in[0] (.names)                                             1.014    16.093
n1156.out[0] (.names)                                            0.261    16.354
n1164.in[0] (.names)                                             1.014    17.367
n1164.out[0] (.names)                                            0.261    17.628
n1166.in[2] (.names)                                             1.014    18.642
n1166.out[0] (.names)                                            0.261    18.903
n1175.in[0] (.names)                                             1.014    19.917
n1175.out[0] (.names)                                            0.261    20.178
n1159.in[0] (.names)                                             1.014    21.192
n1159.out[0] (.names)                                            0.261    21.453
n1160.in[0] (.names)                                             1.014    22.467
n1160.out[0] (.names)                                            0.261    22.728
n1434.in[2] (.names)                                             1.014    23.742
n1434.out[0] (.names)                                            0.261    24.003
n1435.in[2] (.names)                                             1.014    25.016
n1435.out[0] (.names)                                            0.261    25.277
n1436.in[1] (.names)                                             1.014    26.291
n1436.out[0] (.names)                                            0.261    26.552
n1437.in[0] (.names)                                             1.014    27.566
n1437.out[0] (.names)                                            0.261    27.827
n1478.in[2] (.names)                                             1.014    28.841
n1478.out[0] (.names)                                            0.261    29.102
n1451.in[1] (.names)                                             1.014    30.116
n1451.out[0] (.names)                                            0.261    30.377
n1483.in[1] (.names)                                             1.014    31.390
n1483.out[0] (.names)                                            0.261    31.651
n1407.in[0] (.names)                                             1.014    32.665
n1407.out[0] (.names)                                            0.261    32.926
n1408.in[1] (.names)                                             1.014    33.940
n1408.out[0] (.names)                                            0.261    34.201
n1409.in[0] (.names)                                             1.014    35.215
n1409.out[0] (.names)                                            0.261    35.476
n1405.in[1] (.names)                                             1.014    36.490
n1405.out[0] (.names)                                            0.261    36.751
n1403.in[0] (.names)                                             1.014    37.765
n1403.out[0] (.names)                                            0.261    38.026
n1404.in[0] (.names)                                             1.014    39.039
n1404.out[0] (.names)                                            0.261    39.300
n1414.in[1] (.names)                                             1.014    40.314
n1414.out[0] (.names)                                            0.261    40.575
n1415.in[1] (.names)                                             1.014    41.589
n1415.out[0] (.names)                                            0.261    41.850
n1416.in[0] (.names)                                             1.014    42.864
n1416.out[0] (.names)                                            0.261    43.125
n1417.in[0] (.names)                                             1.014    44.139
n1417.out[0] (.names)                                            0.261    44.400
n1418.in[2] (.names)                                             1.014    45.413
n1418.out[0] (.names)                                            0.261    45.674
n1419.in[1] (.names)                                             1.014    46.688
n1419.out[0] (.names)                                            0.261    46.949
n1420.in[0] (.names)                                             1.014    47.963
n1420.out[0] (.names)                                            0.261    48.224
n365.in[0] (.names)                                              1.014    49.238
n365.out[0] (.names)                                             0.261    49.499
n366.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n366.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n465.Q[0] (.latch clocked by pclk)
Endpoint  : n606.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n465.clk[0] (.latch)                                             1.014     1.014
n465.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n472.in[0] (.names)                                              1.014     2.070
n472.out[0] (.names)                                             0.261     2.331
n473.in[0] (.names)                                              1.014     3.344
n473.out[0] (.names)                                             0.261     3.605
n474.in[0] (.names)                                              1.014     4.619
n474.out[0] (.names)                                             0.261     4.880
n463.in[1] (.names)                                              1.014     5.894
n463.out[0] (.names)                                             0.261     6.155
n461.in[0] (.names)                                              1.014     7.169
n461.out[0] (.names)                                             0.261     7.430
n458.in[0] (.names)                                              1.014     8.444
n458.out[0] (.names)                                             0.261     8.705
n460.in[0] (.names)                                              1.014     9.719
n460.out[0] (.names)                                             0.261     9.980
n615.in[0] (.names)                                              1.014    10.993
n615.out[0] (.names)                                             0.261    11.254
n619.in[0] (.names)                                              1.014    12.268
n619.out[0] (.names)                                             0.261    12.529
n620.in[1] (.names)                                              1.014    13.543
n620.out[0] (.names)                                             0.261    13.804
n621.in[1] (.names)                                              1.014    14.818
n621.out[0] (.names)                                             0.261    15.079
n580.in[0] (.names)                                              1.014    16.093
n580.out[0] (.names)                                             0.261    16.354
n582.in[1] (.names)                                              1.014    17.367
n582.out[0] (.names)                                             0.261    17.628
n587.in[1] (.names)                                              1.014    18.642
n587.out[0] (.names)                                             0.261    18.903
n589.in[0] (.names)                                              1.014    19.917
n589.out[0] (.names)                                             0.261    20.178
n590.in[0] (.names)                                              1.014    21.192
n590.out[0] (.names)                                             0.261    21.453
n591.in[0] (.names)                                              1.014    22.467
n591.out[0] (.names)                                             0.261    22.728
n592.in[2] (.names)                                              1.014    23.742
n592.out[0] (.names)                                             0.261    24.003
n573.in[1] (.names)                                              1.014    25.016
n573.out[0] (.names)                                             0.261    25.277
n583.in[0] (.names)                                              1.014    26.291
n583.out[0] (.names)                                             0.261    26.552
n584.in[0] (.names)                                              1.014    27.566
n584.out[0] (.names)                                             0.261    27.827
n585.in[1] (.names)                                              1.014    28.841
n585.out[0] (.names)                                             0.261    29.102
n586.in[0] (.names)                                              1.014    30.116
n586.out[0] (.names)                                             0.261    30.377
n594.in[1] (.names)                                              1.014    31.390
n594.out[0] (.names)                                             0.261    31.651
n597.in[1] (.names)                                              1.014    32.665
n597.out[0] (.names)                                             0.261    32.926
n598.in[0] (.names)                                              1.014    33.940
n598.out[0] (.names)                                             0.261    34.201
n602.in[0] (.names)                                              1.014    35.215
n602.out[0] (.names)                                             0.261    35.476
n608.in[0] (.names)                                              1.014    36.490
n608.out[0] (.names)                                             0.261    36.751
n609.in[1] (.names)                                              1.014    37.765
n609.out[0] (.names)                                             0.261    38.026
n611.in[0] (.names)                                              1.014    39.039
n611.out[0] (.names)                                             0.261    39.300
n517.in[1] (.names)                                              1.014    40.314
n517.out[0] (.names)                                             0.261    40.575
n622.in[1] (.names)                                              1.014    41.589
n622.out[0] (.names)                                             0.261    41.850
n623.in[0] (.names)                                              1.014    42.864
n623.out[0] (.names)                                             0.261    43.125
n387.in[0] (.names)                                              1.014    44.139
n387.out[0] (.names)                                             0.261    44.400
n604.in[0] (.names)                                              1.014    45.413
n604.out[0] (.names)                                             0.261    45.674
n605.in[0] (.names)                                              1.014    46.688
n605.out[0] (.names)                                             0.261    46.949
n607.in[1] (.names)                                              1.014    47.963
n607.out[0] (.names)                                             0.261    48.224
n405.in[0] (.names)                                              1.014    49.238
n405.out[0] (.names)                                             0.261    49.499
n606.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n606.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n465.Q[0] (.latch clocked by pclk)
Endpoint  : n406.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n465.clk[0] (.latch)                                             1.014     1.014
n465.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n472.in[0] (.names)                                              1.014     2.070
n472.out[0] (.names)                                             0.261     2.331
n473.in[0] (.names)                                              1.014     3.344
n473.out[0] (.names)                                             0.261     3.605
n474.in[0] (.names)                                              1.014     4.619
n474.out[0] (.names)                                             0.261     4.880
n463.in[1] (.names)                                              1.014     5.894
n463.out[0] (.names)                                             0.261     6.155
n461.in[0] (.names)                                              1.014     7.169
n461.out[0] (.names)                                             0.261     7.430
n458.in[0] (.names)                                              1.014     8.444
n458.out[0] (.names)                                             0.261     8.705
n460.in[0] (.names)                                              1.014     9.719
n460.out[0] (.names)                                             0.261     9.980
n615.in[0] (.names)                                              1.014    10.993
n615.out[0] (.names)                                             0.261    11.254
n619.in[0] (.names)                                              1.014    12.268
n619.out[0] (.names)                                             0.261    12.529
n620.in[1] (.names)                                              1.014    13.543
n620.out[0] (.names)                                             0.261    13.804
n621.in[1] (.names)                                              1.014    14.818
n621.out[0] (.names)                                             0.261    15.079
n580.in[0] (.names)                                              1.014    16.093
n580.out[0] (.names)                                             0.261    16.354
n582.in[1] (.names)                                              1.014    17.367
n582.out[0] (.names)                                             0.261    17.628
n587.in[1] (.names)                                              1.014    18.642
n587.out[0] (.names)                                             0.261    18.903
n589.in[0] (.names)                                              1.014    19.917
n589.out[0] (.names)                                             0.261    20.178
n590.in[0] (.names)                                              1.014    21.192
n590.out[0] (.names)                                             0.261    21.453
n591.in[0] (.names)                                              1.014    22.467
n591.out[0] (.names)                                             0.261    22.728
n592.in[2] (.names)                                              1.014    23.742
n592.out[0] (.names)                                             0.261    24.003
n573.in[1] (.names)                                              1.014    25.016
n573.out[0] (.names)                                             0.261    25.277
n583.in[0] (.names)                                              1.014    26.291
n583.out[0] (.names)                                             0.261    26.552
n584.in[0] (.names)                                              1.014    27.566
n584.out[0] (.names)                                             0.261    27.827
n585.in[1] (.names)                                              1.014    28.841
n585.out[0] (.names)                                             0.261    29.102
n586.in[0] (.names)                                              1.014    30.116
n586.out[0] (.names)                                             0.261    30.377
n594.in[1] (.names)                                              1.014    31.390
n594.out[0] (.names)                                             0.261    31.651
n597.in[1] (.names)                                              1.014    32.665
n597.out[0] (.names)                                             0.261    32.926
n598.in[0] (.names)                                              1.014    33.940
n598.out[0] (.names)                                             0.261    34.201
n602.in[0] (.names)                                              1.014    35.215
n602.out[0] (.names)                                             0.261    35.476
n608.in[0] (.names)                                              1.014    36.490
n608.out[0] (.names)                                             0.261    36.751
n609.in[1] (.names)                                              1.014    37.765
n609.out[0] (.names)                                             0.261    38.026
n611.in[0] (.names)                                              1.014    39.039
n611.out[0] (.names)                                             0.261    39.300
n517.in[1] (.names)                                              1.014    40.314
n517.out[0] (.names)                                             0.261    40.575
n622.in[1] (.names)                                              1.014    41.589
n622.out[0] (.names)                                             0.261    41.850
n623.in[0] (.names)                                              1.014    42.864
n623.out[0] (.names)                                             0.261    43.125
n387.in[0] (.names)                                              1.014    44.139
n387.out[0] (.names)                                             0.261    44.400
n604.in[0] (.names)                                              1.014    45.413
n604.out[0] (.names)                                             0.261    45.674
n605.in[0] (.names)                                              1.014    46.688
n605.out[0] (.names)                                             0.261    46.949
n607.in[1] (.names)                                              1.014    47.963
n607.out[0] (.names)                                             0.261    48.224
n405.in[0] (.names)                                              1.014    49.238
n405.out[0] (.names)                                             0.261    49.499
n406.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n406.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n1662.Q[0] (.latch clocked by pclk)
Endpoint  : n340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1662.clk[0] (.latch)                                            1.014     1.014
n1662.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1663.in[0] (.names)                                             1.014     2.070
n1663.out[0] (.names)                                            0.261     2.331
n1664.in[0] (.names)                                             1.014     3.344
n1664.out[0] (.names)                                            0.261     3.605
n1665.in[0] (.names)                                             1.014     4.619
n1665.out[0] (.names)                                            0.261     4.880
n1687.in[0] (.names)                                             1.014     5.894
n1687.out[0] (.names)                                            0.261     6.155
n1689.in[0] (.names)                                             1.014     7.169
n1689.out[0] (.names)                                            0.261     7.430
n1690.in[0] (.names)                                             1.014     8.444
n1690.out[0] (.names)                                            0.261     8.705
n1678.in[0] (.names)                                             1.014     9.719
n1678.out[0] (.names)                                            0.261     9.980
n1604.in[0] (.names)                                             1.014    10.993
n1604.out[0] (.names)                                            0.261    11.254
n1605.in[0] (.names)                                             1.014    12.268
n1605.out[0] (.names)                                            0.261    12.529
n1607.in[1] (.names)                                             1.014    13.543
n1607.out[0] (.names)                                            0.261    13.804
n1609.in[0] (.names)                                             1.014    14.818
n1609.out[0] (.names)                                            0.261    15.079
n1610.in[0] (.names)                                             1.014    16.093
n1610.out[0] (.names)                                            0.261    16.354
n1611.in[0] (.names)                                             1.014    17.367
n1611.out[0] (.names)                                            0.261    17.628
n1612.in[0] (.names)                                             1.014    18.642
n1612.out[0] (.names)                                            0.261    18.903
n1237.in[0] (.names)                                             1.014    19.917
n1237.out[0] (.names)                                            0.261    20.178
n1620.in[1] (.names)                                             1.014    21.192
n1620.out[0] (.names)                                            0.261    21.453
n1621.in[0] (.names)                                             1.014    22.467
n1621.out[0] (.names)                                            0.261    22.728
n1309.in[0] (.names)                                             1.014    23.742
n1309.out[0] (.names)                                            0.261    24.003
n1310.in[3] (.names)                                             1.014    25.016
n1310.out[0] (.names)                                            0.261    25.277
n1311.in[1] (.names)                                             1.014    26.291
n1311.out[0] (.names)                                            0.261    26.552
n1287.in[0] (.names)                                             1.014    27.566
n1287.out[0] (.names)                                            0.261    27.827
n1338.in[1] (.names)                                             1.014    28.841
n1338.out[0] (.names)                                            0.261    29.102
n1339.in[0] (.names)                                             1.014    30.116
n1339.out[0] (.names)                                            0.261    30.377
n1346.in[0] (.names)                                             1.014    31.390
n1346.out[0] (.names)                                            0.261    31.651
n1330.in[0] (.names)                                             1.014    32.665
n1330.out[0] (.names)                                            0.261    32.926
n429.in[1] (.names)                                              1.014    33.940
n429.out[0] (.names)                                             0.261    34.201
n1324.in[1] (.names)                                             1.014    35.215
n1324.out[0] (.names)                                            0.261    35.476
n1590.in[3] (.names)                                             1.014    36.490
n1590.out[0] (.names)                                            0.261    36.751
n1591.in[3] (.names)                                             1.014    37.765
n1591.out[0] (.names)                                            0.261    38.026
n1592.in[0] (.names)                                             1.014    39.039
n1592.out[0] (.names)                                            0.261    39.300
n356.in[0] (.names)                                              1.014    40.314
n356.out[0] (.names)                                             0.261    40.575
n1593.in[0] (.names)                                             1.014    41.589
n1593.out[0] (.names)                                            0.261    41.850
n1510.in[0] (.names)                                             1.014    42.864
n1510.out[0] (.names)                                            0.261    43.125
n1511.in[2] (.names)                                             1.014    44.139
n1511.out[0] (.names)                                            0.261    44.400
n1514.in[3] (.names)                                             1.014    45.413
n1514.out[0] (.names)                                            0.261    45.674
n1516.in[1] (.names)                                             1.014    46.688
n1516.out[0] (.names)                                            0.261    46.949
n1517.in[0] (.names)                                             1.014    47.963
n1517.out[0] (.names)                                            0.261    48.224
n339.in[1] (.names)                                              1.014    49.238
n339.out[0] (.names)                                             0.261    49.499
n340.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n340.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n1662.Q[0] (.latch clocked by pclk)
Endpoint  : n376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1662.clk[0] (.latch)                                            1.014     1.014
n1662.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1663.in[0] (.names)                                             1.014     2.070
n1663.out[0] (.names)                                            0.261     2.331
n1664.in[0] (.names)                                             1.014     3.344
n1664.out[0] (.names)                                            0.261     3.605
n1665.in[0] (.names)                                             1.014     4.619
n1665.out[0] (.names)                                            0.261     4.880
n1687.in[0] (.names)                                             1.014     5.894
n1687.out[0] (.names)                                            0.261     6.155
n1689.in[0] (.names)                                             1.014     7.169
n1689.out[0] (.names)                                            0.261     7.430
n1690.in[0] (.names)                                             1.014     8.444
n1690.out[0] (.names)                                            0.261     8.705
n1678.in[0] (.names)                                             1.014     9.719
n1678.out[0] (.names)                                            0.261     9.980
n1604.in[0] (.names)                                             1.014    10.993
n1604.out[0] (.names)                                            0.261    11.254
n1605.in[0] (.names)                                             1.014    12.268
n1605.out[0] (.names)                                            0.261    12.529
n1607.in[1] (.names)                                             1.014    13.543
n1607.out[0] (.names)                                            0.261    13.804
n1609.in[0] (.names)                                             1.014    14.818
n1609.out[0] (.names)                                            0.261    15.079
n1610.in[0] (.names)                                             1.014    16.093
n1610.out[0] (.names)                                            0.261    16.354
n1611.in[0] (.names)                                             1.014    17.367
n1611.out[0] (.names)                                            0.261    17.628
n1612.in[0] (.names)                                             1.014    18.642
n1612.out[0] (.names)                                            0.261    18.903
n1237.in[0] (.names)                                             1.014    19.917
n1237.out[0] (.names)                                            0.261    20.178
n1620.in[1] (.names)                                             1.014    21.192
n1620.out[0] (.names)                                            0.261    21.453
n1621.in[0] (.names)                                             1.014    22.467
n1621.out[0] (.names)                                            0.261    22.728
n1309.in[0] (.names)                                             1.014    23.742
n1309.out[0] (.names)                                            0.261    24.003
n1310.in[3] (.names)                                             1.014    25.016
n1310.out[0] (.names)                                            0.261    25.277
n1311.in[1] (.names)                                             1.014    26.291
n1311.out[0] (.names)                                            0.261    26.552
n1287.in[0] (.names)                                             1.014    27.566
n1287.out[0] (.names)                                            0.261    27.827
n1338.in[1] (.names)                                             1.014    28.841
n1338.out[0] (.names)                                            0.261    29.102
n1339.in[0] (.names)                                             1.014    30.116
n1339.out[0] (.names)                                            0.261    30.377
n1346.in[0] (.names)                                             1.014    31.390
n1346.out[0] (.names)                                            0.261    31.651
n1330.in[0] (.names)                                             1.014    32.665
n1330.out[0] (.names)                                            0.261    32.926
n429.in[1] (.names)                                              1.014    33.940
n429.out[0] (.names)                                             0.261    34.201
n1324.in[1] (.names)                                             1.014    35.215
n1324.out[0] (.names)                                            0.261    35.476
n1590.in[3] (.names)                                             1.014    36.490
n1590.out[0] (.names)                                            0.261    36.751
n1591.in[3] (.names)                                             1.014    37.765
n1591.out[0] (.names)                                            0.261    38.026
n1592.in[0] (.names)                                             1.014    39.039
n1592.out[0] (.names)                                            0.261    39.300
n356.in[0] (.names)                                              1.014    40.314
n356.out[0] (.names)                                             0.261    40.575
n1593.in[0] (.names)                                             1.014    41.589
n1593.out[0] (.names)                                            0.261    41.850
n1510.in[0] (.names)                                             1.014    42.864
n1510.out[0] (.names)                                            0.261    43.125
n1511.in[2] (.names)                                             1.014    44.139
n1511.out[0] (.names)                                            0.261    44.400
n1514.in[3] (.names)                                             1.014    45.413
n1514.out[0] (.names)                                            0.261    45.674
n1516.in[1] (.names)                                             1.014    46.688
n1516.out[0] (.names)                                            0.261    46.949
n1517.in[0] (.names)                                             1.014    47.963
n1517.out[0] (.names)                                            0.261    48.224
n375.in[0] (.names)                                              1.014    49.238
n375.out[0] (.names)                                             0.261    49.499
n376.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n729.Q[0] (.latch clocked by pclk)
Endpoint  : n866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n729.clk[0] (.latch)                                             1.014     1.014
n729.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n730.in[0] (.names)                                              1.014     2.070
n730.out[0] (.names)                                             0.261     2.331
n721.in[0] (.names)                                              1.014     3.344
n721.out[0] (.names)                                             0.261     3.605
n723.in[1] (.names)                                              1.014     4.619
n723.out[0] (.names)                                             0.261     4.880
n731.in[1] (.names)                                              1.014     5.894
n731.out[0] (.names)                                             0.261     6.155
n734.in[1] (.names)                                              1.014     7.169
n734.out[0] (.names)                                             0.261     7.430
n735.in[0] (.names)                                              1.014     8.444
n735.out[0] (.names)                                             0.261     8.705
n736.in[0] (.names)                                              1.014     9.719
n736.out[0] (.names)                                             0.261     9.980
n737.in[2] (.names)                                              1.014    10.993
n737.out[0] (.names)                                             0.261    11.254
n739.in[1] (.names)                                              1.014    12.268
n739.out[0] (.names)                                             0.261    12.529
n740.in[1] (.names)                                              1.014    13.543
n740.out[0] (.names)                                             0.261    13.804
n741.in[2] (.names)                                              1.014    14.818
n741.out[0] (.names)                                             0.261    15.079
n743.in[1] (.names)                                              1.014    16.093
n743.out[0] (.names)                                             0.261    16.354
n744.in[0] (.names)                                              1.014    17.367
n744.out[0] (.names)                                             0.261    17.628
n745.in[0] (.names)                                              1.014    18.642
n745.out[0] (.names)                                             0.261    18.903
n746.in[1] (.names)                                              1.014    19.917
n746.out[0] (.names)                                             0.261    20.178
n748.in[0] (.names)                                              1.014    21.192
n748.out[0] (.names)                                             0.261    21.453
n749.in[3] (.names)                                              1.014    22.467
n749.out[0] (.names)                                             0.261    22.728
n751.in[0] (.names)                                              1.014    23.742
n751.out[0] (.names)                                             0.261    24.003
n752.in[0] (.names)                                              1.014    25.016
n752.out[0] (.names)                                             0.261    25.277
n753.in[0] (.names)                                              1.014    26.291
n753.out[0] (.names)                                             0.261    26.552
n754.in[0] (.names)                                              1.014    27.566
n754.out[0] (.names)                                             0.261    27.827
n513.in[0] (.names)                                              1.014    28.841
n513.out[0] (.names)                                             0.261    29.102
n756.in[0] (.names)                                              1.014    30.116
n756.out[0] (.names)                                             0.261    30.377
n979.in[3] (.names)                                              1.014    31.390
n979.out[0] (.names)                                             0.261    31.651
n980.in[2] (.names)                                              1.014    32.665
n980.out[0] (.names)                                             0.261    32.926
n987.in[2] (.names)                                              1.014    33.940
n987.out[0] (.names)                                             0.261    34.201
n988.in[0] (.names)                                              1.014    35.215
n988.out[0] (.names)                                             0.261    35.476
n982.in[2] (.names)                                              1.014    36.490
n982.out[0] (.names)                                             0.261    36.751
n856.in[1] (.names)                                              1.014    37.765
n856.out[0] (.names)                                             0.261    38.026
n452.in[3] (.names)                                              1.014    39.039
n452.out[0] (.names)                                             0.261    39.300
n443.in[2] (.names)                                              1.014    40.314
n443.out[0] (.names)                                             0.261    40.575
n876.in[1] (.names)                                              1.014    41.589
n876.out[0] (.names)                                             0.261    41.850
n445.in[0] (.names)                                              1.014    42.864
n445.out[0] (.names)                                             0.261    43.125
n877.in[2] (.names)                                              1.014    44.139
n877.out[0] (.names)                                             0.261    44.400
n879.in[1] (.names)                                              1.014    45.413
n879.out[0] (.names)                                             0.261    45.674
n862.in[1] (.names)                                              1.014    46.688
n862.out[0] (.names)                                             0.261    46.949
n864.in[1] (.names)                                              1.014    47.963
n864.out[0] (.names)                                             0.261    48.224
n391.in[0] (.names)                                              1.014    49.238
n391.out[0] (.names)                                             0.261    49.499
n866.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n866.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n729.Q[0] (.latch clocked by pclk)
Endpoint  : n392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n729.clk[0] (.latch)                                             1.014     1.014
n729.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n730.in[0] (.names)                                              1.014     2.070
n730.out[0] (.names)                                             0.261     2.331
n721.in[0] (.names)                                              1.014     3.344
n721.out[0] (.names)                                             0.261     3.605
n723.in[1] (.names)                                              1.014     4.619
n723.out[0] (.names)                                             0.261     4.880
n731.in[1] (.names)                                              1.014     5.894
n731.out[0] (.names)                                             0.261     6.155
n734.in[1] (.names)                                              1.014     7.169
n734.out[0] (.names)                                             0.261     7.430
n735.in[0] (.names)                                              1.014     8.444
n735.out[0] (.names)                                             0.261     8.705
n736.in[0] (.names)                                              1.014     9.719
n736.out[0] (.names)                                             0.261     9.980
n737.in[2] (.names)                                              1.014    10.993
n737.out[0] (.names)                                             0.261    11.254
n739.in[1] (.names)                                              1.014    12.268
n739.out[0] (.names)                                             0.261    12.529
n740.in[1] (.names)                                              1.014    13.543
n740.out[0] (.names)                                             0.261    13.804
n741.in[2] (.names)                                              1.014    14.818
n741.out[0] (.names)                                             0.261    15.079
n743.in[1] (.names)                                              1.014    16.093
n743.out[0] (.names)                                             0.261    16.354
n744.in[0] (.names)                                              1.014    17.367
n744.out[0] (.names)                                             0.261    17.628
n745.in[0] (.names)                                              1.014    18.642
n745.out[0] (.names)                                             0.261    18.903
n746.in[1] (.names)                                              1.014    19.917
n746.out[0] (.names)                                             0.261    20.178
n748.in[0] (.names)                                              1.014    21.192
n748.out[0] (.names)                                             0.261    21.453
n749.in[3] (.names)                                              1.014    22.467
n749.out[0] (.names)                                             0.261    22.728
n751.in[0] (.names)                                              1.014    23.742
n751.out[0] (.names)                                             0.261    24.003
n752.in[0] (.names)                                              1.014    25.016
n752.out[0] (.names)                                             0.261    25.277
n753.in[0] (.names)                                              1.014    26.291
n753.out[0] (.names)                                             0.261    26.552
n754.in[0] (.names)                                              1.014    27.566
n754.out[0] (.names)                                             0.261    27.827
n513.in[0] (.names)                                              1.014    28.841
n513.out[0] (.names)                                             0.261    29.102
n756.in[0] (.names)                                              1.014    30.116
n756.out[0] (.names)                                             0.261    30.377
n979.in[3] (.names)                                              1.014    31.390
n979.out[0] (.names)                                             0.261    31.651
n980.in[2] (.names)                                              1.014    32.665
n980.out[0] (.names)                                             0.261    32.926
n987.in[2] (.names)                                              1.014    33.940
n987.out[0] (.names)                                             0.261    34.201
n988.in[0] (.names)                                              1.014    35.215
n988.out[0] (.names)                                             0.261    35.476
n982.in[2] (.names)                                              1.014    36.490
n982.out[0] (.names)                                             0.261    36.751
n856.in[1] (.names)                                              1.014    37.765
n856.out[0] (.names)                                             0.261    38.026
n452.in[3] (.names)                                              1.014    39.039
n452.out[0] (.names)                                             0.261    39.300
n443.in[2] (.names)                                              1.014    40.314
n443.out[0] (.names)                                             0.261    40.575
n876.in[1] (.names)                                              1.014    41.589
n876.out[0] (.names)                                             0.261    41.850
n445.in[0] (.names)                                              1.014    42.864
n445.out[0] (.names)                                             0.261    43.125
n877.in[2] (.names)                                              1.014    44.139
n877.out[0] (.names)                                             0.261    44.400
n879.in[1] (.names)                                              1.014    45.413
n879.out[0] (.names)                                             0.261    45.674
n862.in[1] (.names)                                              1.014    46.688
n862.out[0] (.names)                                             0.261    46.949
n864.in[1] (.names)                                              1.014    47.963
n864.out[0] (.names)                                             0.261    48.224
n391.in[0] (.names)                                              1.014    49.238
n391.out[0] (.names)                                             0.261    49.499
n392.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n392.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n229.Q[0] (.latch clocked by pclk)
Endpoint  : n4985.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n229.clk[0] (.latch)                                             1.014     1.014
n229.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5212.in[0] (.names)                                             1.014     4.619
n5212.out[0] (.names)                                            0.261     4.880
n5213.in[0] (.names)                                             1.014     5.894
n5213.out[0] (.names)                                            0.261     6.155
n5214.in[1] (.names)                                             1.014     7.169
n5214.out[0] (.names)                                            0.261     7.430
n5215.in[2] (.names)                                             1.014     8.444
n5215.out[0] (.names)                                            0.261     8.705
n5216.in[0] (.names)                                             1.014     9.719
n5216.out[0] (.names)                                            0.261     9.980
n5217.in[0] (.names)                                             1.014    10.993
n5217.out[0] (.names)                                            0.261    11.254
n5208.in[0] (.names)                                             1.014    12.268
n5208.out[0] (.names)                                            0.261    12.529
n5193.in[0] (.names)                                             1.014    13.543
n5193.out[0] (.names)                                            0.261    13.804
n5194.in[1] (.names)                                             1.014    14.818
n5194.out[0] (.names)                                            0.261    15.079
n5196.in[2] (.names)                                             1.014    16.093
n5196.out[0] (.names)                                            0.261    16.354
n5220.in[2] (.names)                                             1.014    17.367
n5220.out[0] (.names)                                            0.261    17.628
n5221.in[0] (.names)                                             1.014    18.642
n5221.out[0] (.names)                                            0.261    18.903
n5222.in[2] (.names)                                             1.014    19.917
n5222.out[0] (.names)                                            0.261    20.178
n5223.in[1] (.names)                                             1.014    21.192
n5223.out[0] (.names)                                            0.261    21.453
n5224.in[1] (.names)                                             1.014    22.467
n5224.out[0] (.names)                                            0.261    22.728
n5710.in[1] (.names)                                             1.014    23.742
n5710.out[0] (.names)                                            0.261    24.003
n5713.in[0] (.names)                                             1.014    25.016
n5713.out[0] (.names)                                            0.261    25.277
n5715.in[1] (.names)                                             1.014    26.291
n5715.out[0] (.names)                                            0.261    26.552
n5716.in[0] (.names)                                             1.014    27.566
n5716.out[0] (.names)                                            0.261    27.827
n5717.in[0] (.names)                                             1.014    28.841
n5717.out[0] (.names)                                            0.261    29.102
n5718.in[0] (.names)                                             1.014    30.116
n5718.out[0] (.names)                                            0.261    30.377
n5721.in[2] (.names)                                             1.014    31.390
n5721.out[0] (.names)                                            0.261    31.651
n5724.in[0] (.names)                                             1.014    32.665
n5724.out[0] (.names)                                            0.261    32.926
n5725.in[0] (.names)                                             1.014    33.940
n5725.out[0] (.names)                                            0.261    34.201
n5726.in[0] (.names)                                             1.014    35.215
n5726.out[0] (.names)                                            0.261    35.476
n5728.in[0] (.names)                                             1.014    36.490
n5728.out[0] (.names)                                            0.261    36.751
n5729.in[0] (.names)                                             1.014    37.765
n5729.out[0] (.names)                                            0.261    38.026
n5730.in[0] (.names)                                             1.014    39.039
n5730.out[0] (.names)                                            0.261    39.300
n5732.in[0] (.names)                                             1.014    40.314
n5732.out[0] (.names)                                            0.261    40.575
n5664.in[1] (.names)                                             1.014    41.589
n5664.out[0] (.names)                                            0.261    41.850
n5735.in[0] (.names)                                             1.014    42.864
n5735.out[0] (.names)                                            0.261    43.125
n5736.in[0] (.names)                                             1.014    44.139
n5736.out[0] (.names)                                            0.261    44.400
n5737.in[0] (.names)                                             1.014    45.413
n5737.out[0] (.names)                                            0.261    45.674
n5738.in[0] (.names)                                             1.014    46.688
n5738.out[0] (.names)                                            0.261    46.949
n4948.in[0] (.names)                                             1.014    47.963
n4948.out[0] (.names)                                            0.261    48.224
n4984.in[0] (.names)                                             1.014    49.238
n4984.out[0] (.names)                                            0.261    49.499
n4985.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4985.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n229.Q[0] (.latch clocked by pclk)
Endpoint  : n2554.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n229.clk[0] (.latch)                                             1.014     1.014
n229.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5212.in[0] (.names)                                             1.014     4.619
n5212.out[0] (.names)                                            0.261     4.880
n5213.in[0] (.names)                                             1.014     5.894
n5213.out[0] (.names)                                            0.261     6.155
n5214.in[1] (.names)                                             1.014     7.169
n5214.out[0] (.names)                                            0.261     7.430
n5215.in[2] (.names)                                             1.014     8.444
n5215.out[0] (.names)                                            0.261     8.705
n5216.in[0] (.names)                                             1.014     9.719
n5216.out[0] (.names)                                            0.261     9.980
n5217.in[0] (.names)                                             1.014    10.993
n5217.out[0] (.names)                                            0.261    11.254
n5208.in[0] (.names)                                             1.014    12.268
n5208.out[0] (.names)                                            0.261    12.529
n5193.in[0] (.names)                                             1.014    13.543
n5193.out[0] (.names)                                            0.261    13.804
n5194.in[1] (.names)                                             1.014    14.818
n5194.out[0] (.names)                                            0.261    15.079
n5196.in[2] (.names)                                             1.014    16.093
n5196.out[0] (.names)                                            0.261    16.354
n5220.in[2] (.names)                                             1.014    17.367
n5220.out[0] (.names)                                            0.261    17.628
n5221.in[0] (.names)                                             1.014    18.642
n5221.out[0] (.names)                                            0.261    18.903
n5222.in[2] (.names)                                             1.014    19.917
n5222.out[0] (.names)                                            0.261    20.178
n5223.in[1] (.names)                                             1.014    21.192
n5223.out[0] (.names)                                            0.261    21.453
n5224.in[1] (.names)                                             1.014    22.467
n5224.out[0] (.names)                                            0.261    22.728
n5415.in[0] (.names)                                             1.014    23.742
n5415.out[0] (.names)                                            0.261    24.003
n5416.in[0] (.names)                                             1.014    25.016
n5416.out[0] (.names)                                            0.261    25.277
n5417.in[0] (.names)                                             1.014    26.291
n5417.out[0] (.names)                                            0.261    26.552
n5418.in[1] (.names)                                             1.014    27.566
n5418.out[0] (.names)                                            0.261    27.827
n5427.in[1] (.names)                                             1.014    28.841
n5427.out[0] (.names)                                            0.261    29.102
n5428.in[1] (.names)                                             1.014    30.116
n5428.out[0] (.names)                                            0.261    30.377
n5429.in[0] (.names)                                             1.014    31.390
n5429.out[0] (.names)                                            0.261    31.651
n5423.in[0] (.names)                                             1.014    32.665
n5423.out[0] (.names)                                            0.261    32.926
n5424.in[0] (.names)                                             1.014    33.940
n5424.out[0] (.names)                                            0.261    34.201
n5598.in[2] (.names)                                             1.014    35.215
n5598.out[0] (.names)                                            0.261    35.476
n5600.in[1] (.names)                                             1.014    36.490
n5600.out[0] (.names)                                            0.261    36.751
n5601.in[1] (.names)                                             1.014    37.765
n5601.out[0] (.names)                                            0.261    38.026
n5603.in[2] (.names)                                             1.014    39.039
n5603.out[0] (.names)                                            0.261    39.300
n5611.in[1] (.names)                                             1.014    40.314
n5611.out[0] (.names)                                            0.261    40.575
n5614.in[1] (.names)                                             1.014    41.589
n5614.out[0] (.names)                                            0.261    41.850
n5615.in[0] (.names)                                             1.014    42.864
n5615.out[0] (.names)                                            0.261    43.125
n5616.in[2] (.names)                                             1.014    44.139
n5616.out[0] (.names)                                            0.261    44.400
n5617.in[0] (.names)                                             1.014    45.413
n5617.out[0] (.names)                                            0.261    45.674
n5618.in[0] (.names)                                             1.014    46.688
n5618.out[0] (.names)                                            0.261    46.949
n5631.in[1] (.names)                                             1.014    47.963
n5631.out[0] (.names)                                            0.261    48.224
n4916.in[0] (.names)                                             1.014    49.238
n4916.out[0] (.names)                                            0.261    49.499
n2554.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2554.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n5898.Q[0] (.latch clocked by pclk)
Endpoint  : n5314.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5898.clk[0] (.latch)                                            1.014     1.014
n5898.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7711.in[0] (.names)                                             1.014     2.070
n7711.out[0] (.names)                                            0.261     2.331
n7713.in[0] (.names)                                             1.014     3.344
n7713.out[0] (.names)                                            0.261     3.605
n7710.in[0] (.names)                                             1.014     4.619
n7710.out[0] (.names)                                            0.261     4.880
n7656.in[0] (.names)                                             1.014     5.894
n7656.out[0] (.names)                                            0.261     6.155
n7712.in[1] (.names)                                             1.014     7.169
n7712.out[0] (.names)                                            0.261     7.430
n7624.in[1] (.names)                                             1.014     8.444
n7624.out[0] (.names)                                            0.261     8.705
n7719.in[1] (.names)                                             1.014     9.719
n7719.out[0] (.names)                                            0.261     9.980
n7715.in[1] (.names)                                             1.014    10.993
n7715.out[0] (.names)                                            0.261    11.254
n7727.in[0] (.names)                                             1.014    12.268
n7727.out[0] (.names)                                            0.261    12.529
n7732.in[1] (.names)                                             1.014    13.543
n7732.out[0] (.names)                                            0.261    13.804
n7733.in[0] (.names)                                             1.014    14.818
n7733.out[0] (.names)                                            0.261    15.079
n7734.in[0] (.names)                                             1.014    16.093
n7734.out[0] (.names)                                            0.261    16.354
n7737.in[0] (.names)                                             1.014    17.367
n7737.out[0] (.names)                                            0.261    17.628
n7738.in[0] (.names)                                             1.014    18.642
n7738.out[0] (.names)                                            0.261    18.903
n7739.in[0] (.names)                                             1.014    19.917
n7739.out[0] (.names)                                            0.261    20.178
n7751.in[2] (.names)                                             1.014    21.192
n7751.out[0] (.names)                                            0.261    21.453
n7753.in[3] (.names)                                             1.014    22.467
n7753.out[0] (.names)                                            0.261    22.728
n7755.in[0] (.names)                                             1.014    23.742
n7755.out[0] (.names)                                            0.261    24.003
n7752.in[0] (.names)                                             1.014    25.016
n7752.out[0] (.names)                                            0.261    25.277
n7757.in[0] (.names)                                             1.014    26.291
n7757.out[0] (.names)                                            0.261    26.552
n7758.in[3] (.names)                                             1.014    27.566
n7758.out[0] (.names)                                            0.261    27.827
n7759.in[0] (.names)                                             1.014    28.841
n7759.out[0] (.names)                                            0.261    29.102
n7760.in[2] (.names)                                             1.014    30.116
n7760.out[0] (.names)                                            0.261    30.377
n7761.in[0] (.names)                                             1.014    31.390
n7761.out[0] (.names)                                            0.261    31.651
n7762.in[0] (.names)                                             1.014    32.665
n7762.out[0] (.names)                                            0.261    32.926
n7766.in[0] (.names)                                             1.014    33.940
n7766.out[0] (.names)                                            0.261    34.201
n7763.in[0] (.names)                                             1.014    35.215
n7763.out[0] (.names)                                            0.261    35.476
n7784.in[2] (.names)                                             1.014    36.490
n7784.out[0] (.names)                                            0.261    36.751
n7785.in[0] (.names)                                             1.014    37.765
n7785.out[0] (.names)                                            0.261    38.026
n7787.in[2] (.names)                                             1.014    39.039
n7787.out[0] (.names)                                            0.261    39.300
n7788.in[0] (.names)                                             1.014    40.314
n7788.out[0] (.names)                                            0.261    40.575
n7790.in[0] (.names)                                             1.014    41.589
n7790.out[0] (.names)                                            0.261    41.850
n7791.in[0] (.names)                                             1.014    42.864
n7791.out[0] (.names)                                            0.261    43.125
n7792.in[1] (.names)                                             1.014    44.139
n7792.out[0] (.names)                                            0.261    44.400
n7793.in[0] (.names)                                             1.014    45.413
n7793.out[0] (.names)                                            0.261    45.674
n7794.in[1] (.names)                                             1.014    46.688
n7794.out[0] (.names)                                            0.261    46.949
n7798.in[0] (.names)                                             1.014    47.963
n7798.out[0] (.names)                                            0.261    48.224
n5881.in[0] (.names)                                             1.014    49.238
n5881.out[0] (.names)                                            0.261    49.499
n5314.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5314.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n13186.Q[0] (.latch clocked by pclk)
Endpoint  : n12696.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13186.clk[0] (.latch)                                           1.014     1.014
n13186.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13187.in[0] (.names)                                            1.014     2.070
n13187.out[0] (.names)                                           0.261     2.331
n13167.in[0] (.names)                                            1.014     3.344
n13167.out[0] (.names)                                           0.261     3.605
n13221.in[0] (.names)                                            1.014     4.619
n13221.out[0] (.names)                                           0.261     4.880
n13180.in[0] (.names)                                            1.014     5.894
n13180.out[0] (.names)                                           0.261     6.155
n13181.in[2] (.names)                                            1.014     7.169
n13181.out[0] (.names)                                           0.261     7.430
n13182.in[1] (.names)                                            1.014     8.444
n13182.out[0] (.names)                                           0.261     8.705
n13188.in[0] (.names)                                            1.014     9.719
n13188.out[0] (.names)                                           0.261     9.980
n13190.in[0] (.names)                                            1.014    10.993
n13190.out[0] (.names)                                           0.261    11.254
n13191.in[0] (.names)                                            1.014    12.268
n13191.out[0] (.names)                                           0.261    12.529
n13193.in[1] (.names)                                            1.014    13.543
n13193.out[0] (.names)                                           0.261    13.804
n13194.in[0] (.names)                                            1.014    14.818
n13194.out[0] (.names)                                           0.261    15.079
n13198.in[1] (.names)                                            1.014    16.093
n13198.out[0] (.names)                                           0.261    16.354
n13199.in[0] (.names)                                            1.014    17.367
n13199.out[0] (.names)                                           0.261    17.628
n13201.in[0] (.names)                                            1.014    18.642
n13201.out[0] (.names)                                           0.261    18.903
n13202.in[0] (.names)                                            1.014    19.917
n13202.out[0] (.names)                                           0.261    20.178
n13021.in[0] (.names)                                            1.014    21.192
n13021.out[0] (.names)                                           0.261    21.453
n13022.in[1] (.names)                                            1.014    22.467
n13022.out[0] (.names)                                           0.261    22.728
n13024.in[0] (.names)                                            1.014    23.742
n13024.out[0] (.names)                                           0.261    24.003
n13025.in[1] (.names)                                            1.014    25.016
n13025.out[0] (.names)                                           0.261    25.277
n13028.in[0] (.names)                                            1.014    26.291
n13028.out[0] (.names)                                           0.261    26.552
n13030.in[0] (.names)                                            1.014    27.566
n13030.out[0] (.names)                                           0.261    27.827
n13031.in[2] (.names)                                            1.014    28.841
n13031.out[0] (.names)                                           0.261    29.102
n13034.in[0] (.names)                                            1.014    30.116
n13034.out[0] (.names)                                           0.261    30.377
n13036.in[1] (.names)                                            1.014    31.390
n13036.out[0] (.names)                                           0.261    31.651
n12860.in[0] (.names)                                            1.014    32.665
n12860.out[0] (.names)                                           0.261    32.926
n12827.in[0] (.names)                                            1.014    33.940
n12827.out[0] (.names)                                           0.261    34.201
n12861.in[0] (.names)                                            1.014    35.215
n12861.out[0] (.names)                                           0.261    35.476
n12862.in[1] (.names)                                            1.014    36.490
n12862.out[0] (.names)                                           0.261    36.751
n12801.in[0] (.names)                                            1.014    37.765
n12801.out[0] (.names)                                           0.261    38.026
n12802.in[0] (.names)                                            1.014    39.039
n12802.out[0] (.names)                                           0.261    39.300
n12803.in[2] (.names)                                            1.014    40.314
n12803.out[0] (.names)                                           0.261    40.575
n12804.in[1] (.names)                                            1.014    41.589
n12804.out[0] (.names)                                           0.261    41.850
n12806.in[0] (.names)                                            1.014    42.864
n12806.out[0] (.names)                                           0.261    43.125
n12807.in[0] (.names)                                            1.014    44.139
n12807.out[0] (.names)                                           0.261    44.400
n12825.in[0] (.names)                                            1.014    45.413
n12825.out[0] (.names)                                           0.261    45.674
n12833.in[0] (.names)                                            1.014    46.688
n12833.out[0] (.names)                                           0.261    46.949
n12251.in[1] (.names)                                            1.014    47.963
n12251.out[0] (.names)                                           0.261    48.224
n12695.in[0] (.names)                                            1.014    49.238
n12695.out[0] (.names)                                           0.261    49.499
n12696.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12696.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n11980.Q[0] (.latch clocked by pclk)
Endpoint  : n8648.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11980.clk[0] (.latch)                                           1.014     1.014
n11980.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11905.in[0] (.names)                                            1.014     2.070
n11905.out[0] (.names)                                           0.261     2.331
n11907.in[1] (.names)                                            1.014     3.344
n11907.out[0] (.names)                                           0.261     3.605
n11850.in[0] (.names)                                            1.014     4.619
n11850.out[0] (.names)                                           0.261     4.880
n11826.in[0] (.names)                                            1.014     5.894
n11826.out[0] (.names)                                           0.261     6.155
n11827.in[2] (.names)                                            1.014     7.169
n11827.out[0] (.names)                                           0.261     7.430
n11844.in[1] (.names)                                            1.014     8.444
n11844.out[0] (.names)                                           0.261     8.705
n11845.in[0] (.names)                                            1.014     9.719
n11845.out[0] (.names)                                           0.261     9.980
n11889.in[1] (.names)                                            1.014    10.993
n11889.out[0] (.names)                                           0.261    11.254
n11890.in[2] (.names)                                            1.014    12.268
n11890.out[0] (.names)                                           0.261    12.529
n11892.in[1] (.names)                                            1.014    13.543
n11892.out[0] (.names)                                           0.261    13.804
n11878.in[1] (.names)                                            1.014    14.818
n11878.out[0] (.names)                                           0.261    15.079
n11893.in[0] (.names)                                            1.014    16.093
n11893.out[0] (.names)                                           0.261    16.354
n11896.in[1] (.names)                                            1.014    17.367
n11896.out[0] (.names)                                           0.261    17.628
n11852.in[1] (.names)                                            1.014    18.642
n11852.out[0] (.names)                                           0.261    18.903
n11853.in[0] (.names)                                            1.014    19.917
n11853.out[0] (.names)                                           0.261    20.178
n11846.in[1] (.names)                                            1.014    21.192
n11846.out[0] (.names)                                           0.261    21.453
n11849.in[0] (.names)                                            1.014    22.467
n11849.out[0] (.names)                                           0.261    22.728
n11851.in[3] (.names)                                            1.014    23.742
n11851.out[0] (.names)                                           0.261    24.003
n11856.in[0] (.names)                                            1.014    25.016
n11856.out[0] (.names)                                           0.261    25.277
n11858.in[1] (.names)                                            1.014    26.291
n11858.out[0] (.names)                                           0.261    26.552
n11859.in[0] (.names)                                            1.014    27.566
n11859.out[0] (.names)                                           0.261    27.827
n11860.in[0] (.names)                                            1.014    28.841
n11860.out[0] (.names)                                           0.261    29.102
n11861.in[0] (.names)                                            1.014    30.116
n11861.out[0] (.names)                                           0.261    30.377
n11863.in[0] (.names)                                            1.014    31.390
n11863.out[0] (.names)                                           0.261    31.651
n11864.in[1] (.names)                                            1.014    32.665
n11864.out[0] (.names)                                           0.261    32.926
n11865.in[2] (.names)                                            1.014    33.940
n11865.out[0] (.names)                                           0.261    34.201
n11866.in[0] (.names)                                            1.014    35.215
n11866.out[0] (.names)                                           0.261    35.476
n11867.in[2] (.names)                                            1.014    36.490
n11867.out[0] (.names)                                           0.261    36.751
n11869.in[2] (.names)                                            1.014    37.765
n11869.out[0] (.names)                                           0.261    38.026
n11868.in[1] (.names)                                            1.014    39.039
n11868.out[0] (.names)                                           0.261    39.300
n11870.in[0] (.names)                                            1.014    40.314
n11870.out[0] (.names)                                           0.261    40.575
n11871.in[1] (.names)                                            1.014    41.589
n11871.out[0] (.names)                                           0.261    41.850
n11875.in[0] (.names)                                            1.014    42.864
n11875.out[0] (.names)                                           0.261    43.125
n11876.in[0] (.names)                                            1.014    44.139
n11876.out[0] (.names)                                           0.261    44.400
n11877.in[0] (.names)                                            1.014    45.413
n11877.out[0] (.names)                                           0.261    45.674
n11873.in[0] (.names)                                            1.014    46.688
n11873.out[0] (.names)                                           0.261    46.949
n11874.in[0] (.names)                                            1.014    47.963
n11874.out[0] (.names)                                           0.261    48.224
n8647.in[0] (.names)                                             1.014    49.238
n8647.out[0] (.names)                                            0.261    49.499
n8648.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8648.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n12002.Q[0] (.latch clocked by pclk)
Endpoint  : n10888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12002.clk[0] (.latch)                                           1.014     1.014
n12002.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12233.in[0] (.names)                                            1.014     2.070
n12233.out[0] (.names)                                           0.261     2.331
n12234.in[0] (.names)                                            1.014     3.344
n12234.out[0] (.names)                                           0.261     3.605
n12036.in[0] (.names)                                            1.014     4.619
n12036.out[0] (.names)                                           0.261     4.880
n12037.in[2] (.names)                                            1.014     5.894
n12037.out[0] (.names)                                           0.261     6.155
n12004.in[0] (.names)                                            1.014     7.169
n12004.out[0] (.names)                                           0.261     7.430
n12005.in[3] (.names)                                            1.014     8.444
n12005.out[0] (.names)                                           0.261     8.705
n12007.in[2] (.names)                                            1.014     9.719
n12007.out[0] (.names)                                           0.261     9.980
n12009.in[3] (.names)                                            1.014    10.993
n12009.out[0] (.names)                                           0.261    11.254
n12011.in[2] (.names)                                            1.014    12.268
n12011.out[0] (.names)                                           0.261    12.529
n12012.in[0] (.names)                                            1.014    13.543
n12012.out[0] (.names)                                           0.261    13.804
n12013.in[0] (.names)                                            1.014    14.818
n12013.out[0] (.names)                                           0.261    15.079
n12014.in[0] (.names)                                            1.014    16.093
n12014.out[0] (.names)                                           0.261    16.354
n12015.in[1] (.names)                                            1.014    17.367
n12015.out[0] (.names)                                           0.261    17.628
n12016.in[0] (.names)                                            1.014    18.642
n12016.out[0] (.names)                                           0.261    18.903
n12019.in[0] (.names)                                            1.014    19.917
n12019.out[0] (.names)                                           0.261    20.178
n12057.in[2] (.names)                                            1.014    21.192
n12057.out[0] (.names)                                           0.261    21.453
n12058.in[0] (.names)                                            1.014    22.467
n12058.out[0] (.names)                                           0.261    22.728
n12060.in[0] (.names)                                            1.014    23.742
n12060.out[0] (.names)                                           0.261    24.003
n12053.in[0] (.names)                                            1.014    25.016
n12053.out[0] (.names)                                           0.261    25.277
n12062.in[0] (.names)                                            1.014    26.291
n12062.out[0] (.names)                                           0.261    26.552
n12064.in[1] (.names)                                            1.014    27.566
n12064.out[0] (.names)                                           0.261    27.827
n12066.in[1] (.names)                                            1.014    28.841
n12066.out[0] (.names)                                           0.261    29.102
n12068.in[1] (.names)                                            1.014    30.116
n12068.out[0] (.names)                                           0.261    30.377
n12069.in[0] (.names)                                            1.014    31.390
n12069.out[0] (.names)                                           0.261    31.651
n12070.in[0] (.names)                                            1.014    32.665
n12070.out[0] (.names)                                           0.261    32.926
n12071.in[1] (.names)                                            1.014    33.940
n12071.out[0] (.names)                                           0.261    34.201
n12075.in[0] (.names)                                            1.014    35.215
n12075.out[0] (.names)                                           0.261    35.476
n12076.in[0] (.names)                                            1.014    36.490
n12076.out[0] (.names)                                           0.261    36.751
n12074.in[1] (.names)                                            1.014    37.765
n12074.out[0] (.names)                                           0.261    38.026
n12072.in[0] (.names)                                            1.014    39.039
n12072.out[0] (.names)                                           0.261    39.300
n12079.in[2] (.names)                                            1.014    40.314
n12079.out[0] (.names)                                           0.261    40.575
n12080.in[0] (.names)                                            1.014    41.589
n12080.out[0] (.names)                                           0.261    41.850
n12081.in[0] (.names)                                            1.014    42.864
n12081.out[0] (.names)                                           0.261    43.125
n12082.in[0] (.names)                                            1.014    44.139
n12082.out[0] (.names)                                           0.261    44.400
n12083.in[0] (.names)                                            1.014    45.413
n12083.out[0] (.names)                                           0.261    45.674
n12084.in[0] (.names)                                            1.014    46.688
n12084.out[0] (.names)                                           0.261    46.949
n12085.in[1] (.names)                                            1.014    47.963
n12085.out[0] (.names)                                           0.261    48.224
n10887.in[0] (.names)                                            1.014    49.238
n10887.out[0] (.names)                                           0.261    49.499
n10888.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10888.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n12686.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12675.in[0] (.names)                                            1.014     2.070
n12675.out[0] (.names)                                           0.261     2.331
n12678.in[0] (.names)                                            1.014     3.344
n12678.out[0] (.names)                                           0.261     3.605
n12679.in[0] (.names)                                            1.014     4.619
n12679.out[0] (.names)                                           0.261     4.880
n12629.in[0] (.names)                                            1.014     5.894
n12629.out[0] (.names)                                           0.261     6.155
n12642.in[0] (.names)                                            1.014     7.169
n12642.out[0] (.names)                                           0.261     7.430
n11284.in[2] (.names)                                            1.014     8.444
n11284.out[0] (.names)                                           0.261     8.705
n12644.in[0] (.names)                                            1.014     9.719
n12644.out[0] (.names)                                           0.261     9.980
n12649.in[1] (.names)                                            1.014    10.993
n12649.out[0] (.names)                                           0.261    11.254
n12650.in[0] (.names)                                            1.014    12.268
n12650.out[0] (.names)                                           0.261    12.529
n12617.in[0] (.names)                                            1.014    13.543
n12617.out[0] (.names)                                           0.261    13.804
n12618.in[2] (.names)                                            1.014    14.818
n12618.out[0] (.names)                                           0.261    15.079
n12619.in[2] (.names)                                            1.014    16.093
n12619.out[0] (.names)                                           0.261    16.354
n12620.in[1] (.names)                                            1.014    17.367
n12620.out[0] (.names)                                           0.261    17.628
n12621.in[0] (.names)                                            1.014    18.642
n12621.out[0] (.names)                                           0.261    18.903
n12622.in[0] (.names)                                            1.014    19.917
n12622.out[0] (.names)                                           0.261    20.178
n12623.in[0] (.names)                                            1.014    21.192
n12623.out[0] (.names)                                           0.261    21.453
n12614.in[0] (.names)                                            1.014    22.467
n12614.out[0] (.names)                                           0.261    22.728
n12631.in[0] (.names)                                            1.014    23.742
n12631.out[0] (.names)                                           0.261    24.003
n12632.in[1] (.names)                                            1.014    25.016
n12632.out[0] (.names)                                           0.261    25.277
n12633.in[0] (.names)                                            1.014    26.291
n12633.out[0] (.names)                                           0.261    26.552
n12634.in[0] (.names)                                            1.014    27.566
n12634.out[0] (.names)                                           0.261    27.827
n12636.in[0] (.names)                                            1.014    28.841
n12636.out[0] (.names)                                           0.261    29.102
n13722.in[0] (.names)                                            1.014    30.116
n13722.out[0] (.names)                                           0.261    30.377
n13713.in[0] (.names)                                            1.014    31.390
n13713.out[0] (.names)                                           0.261    31.651
n13723.in[0] (.names)                                            1.014    32.665
n13723.out[0] (.names)                                           0.261    32.926
n13724.in[1] (.names)                                            1.014    33.940
n13724.out[0] (.names)                                           0.261    34.201
n13725.in[0] (.names)                                            1.014    35.215
n13725.out[0] (.names)                                           0.261    35.476
n13726.in[0] (.names)                                            1.014    36.490
n13726.out[0] (.names)                                           0.261    36.751
n13761.in[1] (.names)                                            1.014    37.765
n13761.out[0] (.names)                                           0.261    38.026
n13737.in[1] (.names)                                            1.014    39.039
n13737.out[0] (.names)                                           0.261    39.300
n13762.in[1] (.names)                                            1.014    40.314
n13762.out[0] (.names)                                           0.261    40.575
n13764.in[0] (.names)                                            1.014    41.589
n13764.out[0] (.names)                                           0.261    41.850
n13765.in[0] (.names)                                            1.014    42.864
n13765.out[0] (.names)                                           0.261    43.125
n13768.in[2] (.names)                                            1.014    44.139
n13768.out[0] (.names)                                           0.261    44.400
n13769.in[1] (.names)                                            1.014    45.413
n13769.out[0] (.names)                                           0.261    45.674
n12689.in[1] (.names)                                            1.014    46.688
n12689.out[0] (.names)                                           0.261    46.949
n13770.in[0] (.names)                                            1.014    47.963
n13770.out[0] (.names)                                           0.261    48.224
n12685.in[1] (.names)                                            1.014    49.238
n12685.out[0] (.names)                                           0.261    49.499
n12686.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12686.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n8625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12675.in[0] (.names)                                            1.014     2.070
n12675.out[0] (.names)                                           0.261     2.331
n12678.in[0] (.names)                                            1.014     3.344
n12678.out[0] (.names)                                           0.261     3.605
n12679.in[0] (.names)                                            1.014     4.619
n12679.out[0] (.names)                                           0.261     4.880
n12629.in[0] (.names)                                            1.014     5.894
n12629.out[0] (.names)                                           0.261     6.155
n12642.in[0] (.names)                                            1.014     7.169
n12642.out[0] (.names)                                           0.261     7.430
n11284.in[2] (.names)                                            1.014     8.444
n11284.out[0] (.names)                                           0.261     8.705
n12644.in[0] (.names)                                            1.014     9.719
n12644.out[0] (.names)                                           0.261     9.980
n12649.in[1] (.names)                                            1.014    10.993
n12649.out[0] (.names)                                           0.261    11.254
n12650.in[0] (.names)                                            1.014    12.268
n12650.out[0] (.names)                                           0.261    12.529
n12617.in[0] (.names)                                            1.014    13.543
n12617.out[0] (.names)                                           0.261    13.804
n12651.in[0] (.names)                                            1.014    14.818
n12651.out[0] (.names)                                           0.261    15.079
n12653.in[1] (.names)                                            1.014    16.093
n12653.out[0] (.names)                                           0.261    16.354
n12654.in[0] (.names)                                            1.014    17.367
n12654.out[0] (.names)                                           0.261    17.628
n12655.in[0] (.names)                                            1.014    18.642
n12655.out[0] (.names)                                           0.261    18.903
n11848.in[0] (.names)                                            1.014    19.917
n11848.out[0] (.names)                                           0.261    20.178
n12662.in[1] (.names)                                            1.014    21.192
n12662.out[0] (.names)                                           0.261    21.453
n12663.in[1] (.names)                                            1.014    22.467
n12663.out[0] (.names)                                           0.261    22.728
n12664.in[2] (.names)                                            1.014    23.742
n12664.out[0] (.names)                                           0.261    24.003
n12665.in[0] (.names)                                            1.014    25.016
n12665.out[0] (.names)                                           0.261    25.277
n12202.in[0] (.names)                                            1.014    26.291
n12202.out[0] (.names)                                           0.261    26.552
n12203.in[2] (.names)                                            1.014    27.566
n12203.out[0] (.names)                                           0.261    27.827
n12216.in[1] (.names)                                            1.014    28.841
n12216.out[0] (.names)                                           0.261    29.102
n12218.in[1] (.names)                                            1.014    30.116
n12218.out[0] (.names)                                           0.261    30.377
n12228.in[0] (.names)                                            1.014    31.390
n12228.out[0] (.names)                                           0.261    31.651
n12230.in[0] (.names)                                            1.014    32.665
n12230.out[0] (.names)                                           0.261    32.926
n12231.in[1] (.names)                                            1.014    33.940
n12231.out[0] (.names)                                           0.261    34.201
n8675.in[0] (.names)                                             1.014    35.215
n8675.out[0] (.names)                                            0.261    35.476
n8599.in[0] (.names)                                             1.014    36.490
n8599.out[0] (.names)                                            0.261    36.751
n12186.in[0] (.names)                                            1.014    37.765
n12186.out[0] (.names)                                           0.261    38.026
n12187.in[2] (.names)                                            1.014    39.039
n12187.out[0] (.names)                                           0.261    39.300
n12188.in[2] (.names)                                            1.014    40.314
n12188.out[0] (.names)                                           0.261    40.575
n10881.in[0] (.names)                                            1.014    41.589
n10881.out[0] (.names)                                           0.261    41.850
n12141.in[0] (.names)                                            1.014    42.864
n12141.out[0] (.names)                                           0.261    43.125
n12142.in[2] (.names)                                            1.014    44.139
n12142.out[0] (.names)                                           0.261    44.400
n12145.in[0] (.names)                                            1.014    45.413
n12145.out[0] (.names)                                           0.261    45.674
n12148.in[0] (.names)                                            1.014    46.688
n12148.out[0] (.names)                                           0.261    46.949
n10904.in[0] (.names)                                            1.014    47.963
n10904.out[0] (.names)                                           0.261    48.224
n8624.in[0] (.names)                                             1.014    49.238
n8624.out[0] (.names)                                            0.261    49.499
n8625.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8625.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13109.in[2] (.names)                                            1.014    31.390
n13109.out[0] (.names)                                           0.261    31.651
n13119.in[0] (.names)                                            1.014    32.665
n13119.out[0] (.names)                                           0.261    32.926
n13120.in[0] (.names)                                            1.014    33.940
n13120.out[0] (.names)                                           0.261    34.201
n13121.in[0] (.names)                                            1.014    35.215
n13121.out[0] (.names)                                           0.261    35.476
n13122.in[1] (.names)                                            1.014    36.490
n13122.out[0] (.names)                                           0.261    36.751
n13123.in[1] (.names)                                            1.014    37.765
n13123.out[0] (.names)                                           0.261    38.026
n13125.in[0] (.names)                                            1.014    39.039
n13125.out[0] (.names)                                           0.261    39.300
n13042.in[0] (.names)                                            1.014    40.314
n13042.out[0] (.names)                                           0.261    40.575
n12751.in[1] (.names)                                            1.014    41.589
n12751.out[0] (.names)                                           0.261    41.850
n13064.in[0] (.names)                                            1.014    42.864
n13064.out[0] (.names)                                           0.261    43.125
n13066.in[0] (.names)                                            1.014    44.139
n13066.out[0] (.names)                                           0.261    44.400
n13067.in[2] (.names)                                            1.014    45.413
n13067.out[0] (.names)                                           0.261    45.674
n12755.in[3] (.names)                                            1.014    46.688
n12755.out[0] (.names)                                           0.261    46.949
n13069.in[1] (.names)                                            1.014    47.963
n13069.out[0] (.names)                                           0.261    48.224
n12699.in[0] (.names)                                            1.014    49.238
n12699.out[0] (.names)                                           0.261    49.499
n12700.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12700.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13109.in[2] (.names)                                            1.014    31.390
n13109.out[0] (.names)                                           0.261    31.651
n13119.in[0] (.names)                                            1.014    32.665
n13119.out[0] (.names)                                           0.261    32.926
n13120.in[0] (.names)                                            1.014    33.940
n13120.out[0] (.names)                                           0.261    34.201
n13121.in[0] (.names)                                            1.014    35.215
n13121.out[0] (.names)                                           0.261    35.476
n13122.in[1] (.names)                                            1.014    36.490
n13122.out[0] (.names)                                           0.261    36.751
n13123.in[1] (.names)                                            1.014    37.765
n13123.out[0] (.names)                                           0.261    38.026
n13125.in[0] (.names)                                            1.014    39.039
n13125.out[0] (.names)                                           0.261    39.300
n13042.in[0] (.names)                                            1.014    40.314
n13042.out[0] (.names)                                           0.261    40.575
n13110.in[0] (.names)                                            1.014    41.589
n13110.out[0] (.names)                                           0.261    41.850
n13111.in[3] (.names)                                            1.014    42.864
n13111.out[0] (.names)                                           0.261    43.125
n13113.in[2] (.names)                                            1.014    44.139
n13113.out[0] (.names)                                           0.261    44.400
n13114.in[1] (.names)                                            1.014    45.413
n13114.out[0] (.names)                                           0.261    45.674
n13126.in[0] (.names)                                            1.014    46.688
n13126.out[0] (.names)                                           0.261    46.949
n13127.in[0] (.names)                                            1.014    47.963
n13127.out[0] (.names)                                           0.261    48.224
n12681.in[0] (.names)                                            1.014    49.238
n12681.out[0] (.names)                                           0.261    49.499
n12682.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12682.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n12738.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13153.in[0] (.names)                                            1.014    31.390
n13153.out[0] (.names)                                           0.261    31.651
n13155.in[0] (.names)                                            1.014    32.665
n13155.out[0] (.names)                                           0.261    32.926
n12884.in[0] (.names)                                            1.014    33.940
n12884.out[0] (.names)                                           0.261    34.201
n12885.in[3] (.names)                                            1.014    35.215
n12885.out[0] (.names)                                           0.261    35.476
n12905.in[2] (.names)                                            1.014    36.490
n12905.out[0] (.names)                                           0.261    36.751
n12906.in[0] (.names)                                            1.014    37.765
n12906.out[0] (.names)                                           0.261    38.026
n12907.in[2] (.names)                                            1.014    39.039
n12907.out[0] (.names)                                           0.261    39.300
n12908.in[1] (.names)                                            1.014    40.314
n12908.out[0] (.names)                                           0.261    40.575
n12909.in[2] (.names)                                            1.014    41.589
n12909.out[0] (.names)                                           0.261    41.850
n12910.in[0] (.names)                                            1.014    42.864
n12910.out[0] (.names)                                           0.261    43.125
n12911.in[0] (.names)                                            1.014    44.139
n12911.out[0] (.names)                                           0.261    44.400
n12912.in[0] (.names)                                            1.014    45.413
n12912.out[0] (.names)                                           0.261    45.674
n12913.in[0] (.names)                                            1.014    46.688
n12913.out[0] (.names)                                           0.261    46.949
n12915.in[1] (.names)                                            1.014    47.963
n12915.out[0] (.names)                                           0.261    48.224
n12737.in[0] (.names)                                            1.014    49.238
n12737.out[0] (.names)                                           0.261    49.499
n12738.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12738.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n12777.Q[0] (.latch clocked by pclk)
Endpoint  : n13803.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12777.clk[0] (.latch)                                           1.014     1.014
n12777.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12778.in[0] (.names)                                            1.014     2.070
n12778.out[0] (.names)                                           0.261     2.331
n12780.in[0] (.names)                                            1.014     3.344
n12780.out[0] (.names)                                           0.261     3.605
n12847.in[0] (.names)                                            1.014     4.619
n12847.out[0] (.names)                                           0.261     4.880
n12851.in[2] (.names)                                            1.014     5.894
n12851.out[0] (.names)                                           0.261     6.155
n12849.in[0] (.names)                                            1.014     7.169
n12849.out[0] (.names)                                           0.261     7.430
n12850.in[0] (.names)                                            1.014     8.444
n12850.out[0] (.names)                                           0.261     8.705
n12852.in[1] (.names)                                            1.014     9.719
n12852.out[0] (.names)                                           0.261     9.980
n12853.in[3] (.names)                                            1.014    10.993
n12853.out[0] (.names)                                           0.261    11.254
n12855.in[2] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[0] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12857.in[0] (.names)                                            1.014    14.818
n12857.out[0] (.names)                                           0.261    15.079
n12858.in[2] (.names)                                            1.014    16.093
n12858.out[0] (.names)                                           0.261    16.354
n12859.in[0] (.names)                                            1.014    17.367
n12859.out[0] (.names)                                           0.261    17.628
n12776.in[0] (.names)                                            1.014    18.642
n12776.out[0] (.names)                                           0.261    18.903
n13141.in[0] (.names)                                            1.014    19.917
n13141.out[0] (.names)                                           0.261    20.178
n13142.in[0] (.names)                                            1.014    21.192
n13142.out[0] (.names)                                           0.261    21.453
n13143.in[0] (.names)                                            1.014    22.467
n13143.out[0] (.names)                                           0.261    22.728
n13144.in[0] (.names)                                            1.014    23.742
n13144.out[0] (.names)                                           0.261    24.003
n13147.in[2] (.names)                                            1.014    25.016
n13147.out[0] (.names)                                           0.261    25.277
n13148.in[0] (.names)                                            1.014    26.291
n13148.out[0] (.names)                                           0.261    26.552
n13150.in[1] (.names)                                            1.014    27.566
n13150.out[0] (.names)                                           0.261    27.827
n13151.in[0] (.names)                                            1.014    28.841
n13151.out[0] (.names)                                           0.261    29.102
n13108.in[0] (.names)                                            1.014    30.116
n13108.out[0] (.names)                                           0.261    30.377
n13153.in[0] (.names)                                            1.014    31.390
n13153.out[0] (.names)                                           0.261    31.651
n13155.in[0] (.names)                                            1.014    32.665
n13155.out[0] (.names)                                           0.261    32.926
n12884.in[0] (.names)                                            1.014    33.940
n12884.out[0] (.names)                                           0.261    34.201
n12885.in[3] (.names)                                            1.014    35.215
n12885.out[0] (.names)                                           0.261    35.476
n12905.in[2] (.names)                                            1.014    36.490
n12905.out[0] (.names)                                           0.261    36.751
n12906.in[0] (.names)                                            1.014    37.765
n12906.out[0] (.names)                                           0.261    38.026
n12907.in[2] (.names)                                            1.014    39.039
n12907.out[0] (.names)                                           0.261    39.300
n12908.in[1] (.names)                                            1.014    40.314
n12908.out[0] (.names)                                           0.261    40.575
n12253.in[3] (.names)                                            1.014    41.589
n12253.out[0] (.names)                                           0.261    41.850
n12945.in[3] (.names)                                            1.014    42.864
n12945.out[0] (.names)                                           0.261    43.125
n13793.in[2] (.names)                                            1.014    44.139
n13793.out[0] (.names)                                           0.261    44.400
n13794.in[0] (.names)                                            1.014    45.413
n13794.out[0] (.names)                                           0.261    45.674
n13796.in[1] (.names)                                            1.014    46.688
n13796.out[0] (.names)                                           0.261    46.949
n13801.in[0] (.names)                                            1.014    47.963
n13801.out[0] (.names)                                           0.261    48.224
n13802.in[0] (.names)                                            1.014    49.238
n13802.out[0] (.names)                                           0.261    49.499
n13803.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13803.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n190.Q[0] (.latch clocked by pclk)
Endpoint  : n8594.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n190.clk[0] (.latch)                                             1.014     1.014
n190.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n12278.in[0] (.names)                                            1.014     2.070
n12278.out[0] (.names)                                           0.261     2.331
n12279.in[1] (.names)                                            1.014     3.344
n12279.out[0] (.names)                                           0.261     3.605
n12281.in[1] (.names)                                            1.014     4.619
n12281.out[0] (.names)                                           0.261     4.880
n12282.in[1] (.names)                                            1.014     5.894
n12282.out[0] (.names)                                           0.261     6.155
n12283.in[0] (.names)                                            1.014     7.169
n12283.out[0] (.names)                                           0.261     7.430
n12288.in[0] (.names)                                            1.014     8.444
n12288.out[0] (.names)                                           0.261     8.705
n12289.in[0] (.names)                                            1.014     9.719
n12289.out[0] (.names)                                           0.261     9.980
n12275.in[1] (.names)                                            1.014    10.993
n12275.out[0] (.names)                                           0.261    11.254
n12290.in[0] (.names)                                            1.014    12.268
n12290.out[0] (.names)                                           0.261    12.529
n12318.in[0] (.names)                                            1.014    13.543
n12318.out[0] (.names)                                           0.261    13.804
n12319.in[0] (.names)                                            1.014    14.818
n12319.out[0] (.names)                                           0.261    15.079
n12315.in[0] (.names)                                            1.014    16.093
n12315.out[0] (.names)                                           0.261    16.354
n12316.in[0] (.names)                                            1.014    17.367
n12316.out[0] (.names)                                           0.261    17.628
n12311.in[0] (.names)                                            1.014    18.642
n12311.out[0] (.names)                                           0.261    18.903
n12321.in[0] (.names)                                            1.014    19.917
n12321.out[0] (.names)                                           0.261    20.178
n12322.in[0] (.names)                                            1.014    21.192
n12322.out[0] (.names)                                           0.261    21.453
n12323.in[0] (.names)                                            1.014    22.467
n12323.out[0] (.names)                                           0.261    22.728
n12324.in[0] (.names)                                            1.014    23.742
n12324.out[0] (.names)                                           0.261    24.003
n12325.in[1] (.names)                                            1.014    25.016
n12325.out[0] (.names)                                           0.261    25.277
n12326.in[0] (.names)                                            1.014    26.291
n12326.out[0] (.names)                                           0.261    26.552
n12496.in[3] (.names)                                            1.014    27.566
n12496.out[0] (.names)                                           0.261    27.827
n12497.in[0] (.names)                                            1.014    28.841
n12497.out[0] (.names)                                           0.261    29.102
n12498.in[0] (.names)                                            1.014    30.116
n12498.out[0] (.names)                                           0.261    30.377
n12499.in[1] (.names)                                            1.014    31.390
n12499.out[0] (.names)                                           0.261    31.651
n12500.in[0] (.names)                                            1.014    32.665
n12500.out[0] (.names)                                           0.261    32.926
n12505.in[2] (.names)                                            1.014    33.940
n12505.out[0] (.names)                                           0.261    34.201
n12506.in[1] (.names)                                            1.014    35.215
n12506.out[0] (.names)                                           0.261    35.476
n12507.in[1] (.names)                                            1.014    36.490
n12507.out[0] (.names)                                           0.261    36.751
n12508.in[0] (.names)                                            1.014    37.765
n12508.out[0] (.names)                                           0.261    38.026
n12368.in[0] (.names)                                            1.014    39.039
n12368.out[0] (.names)                                           0.261    39.300
n12483.in[1] (.names)                                            1.014    40.314
n12483.out[0] (.names)                                           0.261    40.575
n12598.in[2] (.names)                                            1.014    41.589
n12598.out[0] (.names)                                           0.261    41.850
n12600.in[2] (.names)                                            1.014    42.864
n12600.out[0] (.names)                                           0.261    43.125
n12601.in[1] (.names)                                            1.014    44.139
n12601.out[0] (.names)                                           0.261    44.400
n12602.in[0] (.names)                                            1.014    45.413
n12602.out[0] (.names)                                           0.261    45.674
n12603.in[0] (.names)                                            1.014    46.688
n12603.out[0] (.names)                                           0.261    46.949
n12259.in[1] (.names)                                            1.014    47.963
n12259.out[0] (.names)                                           0.261    48.224
n8593.in[0] (.names)                                             1.014    49.238
n8593.out[0] (.names)                                            0.261    49.499
n8594.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8594.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n13186.Q[0] (.latch clocked by pclk)
Endpoint  : n12730.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13186.clk[0] (.latch)                                           1.014     1.014
n13186.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13187.in[0] (.names)                                            1.014     2.070
n13187.out[0] (.names)                                           0.261     2.331
n13167.in[0] (.names)                                            1.014     3.344
n13167.out[0] (.names)                                           0.261     3.605
n13221.in[0] (.names)                                            1.014     4.619
n13221.out[0] (.names)                                           0.261     4.880
n13180.in[0] (.names)                                            1.014     5.894
n13180.out[0] (.names)                                           0.261     6.155
n13181.in[2] (.names)                                            1.014     7.169
n13181.out[0] (.names)                                           0.261     7.430
n13182.in[1] (.names)                                            1.014     8.444
n13182.out[0] (.names)                                           0.261     8.705
n13188.in[0] (.names)                                            1.014     9.719
n13188.out[0] (.names)                                           0.261     9.980
n13190.in[0] (.names)                                            1.014    10.993
n13190.out[0] (.names)                                           0.261    11.254
n13191.in[0] (.names)                                            1.014    12.268
n13191.out[0] (.names)                                           0.261    12.529
n13193.in[1] (.names)                                            1.014    13.543
n13193.out[0] (.names)                                           0.261    13.804
n13194.in[0] (.names)                                            1.014    14.818
n13194.out[0] (.names)                                           0.261    15.079
n13198.in[1] (.names)                                            1.014    16.093
n13198.out[0] (.names)                                           0.261    16.354
n13199.in[0] (.names)                                            1.014    17.367
n13199.out[0] (.names)                                           0.261    17.628
n13201.in[0] (.names)                                            1.014    18.642
n13201.out[0] (.names)                                           0.261    18.903
n13202.in[0] (.names)                                            1.014    19.917
n13202.out[0] (.names)                                           0.261    20.178
n13021.in[0] (.names)                                            1.014    21.192
n13021.out[0] (.names)                                           0.261    21.453
n13203.in[0] (.names)                                            1.014    22.467
n13203.out[0] (.names)                                           0.261    22.728
n13204.in[2] (.names)                                            1.014    23.742
n13204.out[0] (.names)                                           0.261    24.003
n13205.in[0] (.names)                                            1.014    25.016
n13205.out[0] (.names)                                           0.261    25.277
n12980.in[0] (.names)                                            1.014    26.291
n12980.out[0] (.names)                                           0.261    26.552
n12981.in[3] (.names)                                            1.014    27.566
n12981.out[0] (.names)                                           0.261    27.827
n12987.in[2] (.names)                                            1.014    28.841
n12987.out[0] (.names)                                           0.261    29.102
n12988.in[0] (.names)                                            1.014    30.116
n12988.out[0] (.names)                                           0.261    30.377
n12990.in[0] (.names)                                            1.014    31.390
n12990.out[0] (.names)                                           0.261    31.651
n12991.in[0] (.names)                                            1.014    32.665
n12991.out[0] (.names)                                           0.261    32.926
n12985.in[0] (.names)                                            1.014    33.940
n12985.out[0] (.names)                                           0.261    34.201
n12986.in[1] (.names)                                            1.014    35.215
n12986.out[0] (.names)                                           0.261    35.476
n12992.in[0] (.names)                                            1.014    36.490
n12992.out[0] (.names)                                           0.261    36.751
n12993.in[0] (.names)                                            1.014    37.765
n12993.out[0] (.names)                                           0.261    38.026
n12994.in[0] (.names)                                            1.014    39.039
n12994.out[0] (.names)                                           0.261    39.300
n12995.in[1] (.names)                                            1.014    40.314
n12995.out[0] (.names)                                           0.261    40.575
n12996.in[0] (.names)                                            1.014    41.589
n12996.out[0] (.names)                                           0.261    41.850
n12998.in[1] (.names)                                            1.014    42.864
n12998.out[0] (.names)                                           0.261    43.125
n12999.in[2] (.names)                                            1.014    44.139
n12999.out[0] (.names)                                           0.261    44.400
n13000.in[2] (.names)                                            1.014    45.413
n13000.out[0] (.names)                                           0.261    45.674
n13001.in[1] (.names)                                            1.014    46.688
n13001.out[0] (.names)                                           0.261    46.949
n12609.in[1] (.names)                                            1.014    47.963
n12609.out[0] (.names)                                           0.261    48.224
n12729.in[0] (.names)                                            1.014    49.238
n12729.out[0] (.names)                                           0.261    49.499
n12730.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12730.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n13822.Q[0] (.latch clocked by pclk)
Endpoint  : n13858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13822.clk[0] (.latch)                                           1.014     1.014
n13822.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15141.in[0] (.names)                                            1.014     2.070
n15141.out[0] (.names)                                           0.261     2.331
n15143.in[0] (.names)                                            1.014     3.344
n15143.out[0] (.names)                                           0.261     3.605
n15144.in[0] (.names)                                            1.014     4.619
n15144.out[0] (.names)                                           0.261     4.880
n15145.in[0] (.names)                                            1.014     5.894
n15145.out[0] (.names)                                           0.261     6.155
n14964.in[0] (.names)                                            1.014     7.169
n14964.out[0] (.names)                                           0.261     7.430
n15039.in[0] (.names)                                            1.014     8.444
n15039.out[0] (.names)                                           0.261     8.705
n15128.in[1] (.names)                                            1.014     9.719
n15128.out[0] (.names)                                           0.261     9.980
n15110.in[2] (.names)                                            1.014    10.993
n15110.out[0] (.names)                                           0.261    11.254
n15130.in[2] (.names)                                            1.014    12.268
n15130.out[0] (.names)                                           0.261    12.529
n15131.in[1] (.names)                                            1.014    13.543
n15131.out[0] (.names)                                           0.261    13.804
n15132.in[0] (.names)                                            1.014    14.818
n15132.out[0] (.names)                                           0.261    15.079
n15133.in[0] (.names)                                            1.014    16.093
n15133.out[0] (.names)                                           0.261    16.354
n15100.in[1] (.names)                                            1.014    17.367
n15100.out[0] (.names)                                           0.261    17.628
n15044.in[0] (.names)                                            1.014    18.642
n15044.out[0] (.names)                                           0.261    18.903
n15045.in[2] (.names)                                            1.014    19.917
n15045.out[0] (.names)                                           0.261    20.178
n15050.in[2] (.names)                                            1.014    21.192
n15050.out[0] (.names)                                           0.261    21.453
n15051.in[0] (.names)                                            1.014    22.467
n15051.out[0] (.names)                                           0.261    22.728
n15046.in[2] (.names)                                            1.014    23.742
n15046.out[0] (.names)                                           0.261    24.003
n15047.in[0] (.names)                                            1.014    25.016
n15047.out[0] (.names)                                           0.261    25.277
n15048.in[1] (.names)                                            1.014    26.291
n15048.out[0] (.names)                                           0.261    26.552
n15053.in[0] (.names)                                            1.014    27.566
n15053.out[0] (.names)                                           0.261    27.827
n15055.in[0] (.names)                                            1.014    28.841
n15055.out[0] (.names)                                           0.261    29.102
n15056.in[0] (.names)                                            1.014    30.116
n15056.out[0] (.names)                                           0.261    30.377
n15057.in[0] (.names)                                            1.014    31.390
n15057.out[0] (.names)                                           0.261    31.651
n15058.in[2] (.names)                                            1.014    32.665
n15058.out[0] (.names)                                           0.261    32.926
n15061.in[1] (.names)                                            1.014    33.940
n15061.out[0] (.names)                                           0.261    34.201
n15079.in[1] (.names)                                            1.014    35.215
n15079.out[0] (.names)                                           0.261    35.476
n15080.in[0] (.names)                                            1.014    36.490
n15080.out[0] (.names)                                           0.261    36.751
n15081.in[0] (.names)                                            1.014    37.765
n15081.out[0] (.names)                                           0.261    38.026
n15082.in[0] (.names)                                            1.014    39.039
n15082.out[0] (.names)                                           0.261    39.300
n15085.in[0] (.names)                                            1.014    40.314
n15085.out[0] (.names)                                           0.261    40.575
n15086.in[0] (.names)                                            1.014    41.589
n15086.out[0] (.names)                                           0.261    41.850
n15087.in[1] (.names)                                            1.014    42.864
n15087.out[0] (.names)                                           0.261    43.125
n15088.in[0] (.names)                                            1.014    44.139
n15088.out[0] (.names)                                           0.261    44.400
n8605.in[1] (.names)                                             1.014    45.413
n8605.out[0] (.names)                                            0.261    45.674
n15089.in[0] (.names)                                            1.014    46.688
n15089.out[0] (.names)                                           0.261    46.949
n15091.in[0] (.names)                                            1.014    47.963
n15091.out[0] (.names)                                           0.261    48.224
n13857.in[0] (.names)                                            1.014    49.238
n13857.out[0] (.names)                                           0.261    49.499
n13858.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13858.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n13822.Q[0] (.latch clocked by pclk)
Endpoint  : n14937.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13822.clk[0] (.latch)                                           1.014     1.014
n13822.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15141.in[0] (.names)                                            1.014     2.070
n15141.out[0] (.names)                                           0.261     2.331
n15143.in[0] (.names)                                            1.014     3.344
n15143.out[0] (.names)                                           0.261     3.605
n15144.in[0] (.names)                                            1.014     4.619
n15144.out[0] (.names)                                           0.261     4.880
n15145.in[0] (.names)                                            1.014     5.894
n15145.out[0] (.names)                                           0.261     6.155
n14964.in[0] (.names)                                            1.014     7.169
n14964.out[0] (.names)                                           0.261     7.430
n15039.in[0] (.names)                                            1.014     8.444
n15039.out[0] (.names)                                           0.261     8.705
n15128.in[1] (.names)                                            1.014     9.719
n15128.out[0] (.names)                                           0.261     9.980
n15110.in[2] (.names)                                            1.014    10.993
n15110.out[0] (.names)                                           0.261    11.254
n15130.in[2] (.names)                                            1.014    12.268
n15130.out[0] (.names)                                           0.261    12.529
n15131.in[1] (.names)                                            1.014    13.543
n15131.out[0] (.names)                                           0.261    13.804
n15132.in[0] (.names)                                            1.014    14.818
n15132.out[0] (.names)                                           0.261    15.079
n15133.in[0] (.names)                                            1.014    16.093
n15133.out[0] (.names)                                           0.261    16.354
n15100.in[1] (.names)                                            1.014    17.367
n15100.out[0] (.names)                                           0.261    17.628
n15044.in[0] (.names)                                            1.014    18.642
n15044.out[0] (.names)                                           0.261    18.903
n15045.in[2] (.names)                                            1.014    19.917
n15045.out[0] (.names)                                           0.261    20.178
n15050.in[2] (.names)                                            1.014    21.192
n15050.out[0] (.names)                                           0.261    21.453
n15051.in[0] (.names)                                            1.014    22.467
n15051.out[0] (.names)                                           0.261    22.728
n15046.in[2] (.names)                                            1.014    23.742
n15046.out[0] (.names)                                           0.261    24.003
n15047.in[0] (.names)                                            1.014    25.016
n15047.out[0] (.names)                                           0.261    25.277
n15048.in[1] (.names)                                            1.014    26.291
n15048.out[0] (.names)                                           0.261    26.552
n15053.in[0] (.names)                                            1.014    27.566
n15053.out[0] (.names)                                           0.261    27.827
n15055.in[0] (.names)                                            1.014    28.841
n15055.out[0] (.names)                                           0.261    29.102
n15056.in[0] (.names)                                            1.014    30.116
n15056.out[0] (.names)                                           0.261    30.377
n15057.in[0] (.names)                                            1.014    31.390
n15057.out[0] (.names)                                           0.261    31.651
n15058.in[2] (.names)                                            1.014    32.665
n15058.out[0] (.names)                                           0.261    32.926
n15061.in[1] (.names)                                            1.014    33.940
n15061.out[0] (.names)                                           0.261    34.201
n15079.in[1] (.names)                                            1.014    35.215
n15079.out[0] (.names)                                           0.261    35.476
n15080.in[0] (.names)                                            1.014    36.490
n15080.out[0] (.names)                                           0.261    36.751
n15081.in[0] (.names)                                            1.014    37.765
n15081.out[0] (.names)                                           0.261    38.026
n15082.in[0] (.names)                                            1.014    39.039
n15082.out[0] (.names)                                           0.261    39.300
n15085.in[0] (.names)                                            1.014    40.314
n15085.out[0] (.names)                                           0.261    40.575
n15086.in[0] (.names)                                            1.014    41.589
n15086.out[0] (.names)                                           0.261    41.850
n15087.in[1] (.names)                                            1.014    42.864
n15087.out[0] (.names)                                           0.261    43.125
n15088.in[0] (.names)                                            1.014    44.139
n15088.out[0] (.names)                                           0.261    44.400
n8605.in[1] (.names)                                             1.014    45.413
n8605.out[0] (.names)                                            0.261    45.674
n15089.in[0] (.names)                                            1.014    46.688
n15089.out[0] (.names)                                           0.261    46.949
n15091.in[0] (.names)                                            1.014    47.963
n15091.out[0] (.names)                                           0.261    48.224
n14936.in[1] (.names)                                            1.014    49.238
n14936.out[0] (.names)                                           0.261    49.499
n14937.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14937.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n14608.Q[0] (.latch clocked by pclk)
Endpoint  : n14945.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14608.clk[0] (.latch)                                           1.014     1.014
n14608.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15468.in[0] (.names)                                            1.014     2.070
n15468.out[0] (.names)                                           0.261     2.331
n15469.in[1] (.names)                                            1.014     3.344
n15469.out[0] (.names)                                           0.261     3.605
n15471.in[1] (.names)                                            1.014     4.619
n15471.out[0] (.names)                                           0.261     4.880
n15473.in[2] (.names)                                            1.014     5.894
n15473.out[0] (.names)                                           0.261     6.155
n15348.in[0] (.names)                                            1.014     7.169
n15348.out[0] (.names)                                           0.261     7.430
n15309.in[2] (.names)                                            1.014     8.444
n15309.out[0] (.names)                                           0.261     8.705
n15380.in[1] (.names)                                            1.014     9.719
n15380.out[0] (.names)                                           0.261     9.980
n15375.in[0] (.names)                                            1.014    10.993
n15375.out[0] (.names)                                           0.261    11.254
n15310.in[0] (.names)                                            1.014    12.268
n15310.out[0] (.names)                                           0.261    12.529
n15311.in[2] (.names)                                            1.014    13.543
n15311.out[0] (.names)                                           0.261    13.804
n15320.in[1] (.names)                                            1.014    14.818
n15320.out[0] (.names)                                           0.261    15.079
n15303.in[0] (.names)                                            1.014    16.093
n15303.out[0] (.names)                                           0.261    16.354
n15296.in[0] (.names)                                            1.014    17.367
n15296.out[0] (.names)                                           0.261    17.628
n15305.in[1] (.names)                                            1.014    18.642
n15305.out[0] (.names)                                           0.261    18.903
n15274.in[1] (.names)                                            1.014    19.917
n15274.out[0] (.names)                                           0.261    20.178
n15322.in[1] (.names)                                            1.014    21.192
n15322.out[0] (.names)                                           0.261    21.453
n15328.in[0] (.names)                                            1.014    22.467
n15328.out[0] (.names)                                           0.261    22.728
n15326.in[0] (.names)                                            1.014    23.742
n15326.out[0] (.names)                                           0.261    24.003
n15329.in[0] (.names)                                            1.014    25.016
n15329.out[0] (.names)                                           0.261    25.277
n15330.in[1] (.names)                                            1.014    26.291
n15330.out[0] (.names)                                           0.261    26.552
n15333.in[0] (.names)                                            1.014    27.566
n15333.out[0] (.names)                                           0.261    27.827
n15335.in[1] (.names)                                            1.014    28.841
n15335.out[0] (.names)                                           0.261    29.102
n15336.in[1] (.names)                                            1.014    30.116
n15336.out[0] (.names)                                           0.261    30.377
n15338.in[0] (.names)                                            1.014    31.390
n15338.out[0] (.names)                                           0.261    31.651
n15339.in[0] (.names)                                            1.014    32.665
n15339.out[0] (.names)                                           0.261    32.926
n15340.in[0] (.names)                                            1.014    33.940
n15340.out[0] (.names)                                           0.261    34.201
n15341.in[0] (.names)                                            1.014    35.215
n15341.out[0] (.names)                                           0.261    35.476
n15283.in[1] (.names)                                            1.014    36.490
n15283.out[0] (.names)                                           0.261    36.751
n15342.in[1] (.names)                                            1.014    37.765
n15342.out[0] (.names)                                           0.261    38.026
n219.in[0] (.names)                                              1.014    39.039
n219.out[0] (.names)                                             0.261    39.300
n15343.in[0] (.names)                                            1.014    40.314
n15343.out[0] (.names)                                           0.261    40.575
n15344.in[3] (.names)                                            1.014    41.589
n15344.out[0] (.names)                                           0.261    41.850
n15345.in[1] (.names)                                            1.014    42.864
n15345.out[0] (.names)                                           0.261    43.125
n15346.in[2] (.names)                                            1.014    44.139
n15346.out[0] (.names)                                           0.261    44.400
n14581.in[1] (.names)                                            1.014    45.413
n14581.out[0] (.names)                                           0.261    45.674
n15347.in[0] (.names)                                            1.014    46.688
n15347.out[0] (.names)                                           0.261    46.949
n14940.in[0] (.names)                                            1.014    47.963
n14940.out[0] (.names)                                           0.261    48.224
n14944.in[0] (.names)                                            1.014    49.238
n14944.out[0] (.names)                                           0.261    49.499
n14945.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14945.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n14608.Q[0] (.latch clocked by pclk)
Endpoint  : n13842.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14608.clk[0] (.latch)                                           1.014     1.014
n14608.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15468.in[0] (.names)                                            1.014     2.070
n15468.out[0] (.names)                                           0.261     2.331
n15469.in[1] (.names)                                            1.014     3.344
n15469.out[0] (.names)                                           0.261     3.605
n15471.in[1] (.names)                                            1.014     4.619
n15471.out[0] (.names)                                           0.261     4.880
n15473.in[2] (.names)                                            1.014     5.894
n15473.out[0] (.names)                                           0.261     6.155
n15348.in[0] (.names)                                            1.014     7.169
n15348.out[0] (.names)                                           0.261     7.430
n15309.in[2] (.names)                                            1.014     8.444
n15309.out[0] (.names)                                           0.261     8.705
n15380.in[1] (.names)                                            1.014     9.719
n15380.out[0] (.names)                                           0.261     9.980
n15375.in[0] (.names)                                            1.014    10.993
n15375.out[0] (.names)                                           0.261    11.254
n15310.in[0] (.names)                                            1.014    12.268
n15310.out[0] (.names)                                           0.261    12.529
n15434.in[1] (.names)                                            1.014    13.543
n15434.out[0] (.names)                                           0.261    13.804
n15435.in[0] (.names)                                            1.014    14.818
n15435.out[0] (.names)                                           0.261    15.079
n15436.in[1] (.names)                                            1.014    16.093
n15436.out[0] (.names)                                           0.261    16.354
n15406.in[0] (.names)                                            1.014    17.367
n15406.out[0] (.names)                                           0.261    17.628
n15391.in[0] (.names)                                            1.014    18.642
n15391.out[0] (.names)                                           0.261    18.903
n15392.in[0] (.names)                                            1.014    19.917
n15392.out[0] (.names)                                           0.261    20.178
n15279.in[1] (.names)                                            1.014    21.192
n15279.out[0] (.names)                                           0.261    21.453
n15395.in[2] (.names)                                            1.014    22.467
n15395.out[0] (.names)                                           0.261    22.728
n15393.in[1] (.names)                                            1.014    23.742
n15393.out[0] (.names)                                           0.261    24.003
n15396.in[1] (.names)                                            1.014    25.016
n15396.out[0] (.names)                                           0.261    25.277
n15397.in[1] (.names)                                            1.014    26.291
n15397.out[0] (.names)                                           0.261    26.552
n15401.in[2] (.names)                                            1.014    27.566
n15401.out[0] (.names)                                           0.261    27.827
n15402.in[0] (.names)                                            1.014    28.841
n15402.out[0] (.names)                                           0.261    29.102
n15411.in[0] (.names)                                            1.014    30.116
n15411.out[0] (.names)                                           0.261    30.377
n15408.in[0] (.names)                                            1.014    31.390
n15408.out[0] (.names)                                           0.261    31.651
n15409.in[0] (.names)                                            1.014    32.665
n15409.out[0] (.names)                                           0.261    32.926
n15424.in[0] (.names)                                            1.014    33.940
n15424.out[0] (.names)                                           0.261    34.201
n15425.in[0] (.names)                                            1.014    35.215
n15425.out[0] (.names)                                           0.261    35.476
n15427.in[0] (.names)                                            1.014    36.490
n15427.out[0] (.names)                                           0.261    36.751
n15373.in[0] (.names)                                            1.014    37.765
n15373.out[0] (.names)                                           0.261    38.026
n15412.in[1] (.names)                                            1.014    39.039
n15412.out[0] (.names)                                           0.261    39.300
n15413.in[0] (.names)                                            1.014    40.314
n15413.out[0] (.names)                                           0.261    40.575
n15415.in[1] (.names)                                            1.014    41.589
n15415.out[0] (.names)                                           0.261    41.850
n15416.in[0] (.names)                                            1.014    42.864
n15416.out[0] (.names)                                           0.261    43.125
n15418.in[2] (.names)                                            1.014    44.139
n15418.out[0] (.names)                                           0.261    44.400
n15430.in[0] (.names)                                            1.014    45.413
n15430.out[0] (.names)                                           0.261    45.674
n15431.in[0] (.names)                                            1.014    46.688
n15431.out[0] (.names)                                           0.261    46.949
n15433.in[2] (.names)                                            1.014    47.963
n15433.out[0] (.names)                                           0.261    48.224
n13841.in[1] (.names)                                            1.014    49.238
n13841.out[0] (.names)                                           0.261    49.499
n13842.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13842.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n15590.Q[0] (.latch clocked by pclk)
Endpoint  : n14939.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15590.clk[0] (.latch)                                           1.014     1.014
n15590.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15597.in[1] (.names)                                            1.014     2.070
n15597.out[0] (.names)                                           0.261     2.331
n15625.in[0] (.names)                                            1.014     3.344
n15625.out[0] (.names)                                           0.261     3.605
n15622.in[0] (.names)                                            1.014     4.619
n15622.out[0] (.names)                                           0.261     4.880
n15601.in[1] (.names)                                            1.014     5.894
n15601.out[0] (.names)                                           0.261     6.155
n15603.in[0] (.names)                                            1.014     7.169
n15603.out[0] (.names)                                           0.261     7.430
n15600.in[0] (.names)                                            1.014     8.444
n15600.out[0] (.names)                                           0.261     8.705
n15602.in[0] (.names)                                            1.014     9.719
n15602.out[0] (.names)                                           0.261     9.980
n15604.in[2] (.names)                                            1.014    10.993
n15604.out[0] (.names)                                           0.261    11.254
n15607.in[0] (.names)                                            1.014    12.268
n15607.out[0] (.names)                                           0.261    12.529
n15608.in[0] (.names)                                            1.014    13.543
n15608.out[0] (.names)                                           0.261    13.804
n15616.in[2] (.names)                                            1.014    14.818
n15616.out[0] (.names)                                           0.261    15.079
n15613.in[0] (.names)                                            1.014    16.093
n15613.out[0] (.names)                                           0.261    16.354
n15614.in[0] (.names)                                            1.014    17.367
n15614.out[0] (.names)                                           0.261    17.628
n15571.in[1] (.names)                                            1.014    18.642
n15571.out[0] (.names)                                           0.261    18.903
n15624.in[3] (.names)                                            1.014    19.917
n15624.out[0] (.names)                                           0.261    20.178
n15578.in[0] (.names)                                            1.014    21.192
n15578.out[0] (.names)                                           0.261    21.453
n15749.in[1] (.names)                                            1.014    22.467
n15749.out[0] (.names)                                           0.261    22.728
n15751.in[3] (.names)                                            1.014    23.742
n15751.out[0] (.names)                                           0.261    24.003
n15754.in[0] (.names)                                            1.014    25.016
n15754.out[0] (.names)                                           0.261    25.277
n15755.in[0] (.names)                                            1.014    26.291
n15755.out[0] (.names)                                           0.261    26.552
n15758.in[0] (.names)                                            1.014    27.566
n15758.out[0] (.names)                                           0.261    27.827
n15756.in[0] (.names)                                            1.014    28.841
n15756.out[0] (.names)                                           0.261    29.102
n15760.in[0] (.names)                                            1.014    30.116
n15760.out[0] (.names)                                           0.261    30.377
n15782.in[2] (.names)                                            1.014    31.390
n15782.out[0] (.names)                                           0.261    31.651
n15786.in[1] (.names)                                            1.014    32.665
n15786.out[0] (.names)                                           0.261    32.926
n15787.in[1] (.names)                                            1.014    33.940
n15787.out[0] (.names)                                           0.261    34.201
n15764.in[0] (.names)                                            1.014    35.215
n15764.out[0] (.names)                                           0.261    35.476
n15788.in[0] (.names)                                            1.014    36.490
n15788.out[0] (.names)                                           0.261    36.751
n15789.in[0] (.names)                                            1.014    37.765
n15789.out[0] (.names)                                           0.261    38.026
n14946.in[1] (.names)                                            1.014    39.039
n14946.out[0] (.names)                                           0.261    39.300
n15776.in[2] (.names)                                            1.014    40.314
n15776.out[0] (.names)                                           0.261    40.575
n15777.in[0] (.names)                                            1.014    41.589
n15777.out[0] (.names)                                           0.261    41.850
n15778.in[0] (.names)                                            1.014    42.864
n15778.out[0] (.names)                                           0.261    43.125
n13823.in[2] (.names)                                            1.014    44.139
n13823.out[0] (.names)                                           0.261    44.400
n235.in[1] (.names)                                              1.014    45.413
n235.out[0] (.names)                                             0.261    45.674
n15766.in[1] (.names)                                            1.014    46.688
n15766.out[0] (.names)                                           0.261    46.949
n15767.in[0] (.names)                                            1.014    47.963
n15767.out[0] (.names)                                           0.261    48.224
n14938.in[1] (.names)                                            1.014    49.238
n14938.out[0] (.names)                                           0.261    49.499
n14939.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14939.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n15590.Q[0] (.latch clocked by pclk)
Endpoint  : n15770.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15590.clk[0] (.latch)                                           1.014     1.014
n15590.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15597.in[1] (.names)                                            1.014     2.070
n15597.out[0] (.names)                                           0.261     2.331
n15625.in[0] (.names)                                            1.014     3.344
n15625.out[0] (.names)                                           0.261     3.605
n15622.in[0] (.names)                                            1.014     4.619
n15622.out[0] (.names)                                           0.261     4.880
n15601.in[1] (.names)                                            1.014     5.894
n15601.out[0] (.names)                                           0.261     6.155
n15603.in[0] (.names)                                            1.014     7.169
n15603.out[0] (.names)                                           0.261     7.430
n15600.in[0] (.names)                                            1.014     8.444
n15600.out[0] (.names)                                           0.261     8.705
n15602.in[0] (.names)                                            1.014     9.719
n15602.out[0] (.names)                                           0.261     9.980
n15604.in[2] (.names)                                            1.014    10.993
n15604.out[0] (.names)                                           0.261    11.254
n15607.in[0] (.names)                                            1.014    12.268
n15607.out[0] (.names)                                           0.261    12.529
n15608.in[0] (.names)                                            1.014    13.543
n15608.out[0] (.names)                                           0.261    13.804
n15616.in[2] (.names)                                            1.014    14.818
n15616.out[0] (.names)                                           0.261    15.079
n15613.in[0] (.names)                                            1.014    16.093
n15613.out[0] (.names)                                           0.261    16.354
n15614.in[0] (.names)                                            1.014    17.367
n15614.out[0] (.names)                                           0.261    17.628
n15571.in[1] (.names)                                            1.014    18.642
n15571.out[0] (.names)                                           0.261    18.903
n15624.in[3] (.names)                                            1.014    19.917
n15624.out[0] (.names)                                           0.261    20.178
n15578.in[0] (.names)                                            1.014    21.192
n15578.out[0] (.names)                                           0.261    21.453
n15749.in[1] (.names)                                            1.014    22.467
n15749.out[0] (.names)                                           0.261    22.728
n15751.in[3] (.names)                                            1.014    23.742
n15751.out[0] (.names)                                           0.261    24.003
n15754.in[0] (.names)                                            1.014    25.016
n15754.out[0] (.names)                                           0.261    25.277
n15755.in[0] (.names)                                            1.014    26.291
n15755.out[0] (.names)                                           0.261    26.552
n15758.in[0] (.names)                                            1.014    27.566
n15758.out[0] (.names)                                           0.261    27.827
n15756.in[0] (.names)                                            1.014    28.841
n15756.out[0] (.names)                                           0.261    29.102
n15760.in[0] (.names)                                            1.014    30.116
n15760.out[0] (.names)                                           0.261    30.377
n15782.in[2] (.names)                                            1.014    31.390
n15782.out[0] (.names)                                           0.261    31.651
n15786.in[1] (.names)                                            1.014    32.665
n15786.out[0] (.names)                                           0.261    32.926
n15787.in[1] (.names)                                            1.014    33.940
n15787.out[0] (.names)                                           0.261    34.201
n15764.in[0] (.names)                                            1.014    35.215
n15764.out[0] (.names)                                           0.261    35.476
n15788.in[0] (.names)                                            1.014    36.490
n15788.out[0] (.names)                                           0.261    36.751
n15789.in[0] (.names)                                            1.014    37.765
n15789.out[0] (.names)                                           0.261    38.026
n14946.in[1] (.names)                                            1.014    39.039
n14946.out[0] (.names)                                           0.261    39.300
n15776.in[2] (.names)                                            1.014    40.314
n15776.out[0] (.names)                                           0.261    40.575
n15777.in[0] (.names)                                            1.014    41.589
n15777.out[0] (.names)                                           0.261    41.850
n15778.in[0] (.names)                                            1.014    42.864
n15778.out[0] (.names)                                           0.261    43.125
n13823.in[2] (.names)                                            1.014    44.139
n13823.out[0] (.names)                                           0.261    44.400
n235.in[1] (.names)                                              1.014    45.413
n235.out[0] (.names)                                             0.261    45.674
n15766.in[1] (.names)                                            1.014    46.688
n15766.out[0] (.names)                                           0.261    46.949
n15767.in[0] (.names)                                            1.014    47.963
n15767.out[0] (.names)                                           0.261    48.224
n14938.in[1] (.names)                                            1.014    49.238
n14938.out[0] (.names)                                           0.261    49.499
n15770.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15770.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n10447.Q[0] (.latch clocked by pclk)
Endpoint  : n8658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10447.clk[0] (.latch)                                           1.014     1.014
n10447.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10449.in[0] (.names)                                            1.014     2.070
n10449.out[0] (.names)                                           0.261     2.331
n10451.in[0] (.names)                                            1.014     3.344
n10451.out[0] (.names)                                           0.261     3.605
n10453.in[2] (.names)                                            1.014     4.619
n10453.out[0] (.names)                                           0.261     4.880
n10445.in[1] (.names)                                            1.014     5.894
n10445.out[0] (.names)                                           0.261     6.155
n10446.in[0] (.names)                                            1.014     7.169
n10446.out[0] (.names)                                           0.261     7.430
n10857.in[0] (.names)                                            1.014     8.444
n10857.out[0] (.names)                                           0.261     8.705
n10856.in[2] (.names)                                            1.014     9.719
n10856.out[0] (.names)                                           0.261     9.980
n10812.in[0] (.names)                                            1.014    10.993
n10812.out[0] (.names)                                           0.261    11.254
n10817.in[1] (.names)                                            1.014    12.268
n10817.out[0] (.names)                                           0.261    12.529
n10815.in[1] (.names)                                            1.014    13.543
n10815.out[0] (.names)                                           0.261    13.804
n10819.in[0] (.names)                                            1.014    14.818
n10819.out[0] (.names)                                           0.261    15.079
n10820.in[0] (.names)                                            1.014    16.093
n10820.out[0] (.names)                                           0.261    16.354
n10821.in[1] (.names)                                            1.014    17.367
n10821.out[0] (.names)                                           0.261    17.628
n10822.in[0] (.names)                                            1.014    18.642
n10822.out[0] (.names)                                           0.261    18.903
n10823.in[1] (.names)                                            1.014    19.917
n10823.out[0] (.names)                                           0.261    20.178
n10758.in[0] (.names)                                            1.014    21.192
n10758.out[0] (.names)                                           0.261    21.453
n10824.in[0] (.names)                                            1.014    22.467
n10824.out[0] (.names)                                           0.261    22.728
n10827.in[1] (.names)                                            1.014    23.742
n10827.out[0] (.names)                                           0.261    24.003
n10828.in[0] (.names)                                            1.014    25.016
n10828.out[0] (.names)                                           0.261    25.277
n10829.in[0] (.names)                                            1.014    26.291
n10829.out[0] (.names)                                           0.261    26.552
n10830.in[0] (.names)                                            1.014    27.566
n10830.out[0] (.names)                                           0.261    27.827
n10831.in[0] (.names)                                            1.014    28.841
n10831.out[0] (.names)                                           0.261    29.102
n10832.in[0] (.names)                                            1.014    30.116
n10832.out[0] (.names)                                           0.261    30.377
n10834.in[2] (.names)                                            1.014    31.390
n10834.out[0] (.names)                                           0.261    31.651
n10835.in[0] (.names)                                            1.014    32.665
n10835.out[0] (.names)                                           0.261    32.926
n10836.in[0] (.names)                                            1.014    33.940
n10836.out[0] (.names)                                           0.261    34.201
n10837.in[0] (.names)                                            1.014    35.215
n10837.out[0] (.names)                                           0.261    35.476
n10839.in[1] (.names)                                            1.014    36.490
n10839.out[0] (.names)                                           0.261    36.751
n10840.in[0] (.names)                                            1.014    37.765
n10840.out[0] (.names)                                           0.261    38.026
n10841.in[0] (.names)                                            1.014    39.039
n10841.out[0] (.names)                                           0.261    39.300
n10842.in[0] (.names)                                            1.014    40.314
n10842.out[0] (.names)                                           0.261    40.575
n10843.in[0] (.names)                                            1.014    41.589
n10843.out[0] (.names)                                           0.261    41.850
n10845.in[1] (.names)                                            1.014    42.864
n10845.out[0] (.names)                                           0.261    43.125
n8731.in[1] (.names)                                             1.014    44.139
n8731.out[0] (.names)                                            0.261    44.400
n10847.in[0] (.names)                                            1.014    45.413
n10847.out[0] (.names)                                           0.261    45.674
n10848.in[0] (.names)                                            1.014    46.688
n10848.out[0] (.names)                                           0.261    46.949
n8679.in[0] (.names)                                             1.014    47.963
n8679.out[0] (.names)                                            0.261    48.224
n8657.in[1] (.names)                                             1.014    49.238
n8657.out[0] (.names)                                            0.261    49.499
n8658.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8658.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n8800.Q[0] (.latch clocked by pclk)
Endpoint  : n8806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8800.clk[0] (.latch)                                            1.014     1.014
n8800.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9842.in[0] (.names)                                             1.014     2.070
n9842.out[0] (.names)                                            0.261     2.331
n9844.in[1] (.names)                                             1.014     3.344
n9844.out[0] (.names)                                            0.261     3.605
n9846.in[1] (.names)                                             1.014     4.619
n9846.out[0] (.names)                                            0.261     4.880
n9847.in[0] (.names)                                             1.014     5.894
n9847.out[0] (.names)                                            0.261     6.155
n9848.in[0] (.names)                                             1.014     7.169
n9848.out[0] (.names)                                            0.261     7.430
n9849.in[1] (.names)                                             1.014     8.444
n9849.out[0] (.names)                                            0.261     8.705
n9850.in[0] (.names)                                             1.014     9.719
n9850.out[0] (.names)                                            0.261     9.980
n10007.in[2] (.names)                                            1.014    10.993
n10007.out[0] (.names)                                           0.261    11.254
n10008.in[2] (.names)                                            1.014    12.268
n10008.out[0] (.names)                                           0.261    12.529
n10009.in[1] (.names)                                            1.014    13.543
n10009.out[0] (.names)                                           0.261    13.804
n10010.in[0] (.names)                                            1.014    14.818
n10010.out[0] (.names)                                           0.261    15.079
n10011.in[1] (.names)                                            1.014    16.093
n10011.out[0] (.names)                                           0.261    16.354
n10012.in[1] (.names)                                            1.014    17.367
n10012.out[0] (.names)                                           0.261    17.628
n10013.in[1] (.names)                                            1.014    18.642
n10013.out[0] (.names)                                           0.261    18.903
n10014.in[0] (.names)                                            1.014    19.917
n10014.out[0] (.names)                                           0.261    20.178
n10015.in[0] (.names)                                            1.014    21.192
n10015.out[0] (.names)                                           0.261    21.453
n10018.in[1] (.names)                                            1.014    22.467
n10018.out[0] (.names)                                           0.261    22.728
n10019.in[0] (.names)                                            1.014    23.742
n10019.out[0] (.names)                                           0.261    24.003
n10020.in[0] (.names)                                            1.014    25.016
n10020.out[0] (.names)                                           0.261    25.277
n10024.in[0] (.names)                                            1.014    26.291
n10024.out[0] (.names)                                           0.261    26.552
n10027.in[1] (.names)                                            1.014    27.566
n10027.out[0] (.names)                                           0.261    27.827
n10028.in[0] (.names)                                            1.014    28.841
n10028.out[0] (.names)                                           0.261    29.102
n9966.in[0] (.names)                                             1.014    30.116
n9966.out[0] (.names)                                            0.261    30.377
n9997.in[1] (.names)                                             1.014    31.390
n9997.out[0] (.names)                                            0.261    31.651
n9978.in[1] (.names)                                             1.014    32.665
n9978.out[0] (.names)                                            0.261    32.926
n9999.in[3] (.names)                                             1.014    33.940
n9999.out[0] (.names)                                            0.261    34.201
n10002.in[0] (.names)                                            1.014    35.215
n10002.out[0] (.names)                                           0.261    35.476
n10003.in[0] (.names)                                            1.014    36.490
n10003.out[0] (.names)                                           0.261    36.751
n10004.in[0] (.names)                                            1.014    37.765
n10004.out[0] (.names)                                           0.261    38.026
n10000.in[0] (.names)                                            1.014    39.039
n10000.out[0] (.names)                                           0.261    39.300
n10031.in[3] (.names)                                            1.014    40.314
n10031.out[0] (.names)                                           0.261    40.575
n10039.in[2] (.names)                                            1.014    41.589
n10039.out[0] (.names)                                           0.261    41.850
n10040.in[3] (.names)                                            1.014    42.864
n10040.out[0] (.names)                                           0.261    43.125
n10042.in[1] (.names)                                            1.014    44.139
n10042.out[0] (.names)                                           0.261    44.400
n10043.in[0] (.names)                                            1.014    45.413
n10043.out[0] (.names)                                           0.261    45.674
n10044.in[1] (.names)                                            1.014    46.688
n10044.out[0] (.names)                                           0.261    46.949
n8787.in[0] (.names)                                             1.014    47.963
n8787.out[0] (.names)                                            0.261    48.224
n8805.in[0] (.names)                                             1.014    49.238
n8805.out[0] (.names)                                            0.261    49.499
n8806.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8806.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n8800.Q[0] (.latch clocked by pclk)
Endpoint  : n10035.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8800.clk[0] (.latch)                                            1.014     1.014
n8800.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9842.in[0] (.names)                                             1.014     2.070
n9842.out[0] (.names)                                            0.261     2.331
n9844.in[1] (.names)                                             1.014     3.344
n9844.out[0] (.names)                                            0.261     3.605
n9846.in[1] (.names)                                             1.014     4.619
n9846.out[0] (.names)                                            0.261     4.880
n9847.in[0] (.names)                                             1.014     5.894
n9847.out[0] (.names)                                            0.261     6.155
n9848.in[0] (.names)                                             1.014     7.169
n9848.out[0] (.names)                                            0.261     7.430
n9849.in[1] (.names)                                             1.014     8.444
n9849.out[0] (.names)                                            0.261     8.705
n9850.in[0] (.names)                                             1.014     9.719
n9850.out[0] (.names)                                            0.261     9.980
n10007.in[2] (.names)                                            1.014    10.993
n10007.out[0] (.names)                                           0.261    11.254
n10008.in[2] (.names)                                            1.014    12.268
n10008.out[0] (.names)                                           0.261    12.529
n10009.in[1] (.names)                                            1.014    13.543
n10009.out[0] (.names)                                           0.261    13.804
n10010.in[0] (.names)                                            1.014    14.818
n10010.out[0] (.names)                                           0.261    15.079
n10011.in[1] (.names)                                            1.014    16.093
n10011.out[0] (.names)                                           0.261    16.354
n10012.in[1] (.names)                                            1.014    17.367
n10012.out[0] (.names)                                           0.261    17.628
n10013.in[1] (.names)                                            1.014    18.642
n10013.out[0] (.names)                                           0.261    18.903
n10014.in[0] (.names)                                            1.014    19.917
n10014.out[0] (.names)                                           0.261    20.178
n10015.in[0] (.names)                                            1.014    21.192
n10015.out[0] (.names)                                           0.261    21.453
n10018.in[1] (.names)                                            1.014    22.467
n10018.out[0] (.names)                                           0.261    22.728
n10019.in[0] (.names)                                            1.014    23.742
n10019.out[0] (.names)                                           0.261    24.003
n10020.in[0] (.names)                                            1.014    25.016
n10020.out[0] (.names)                                           0.261    25.277
n10024.in[0] (.names)                                            1.014    26.291
n10024.out[0] (.names)                                           0.261    26.552
n10027.in[1] (.names)                                            1.014    27.566
n10027.out[0] (.names)                                           0.261    27.827
n10028.in[0] (.names)                                            1.014    28.841
n10028.out[0] (.names)                                           0.261    29.102
n9966.in[0] (.names)                                             1.014    30.116
n9966.out[0] (.names)                                            0.261    30.377
n9997.in[1] (.names)                                             1.014    31.390
n9997.out[0] (.names)                                            0.261    31.651
n9978.in[1] (.names)                                             1.014    32.665
n9978.out[0] (.names)                                            0.261    32.926
n9999.in[3] (.names)                                             1.014    33.940
n9999.out[0] (.names)                                            0.261    34.201
n10002.in[0] (.names)                                            1.014    35.215
n10002.out[0] (.names)                                           0.261    35.476
n10003.in[0] (.names)                                            1.014    36.490
n10003.out[0] (.names)                                           0.261    36.751
n10004.in[0] (.names)                                            1.014    37.765
n10004.out[0] (.names)                                           0.261    38.026
n10000.in[0] (.names)                                            1.014    39.039
n10000.out[0] (.names)                                           0.261    39.300
n10031.in[3] (.names)                                            1.014    40.314
n10031.out[0] (.names)                                           0.261    40.575
n9839.in[2] (.names)                                             1.014    41.589
n9839.out[0] (.names)                                            0.261    41.850
n10032.in[3] (.names)                                            1.014    42.864
n10032.out[0] (.names)                                           0.261    43.125
n10034.in[0] (.names)                                            1.014    44.139
n10034.out[0] (.names)                                           0.261    44.400
n10036.in[2] (.names)                                            1.014    45.413
n10036.out[0] (.names)                                           0.261    45.674
n10021.in[0] (.names)                                            1.014    46.688
n10021.out[0] (.names)                                           0.261    46.949
n10037.in[0] (.names)                                            1.014    47.963
n10037.out[0] (.names)                                           0.261    48.224
n8821.in[0] (.names)                                             1.014    49.238
n8821.out[0] (.names)                                            0.261    49.499
n10035.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10035.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n8800.Q[0] (.latch clocked by pclk)
Endpoint  : n8822.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8800.clk[0] (.latch)                                            1.014     1.014
n8800.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9842.in[0] (.names)                                             1.014     2.070
n9842.out[0] (.names)                                            0.261     2.331
n9844.in[1] (.names)                                             1.014     3.344
n9844.out[0] (.names)                                            0.261     3.605
n9846.in[1] (.names)                                             1.014     4.619
n9846.out[0] (.names)                                            0.261     4.880
n9847.in[0] (.names)                                             1.014     5.894
n9847.out[0] (.names)                                            0.261     6.155
n9848.in[0] (.names)                                             1.014     7.169
n9848.out[0] (.names)                                            0.261     7.430
n9849.in[1] (.names)                                             1.014     8.444
n9849.out[0] (.names)                                            0.261     8.705
n9850.in[0] (.names)                                             1.014     9.719
n9850.out[0] (.names)                                            0.261     9.980
n10007.in[2] (.names)                                            1.014    10.993
n10007.out[0] (.names)                                           0.261    11.254
n10008.in[2] (.names)                                            1.014    12.268
n10008.out[0] (.names)                                           0.261    12.529
n10009.in[1] (.names)                                            1.014    13.543
n10009.out[0] (.names)                                           0.261    13.804
n10010.in[0] (.names)                                            1.014    14.818
n10010.out[0] (.names)                                           0.261    15.079
n10011.in[1] (.names)                                            1.014    16.093
n10011.out[0] (.names)                                           0.261    16.354
n10012.in[1] (.names)                                            1.014    17.367
n10012.out[0] (.names)                                           0.261    17.628
n10013.in[1] (.names)                                            1.014    18.642
n10013.out[0] (.names)                                           0.261    18.903
n10014.in[0] (.names)                                            1.014    19.917
n10014.out[0] (.names)                                           0.261    20.178
n10015.in[0] (.names)                                            1.014    21.192
n10015.out[0] (.names)                                           0.261    21.453
n10018.in[1] (.names)                                            1.014    22.467
n10018.out[0] (.names)                                           0.261    22.728
n10019.in[0] (.names)                                            1.014    23.742
n10019.out[0] (.names)                                           0.261    24.003
n10020.in[0] (.names)                                            1.014    25.016
n10020.out[0] (.names)                                           0.261    25.277
n10024.in[0] (.names)                                            1.014    26.291
n10024.out[0] (.names)                                           0.261    26.552
n10027.in[1] (.names)                                            1.014    27.566
n10027.out[0] (.names)                                           0.261    27.827
n10028.in[0] (.names)                                            1.014    28.841
n10028.out[0] (.names)                                           0.261    29.102
n9966.in[0] (.names)                                             1.014    30.116
n9966.out[0] (.names)                                            0.261    30.377
n9997.in[1] (.names)                                             1.014    31.390
n9997.out[0] (.names)                                            0.261    31.651
n9978.in[1] (.names)                                             1.014    32.665
n9978.out[0] (.names)                                            0.261    32.926
n9999.in[3] (.names)                                             1.014    33.940
n9999.out[0] (.names)                                            0.261    34.201
n10002.in[0] (.names)                                            1.014    35.215
n10002.out[0] (.names)                                           0.261    35.476
n10003.in[0] (.names)                                            1.014    36.490
n10003.out[0] (.names)                                           0.261    36.751
n10004.in[0] (.names)                                            1.014    37.765
n10004.out[0] (.names)                                           0.261    38.026
n10000.in[0] (.names)                                            1.014    39.039
n10000.out[0] (.names)                                           0.261    39.300
n10031.in[3] (.names)                                            1.014    40.314
n10031.out[0] (.names)                                           0.261    40.575
n9839.in[2] (.names)                                             1.014    41.589
n9839.out[0] (.names)                                            0.261    41.850
n10032.in[3] (.names)                                            1.014    42.864
n10032.out[0] (.names)                                           0.261    43.125
n10034.in[0] (.names)                                            1.014    44.139
n10034.out[0] (.names)                                           0.261    44.400
n10036.in[2] (.names)                                            1.014    45.413
n10036.out[0] (.names)                                           0.261    45.674
n10021.in[0] (.names)                                            1.014    46.688
n10021.out[0] (.names)                                           0.261    46.949
n10037.in[0] (.names)                                            1.014    47.963
n10037.out[0] (.names)                                           0.261    48.224
n8821.in[0] (.names)                                             1.014    49.238
n8821.out[0] (.names)                                            0.261    49.499
n8822.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8822.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 98
Startpoint: n8800.Q[0] (.latch clocked by pclk)
Endpoint  : n8824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8800.clk[0] (.latch)                                            1.014     1.014
n8800.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9842.in[0] (.names)                                             1.014     2.070
n9842.out[0] (.names)                                            0.261     2.331
n9844.in[1] (.names)                                             1.014     3.344
n9844.out[0] (.names)                                            0.261     3.605
n9846.in[1] (.names)                                             1.014     4.619
n9846.out[0] (.names)                                            0.261     4.880
n9847.in[0] (.names)                                             1.014     5.894
n9847.out[0] (.names)                                            0.261     6.155
n9848.in[0] (.names)                                             1.014     7.169
n9848.out[0] (.names)                                            0.261     7.430
n9849.in[1] (.names)                                             1.014     8.444
n9849.out[0] (.names)                                            0.261     8.705
n9850.in[0] (.names)                                             1.014     9.719
n9850.out[0] (.names)                                            0.261     9.980
n10007.in[2] (.names)                                            1.014    10.993
n10007.out[0] (.names)                                           0.261    11.254
n10008.in[2] (.names)                                            1.014    12.268
n10008.out[0] (.names)                                           0.261    12.529
n10009.in[1] (.names)                                            1.014    13.543
n10009.out[0] (.names)                                           0.261    13.804
n10010.in[0] (.names)                                            1.014    14.818
n10010.out[0] (.names)                                           0.261    15.079
n10011.in[1] (.names)                                            1.014    16.093
n10011.out[0] (.names)                                           0.261    16.354
n10012.in[1] (.names)                                            1.014    17.367
n10012.out[0] (.names)                                           0.261    17.628
n10013.in[1] (.names)                                            1.014    18.642
n10013.out[0] (.names)                                           0.261    18.903
n10014.in[0] (.names)                                            1.014    19.917
n10014.out[0] (.names)                                           0.261    20.178
n10015.in[0] (.names)                                            1.014    21.192
n10015.out[0] (.names)                                           0.261    21.453
n10018.in[1] (.names)                                            1.014    22.467
n10018.out[0] (.names)                                           0.261    22.728
n10019.in[0] (.names)                                            1.014    23.742
n10019.out[0] (.names)                                           0.261    24.003
n10020.in[0] (.names)                                            1.014    25.016
n10020.out[0] (.names)                                           0.261    25.277
n10024.in[0] (.names)                                            1.014    26.291
n10024.out[0] (.names)                                           0.261    26.552
n10027.in[1] (.names)                                            1.014    27.566
n10027.out[0] (.names)                                           0.261    27.827
n10028.in[0] (.names)                                            1.014    28.841
n10028.out[0] (.names)                                           0.261    29.102
n9966.in[0] (.names)                                             1.014    30.116
n9966.out[0] (.names)                                            0.261    30.377
n9997.in[1] (.names)                                             1.014    31.390
n9997.out[0] (.names)                                            0.261    31.651
n9978.in[1] (.names)                                             1.014    32.665
n9978.out[0] (.names)                                            0.261    32.926
n9999.in[3] (.names)                                             1.014    33.940
n9999.out[0] (.names)                                            0.261    34.201
n10002.in[0] (.names)                                            1.014    35.215
n10002.out[0] (.names)                                           0.261    35.476
n10003.in[0] (.names)                                            1.014    36.490
n10003.out[0] (.names)                                           0.261    36.751
n10004.in[0] (.names)                                            1.014    37.765
n10004.out[0] (.names)                                           0.261    38.026
n10000.in[0] (.names)                                            1.014    39.039
n10000.out[0] (.names)                                           0.261    39.300
n10031.in[3] (.names)                                            1.014    40.314
n10031.out[0] (.names)                                           0.261    40.575
n9839.in[2] (.names)                                             1.014    41.589
n9839.out[0] (.names)                                            0.261    41.850
n10032.in[3] (.names)                                            1.014    42.864
n10032.out[0] (.names)                                           0.261    43.125
n10034.in[0] (.names)                                            1.014    44.139
n10034.out[0] (.names)                                           0.261    44.400
n10036.in[2] (.names)                                            1.014    45.413
n10036.out[0] (.names)                                           0.261    45.674
n10021.in[0] (.names)                                            1.014    46.688
n10021.out[0] (.names)                                           0.261    46.949
n10022.in[2] (.names)                                            1.014    47.963
n10022.out[0] (.names)                                           0.261    48.224
n8823.in[1] (.names)                                             1.014    49.238
n8823.out[0] (.names)                                            0.261    49.499
n8824.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8824.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 99
Startpoint: n8758.Q[0] (.latch clocked by pclk)
Endpoint  : n9697.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8758.clk[0] (.latch)                                            1.014     1.014
n8758.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9833.in[1] (.names)                                             1.014     2.070
n9833.out[0] (.names)                                            0.261     2.331
n9836.in[1] (.names)                                             1.014     3.344
n9836.out[0] (.names)                                            0.261     3.605
n9837.in[1] (.names)                                             1.014     4.619
n9837.out[0] (.names)                                            0.261     4.880
n9595.in[2] (.names)                                             1.014     5.894
n9595.out[0] (.names)                                            0.261     6.155
n9834.in[1] (.names)                                             1.014     7.169
n9834.out[0] (.names)                                            0.261     7.430
n9659.in[0] (.names)                                             1.014     8.444
n9659.out[0] (.names)                                            0.261     8.705
n9714.in[0] (.names)                                             1.014     9.719
n9714.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9743.in[2] (.names)                                             1.014    12.268
n9743.out[0] (.names)                                            0.261    12.529
n9744.in[0] (.names)                                             1.014    13.543
n9744.out[0] (.names)                                            0.261    13.804
n9745.in[1] (.names)                                             1.014    14.818
n9745.out[0] (.names)                                            0.261    15.079
n9746.in[0] (.names)                                             1.014    16.093
n9746.out[0] (.names)                                            0.261    16.354
n9738.in[0] (.names)                                             1.014    17.367
n9738.out[0] (.names)                                            0.261    17.628
n9749.in[0] (.names)                                             1.014    18.642
n9749.out[0] (.names)                                            0.261    18.903
n9750.in[0] (.names)                                             1.014    19.917
n9750.out[0] (.names)                                            0.261    20.178
n9702.in[0] (.names)                                             1.014    21.192
n9702.out[0] (.names)                                            0.261    21.453
n9703.in[1] (.names)                                             1.014    22.467
n9703.out[0] (.names)                                            0.261    22.728
n9704.in[1] (.names)                                             1.014    23.742
n9704.out[0] (.names)                                            0.261    24.003
n9656.in[0] (.names)                                             1.014    25.016
n9656.out[0] (.names)                                            0.261    25.277
n9705.in[2] (.names)                                             1.014    26.291
n9705.out[0] (.names)                                            0.261    26.552
n9678.in[0] (.names)                                             1.014    27.566
n9678.out[0] (.names)                                            0.261    27.827
n9679.in[0] (.names)                                             1.014    28.841
n9679.out[0] (.names)                                            0.261    29.102
n9680.in[0] (.names)                                             1.014    30.116
n9680.out[0] (.names)                                            0.261    30.377
n9681.in[2] (.names)                                             1.014    31.390
n9681.out[0] (.names)                                            0.261    31.651
n9682.in[0] (.names)                                             1.014    32.665
n9682.out[0] (.names)                                            0.261    32.926
n9683.in[0] (.names)                                             1.014    33.940
n9683.out[0] (.names)                                            0.261    34.201
n9689.in[0] (.names)                                             1.014    35.215
n9689.out[0] (.names)                                            0.261    35.476
n9690.in[1] (.names)                                             1.014    36.490
n9690.out[0] (.names)                                            0.261    36.751
n9692.in[0] (.names)                                             1.014    37.765
n9692.out[0] (.names)                                            0.261    38.026
n9693.in[0] (.names)                                             1.014    39.039
n9693.out[0] (.names)                                            0.261    39.300
n9695.in[1] (.names)                                             1.014    40.314
n9695.out[0] (.names)                                            0.261    40.575
n9696.in[0] (.names)                                             1.014    41.589
n9696.out[0] (.names)                                            0.261    41.850
n9591.in[0] (.names)                                             1.014    42.864
n9591.out[0] (.names)                                            0.261    43.125
n8721.in[1] (.names)                                             1.014    44.139
n8721.out[0] (.names)                                            0.261    44.400
n8789.in[1] (.names)                                             1.014    45.413
n8789.out[0] (.names)                                            0.261    45.674
n9673.in[0] (.names)                                             1.014    46.688
n9673.out[0] (.names)                                            0.261    46.949
n9698.in[1] (.names)                                             1.014    47.963
n9698.out[0] (.names)                                            0.261    48.224
n8717.in[1] (.names)                                             1.014    49.238
n8717.out[0] (.names)                                            0.261    49.499
n9697.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9697.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 100
Startpoint: n8758.Q[0] (.latch clocked by pclk)
Endpoint  : n8718.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8758.clk[0] (.latch)                                            1.014     1.014
n8758.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9833.in[1] (.names)                                             1.014     2.070
n9833.out[0] (.names)                                            0.261     2.331
n9836.in[1] (.names)                                             1.014     3.344
n9836.out[0] (.names)                                            0.261     3.605
n9837.in[1] (.names)                                             1.014     4.619
n9837.out[0] (.names)                                            0.261     4.880
n9595.in[2] (.names)                                             1.014     5.894
n9595.out[0] (.names)                                            0.261     6.155
n9834.in[1] (.names)                                             1.014     7.169
n9834.out[0] (.names)                                            0.261     7.430
n9659.in[0] (.names)                                             1.014     8.444
n9659.out[0] (.names)                                            0.261     8.705
n9714.in[0] (.names)                                             1.014     9.719
n9714.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9743.in[2] (.names)                                             1.014    12.268
n9743.out[0] (.names)                                            0.261    12.529
n9744.in[0] (.names)                                             1.014    13.543
n9744.out[0] (.names)                                            0.261    13.804
n9745.in[1] (.names)                                             1.014    14.818
n9745.out[0] (.names)                                            0.261    15.079
n9746.in[0] (.names)                                             1.014    16.093
n9746.out[0] (.names)                                            0.261    16.354
n9738.in[0] (.names)                                             1.014    17.367
n9738.out[0] (.names)                                            0.261    17.628
n9749.in[0] (.names)                                             1.014    18.642
n9749.out[0] (.names)                                            0.261    18.903
n9750.in[0] (.names)                                             1.014    19.917
n9750.out[0] (.names)                                            0.261    20.178
n9702.in[0] (.names)                                             1.014    21.192
n9702.out[0] (.names)                                            0.261    21.453
n9703.in[1] (.names)                                             1.014    22.467
n9703.out[0] (.names)                                            0.261    22.728
n9704.in[1] (.names)                                             1.014    23.742
n9704.out[0] (.names)                                            0.261    24.003
n9656.in[0] (.names)                                             1.014    25.016
n9656.out[0] (.names)                                            0.261    25.277
n9705.in[2] (.names)                                             1.014    26.291
n9705.out[0] (.names)                                            0.261    26.552
n9678.in[0] (.names)                                             1.014    27.566
n9678.out[0] (.names)                                            0.261    27.827
n9679.in[0] (.names)                                             1.014    28.841
n9679.out[0] (.names)                                            0.261    29.102
n9680.in[0] (.names)                                             1.014    30.116
n9680.out[0] (.names)                                            0.261    30.377
n9681.in[2] (.names)                                             1.014    31.390
n9681.out[0] (.names)                                            0.261    31.651
n9682.in[0] (.names)                                             1.014    32.665
n9682.out[0] (.names)                                            0.261    32.926
n9683.in[0] (.names)                                             1.014    33.940
n9683.out[0] (.names)                                            0.261    34.201
n9689.in[0] (.names)                                             1.014    35.215
n9689.out[0] (.names)                                            0.261    35.476
n9690.in[1] (.names)                                             1.014    36.490
n9690.out[0] (.names)                                            0.261    36.751
n9692.in[0] (.names)                                             1.014    37.765
n9692.out[0] (.names)                                            0.261    38.026
n9693.in[0] (.names)                                             1.014    39.039
n9693.out[0] (.names)                                            0.261    39.300
n9695.in[1] (.names)                                             1.014    40.314
n9695.out[0] (.names)                                            0.261    40.575
n9696.in[0] (.names)                                             1.014    41.589
n9696.out[0] (.names)                                            0.261    41.850
n9591.in[0] (.names)                                             1.014    42.864
n9591.out[0] (.names)                                            0.261    43.125
n8721.in[1] (.names)                                             1.014    44.139
n8721.out[0] (.names)                                            0.261    44.400
n8789.in[1] (.names)                                             1.014    45.413
n8789.out[0] (.names)                                            0.261    45.674
n9673.in[0] (.names)                                             1.014    46.688
n9673.out[0] (.names)                                            0.261    46.949
n9698.in[1] (.names)                                             1.014    47.963
n9698.out[0] (.names)                                            0.261    48.224
n8717.in[1] (.names)                                             1.014    49.238
n8717.out[0] (.names)                                            0.261    49.499
n8718.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8718.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#End of timing report
