OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO]: Setting signal max routing layer to: Metal4 and clock max routing layer to Metal4. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: Metal4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5450
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0019] Found 6 clock nets.
[WARNING GRT-0036] Pin io_out[23] is outside die area.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 11
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical        17150         11254          34.38%
Metal3     Horizontal      17150         11254          34.38%
Metal4     Vertical        17150         11158          34.94%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 1610
[INFO GRT-0198] Via related Steiner nodes: 83
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 2083
[INFO GRT-0112] Final usage 3D: 10204

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2           11254          1907           16.95%             0 /  0 /  0
Metal3           11254          2028           18.02%             0 /  0 /  0
Metal4           11158            20            0.18%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            33666          3955           11.75%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 44704 um
[INFO GRT-0014] Routed nets: 401
[INFO]: Setting RC values...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           30907.1 u
legalized HPWL          31438.3 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 197 instances
[INFO DPL-0021] HPWL before           31438.3 u
[INFO DPL-0022] HPWL after            30907.1 u
[INFO DPL-0023] HPWL delta               -1.7 %
Setting global connections for newly added cells...
Writing OpenROAD database to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.odb...
Writing netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.nl.v...
Writing powered netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.pnl.v...
Writing layout to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.def...
Writing timing constraints to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.sdc...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.79 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.79 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.25    7.04 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _031_ (net)
                  0.29    0.00    7.04 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.04   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.04   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.79 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.79 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.30    0.26    7.05 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _030_ (net)
                  0.30    0.00    7.05 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.05   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.61   library removal time
                                  1.61   data required time
-----------------------------------------------------------------------------
                                  1.61   data required time
                                 -7.05   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.79 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.79 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.50    7.29 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.32    0.00    7.29 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    7.52 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _020_ (net)
                  0.26    0.00    7.52 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.52   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.79 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.79 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.50    7.29 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.32    0.00    7.29 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    7.52 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.26    0.00    7.52 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.52   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.79 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.79 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.50    7.29 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.32    0.00    7.29 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    7.52 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.26    0.00    7.52 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.52   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.52   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.32    1.08    1.82 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.02                           net64 (net)
                  0.32    0.00    1.82 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.20    2.02 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _248_ (net)
                  0.22    0.00    2.02 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.15    0.13    2.15 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _032_ (net)
                  0.15    0.00    2.15 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.14    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  1.02   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30    0.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00    0.74 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.24    1.02    1.76 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           net61 (net)
                  0.24    0.00    1.76 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.28    2.04 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01                           _112_ (net)
                  0.36    0.00    2.04 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.15    2.19 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  0.19    0.00    2.19 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.33    0.82 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00    0.82 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.07   clock uncertainty
                         -0.08    0.99   clock reconvergence pessimism
                          0.12    1.11   library hold time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    1.13    1.88 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net50 (net)
                  0.39    0.00    1.88 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.21    2.09 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _169_ (net)
                  0.23    0.00    2.09 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.15    0.13    2.22 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  0.15    0.00    2.22 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.14    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.28    1.05    1.80 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02                           net62 (net)
                  0.28    0.00    1.80 v _477_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.29    2.08 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _077_ (net)
                  0.36    0.00    2.08 ^ _483_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.18    0.14    2.23 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _062_ (net)
                  0.18    0.00    2.23 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.13    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    1.13    1.88 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03                           net60 (net)
                  0.39    0.00    1.88 v _272_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.22    2.10 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _120_ (net)
                  0.23    0.00    2.10 ^ _273_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.14    2.23 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _057_ (net)
                  0.16    0.00    2.23 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.14    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  1.10   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.56    7.43 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.43 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _019_ (net)
                  0.28    0.00    7.70 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.43 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.32    0.00    7.43 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _004_ (net)
                  0.28    0.00    7.70 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.43 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.32    0.00    7.43 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _009_ (net)
                  0.28    0.00    7.70 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.43 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.32    0.00    7.43 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _026_ (net)
                  0.28    0.00    7.70 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.14   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.56    7.43 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.43 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _011_ (net)
                  0.28    0.00    7.70 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.14   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.95    1.82    2.65 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04                           net65 (net)
                  0.95    0.00    2.65 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.75    3.40 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.49    0.00    3.40 ^ io_out[6] (out)
                                  3.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                 20.35   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.90    1.79    2.62 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04                           net67 (net)
                  0.90    0.00    2.62 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.74    3.36 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.49    0.00    3.36 ^ io_out[8] (out)
                                  3.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                 20.39   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.78    2.61 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net45 (net)
                  0.88    0.00    2.61 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.48    0.74    3.35 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.48    0.00    3.35 ^ io_out[17] (out)
                                  3.35   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 20.40   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.78    2.61 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net40 (net)
                  0.88    0.00    2.61 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.74    3.35 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.49    0.00    3.35 ^ io_out[12] (out)
                                  3.35   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 20.40   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.86    1.76    2.59 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.03                           net66 (net)
                  0.86    0.00    2.60 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.48    0.74    3.33 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  0.48    0.00    3.33 ^ io_out[7] (out)
                                  3.33   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                 20.42   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.56    7.43 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.43 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _019_ (net)
                  0.28    0.00    7.70 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.95    1.82    2.65 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04                           net65 (net)
                  0.95    0.00    2.65 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.75    3.40 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.49    0.00    3.40 ^ io_out[6] (out)
                                  3.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                 20.35   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 20.35

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.02
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_536_/CLK ^
   0.83
_525_/CLK ^
   0.74     -0.05       0.05

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-04   2.24e-05   3.36e-09   3.26e-04  40.3%
Combinational          2.91e-04   1.92e-04   3.13e-08   4.83e-04  59.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.94e-04   2.14e-04   3.47e-08   8.08e-04 100.0%
                          73.5%      26.5%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 11400 u^2 15% utilization.
area_report_end
Setting global connections for newly added cells...
Writing OpenROAD database to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.odb...
Writing netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.nl.v...
Writing powered netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.pnl.v...
Writing layout to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.def...
Writing timing constraints to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/12-cntr_example.sdc...
