Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Jan 18 01:25:38 2023
| Host              : qce-alveo01.ewi.tudelft.nl running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.933        0.000                      0               176193        0.009        0.000                      0               176193        3.500        0.000                       0                 62923  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.933        0.000                      0               176097        0.009        0.000                      0               176097        3.500        0.000                       0                 62923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.304        0.000                      0                   96        0.233        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[10])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[11])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[12])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[13])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[14])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[15])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[16])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[17])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[18])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.120ns (14.409%)  route 6.653ns (85.591%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 13.060 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.450ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X10Y183        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.561 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_CS_iter4_fsm_reg[1]/Q
                         net (fo=396, routed)         6.004     9.565    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/ap_CS_iter4_fsm_state5
    SLICE_X17Y209        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     9.649 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg_i_28__6/O
                         net (fo=1, routed)           0.649    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/C[5]
    DSP48E2_X4Y84        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.135    10.433 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.433    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X4Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[19])
                                                      0.786    11.219 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000    11.219    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.844    13.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y84        DSP_OUTPUT                                   r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.238    13.298    
                         clock uncertainty           -0.160    13.138    
    DSP48E2_X4Y84        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.014    13.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_8ns_8s_24s_24_4_1_U30/MatrixVectorActivation_0_mac_muladd_8ns_8s_24s_24_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.347%)  route 0.125ns (52.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.797ns (routing 1.450ns, distribution 1.347ns)
  Clock Net Delay (Destination): 3.112ns (routing 1.584ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.797     3.013    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X12Y101        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.125 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[61]/Q
                         net (fo=2, routed)           0.125     3.250    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]_0[58]
    SLICE_X13Y101        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X13Y101        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]/C
                         clock pessimism             -0.240     3.138    
    SLICE_X13Y101        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.240    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.571%)  route 0.119ns (51.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.855ns (routing 1.450ns, distribution 1.405ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.584ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.855     3.071    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X12Y199        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.183 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[97]/Q
                         net (fo=2, routed)           0.119     3.302    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/weights_V_TDATA[73]
    SLICE_X13Y199        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.160     3.427    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X13Y199        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[97]/C
                         clock pessimism             -0.238     3.189    
    SLICE_X13Y199        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.292    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A_reg[97]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/int_numReps_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/numReps_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram/SRL_SIG_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.858%)  route 0.127ns (53.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.822ns (routing 1.450ns, distribution 1.372ns)
  Clock Net Delay (Destination): 3.139ns (routing 1.584ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.822     3.038    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/ap_clk
    SLICE_X4Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/int_numReps_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.150 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/control_s_axi_U/int_numReps_reg[20]/Q
                         net (fo=3, routed)           0.127     3.277    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/numReps_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram/SRL_SIG_reg[0][31]_0[20]
    SLICE_X5Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/numReps_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram/SRL_SIG_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.139     3.406    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/numReps_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram/ap_clk
    SLICE_X5Y98          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/numReps_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram/SRL_SIG_reg[0][20]/C
                         clock pessimism             -0.240     3.166    
    SLICE_X5Y98          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     3.268    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/numReps_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram/SRL_SIG_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.685%)  route 0.123ns (52.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.785ns (routing 1.450ns, distribution 1.335ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.584ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.785     3.001    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X12Y90         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.113 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]/Q
                         net (fo=3, routed)           0.123     3.236    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/rs_wreq_n_120
    SLICE_X13Y90         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.098     3.365    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X13Y90         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[11]/C
                         clock pessimism             -0.240     3.124    
    SLICE_X13Y90         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     3.226    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/start_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.114ns (51.818%)  route 0.106ns (48.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.825ns (routing 1.450ns, distribution 1.375ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.584ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.825     3.041    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y42          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.155 r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/Q
                         net (fo=2, routed)           0.106     3.261    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/D[1]
    SLICE_X0Y42          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.117     3.384    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X0Y42          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[1]/C
                         clock pessimism             -0.234     3.150    
    SLICE_X0Y42          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.251    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[309]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[309]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.837ns (routing 1.450ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.159ns (routing 1.584ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.837     3.053    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X20Y235        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[309]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y235        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.165 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[309]/Q
                         net (fo=1, routed)           0.134     3.299    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[309]
    SLICE_X19Y236        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[309]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.159     3.426    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X19Y236        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[309]/C
                         clock pessimism             -0.238     3.187    
    SLICE_X19Y236        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.288    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[309]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.113ns (51.598%)  route 0.106ns (48.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      2.750ns (routing 1.450ns, distribution 1.300ns)
  Clock Net Delay (Destination): 3.045ns (routing 1.584ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.750     2.966    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/ap_clk
    SLICE_X47Y113        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     3.079 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_reg[3]/Q
                         net (fo=1, routed)           0.106     3.185    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503[3]
    SLICE_X48Y113        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.045     3.312    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/ap_clk
    SLICE_X48Y113        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[3]/C
                         clock pessimism             -0.241     3.071    
    SLICE_X48Y113        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.174    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.185ns (60.873%)  route 0.119ns (39.127%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.671ns (routing 1.450ns, distribution 1.221ns)
  Clock Net Delay (Destination): 3.003ns (routing 1.584ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.671     2.887    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U/ap_clk
    SLICE_X32Y179        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.999 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U/q0_reg[0]/Q
                         net (fo=11, routed)          0.085     3.084    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U/weights_1_q0[0]
    SLICE_X32Y181        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.032     3.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U/i__carry_i_10/O
                         net (fo=1, routed)           0.024     3.140    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/weights_1_U_n_10
    SLICE_X32Y181        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.041     3.181 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/grp_Vector_Vector_Activate_Batch_fu_56/add_ln886_fu_914_p2_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.010     3.191    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[255]_0[2]
    SLICE_X32Y181        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.003     3.270    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X32Y181        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[18]/C
                         clock pessimism             -0.192     3.078    
    SLICE_X32Y181        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     3.180    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.541%)  route 0.110ns (49.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.825ns (routing 1.450ns, distribution 1.375ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.584ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.825     3.041    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y42          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.153 r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/Q
                         net (fo=2, routed)           0.110     3.263    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/D[0]
    SLICE_X0Y42          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.117     3.384    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X0Y42          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]/C
                         clock pessimism             -0.234     3.150    
    SLICE_X0Y42          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.251    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/ap_phi_reg_pp0_iter1_outData_1_reg_119_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.782ns (routing 1.450ns, distribution 1.332ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.584ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.782     2.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/ap_clk
    SLICE_X59Y28         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/ap_phi_reg_pp0_iter1_outData_1_reg_119_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     3.110 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/ap_phi_reg_pp0_iter1_outData_1_reg_119_reg[0]/Q
                         net (fo=2, routed)           0.136     3.246    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/regslice_both_out_V_U/Q[0]
    SLICE_X57Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.101     3.368    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/regslice_both_out_V_U/ap_clk
    SLICE_X57Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]/C
                         clock pessimism             -0.234     3.133    
    SLICE_X57Y27         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.234    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y21   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y21   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_2_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y23   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_3_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y23   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_3_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y24   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y128  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.342ns (24.437%)  route 1.058ns (75.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.868     4.778    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y104        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.817    13.033    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y104        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.302    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X10Y104        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.342ns (25.513%)  route 0.999ns (74.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 13.032 - 10.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.112ns (routing 1.584ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.112     3.379    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y106        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.497 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     3.686    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     3.910 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.809     4.719    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y103        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.816    13.032    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y103        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.302    13.334    
                         clock uncertainty           -0.160    13.174    
    SLICE_X10Y103        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.081    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.305ns (25.584%)  route 0.887ns (74.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 13.091 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.875ns (routing 1.450ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y128         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.564 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.263     3.827    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y128         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     4.014 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.624     4.638    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y126         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.875    13.091    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y126         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.244    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X4Y126         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.305ns (25.584%)  route 0.887ns (74.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 13.091 - 10.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.179ns (routing 1.584ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.875ns (routing 1.450ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.179     3.446    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y128         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.564 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.263     3.827    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y128         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     4.014 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.624     4.638    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y126         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.875    13.091    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y126         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.244    13.335    
                         clock uncertainty           -0.160    13.175    
    SLICE_X4Y126         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.082    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  8.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.820%)  route 0.115ns (43.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.705ns (routing 0.886ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.971ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.705     1.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y107        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.940 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.985    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y107        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.067     2.052 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     2.121    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y107        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.868     2.055    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y107        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.906    
    SLICE_X14Y107        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.888    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.820%)  route 0.115ns (43.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.705ns (routing 0.886ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.971ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.705     1.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y107        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.940 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.985    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y107        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.067     2.052 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     2.121    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y107        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.868     2.055    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y107        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.149     1.906    
    SLICE_X14Y107        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.888    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.820%)  route 0.115ns (43.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.705ns (routing 0.886ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.971ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.705     1.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y107        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.940 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.985    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y107        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.067     2.052 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     2.121    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X14Y107        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.868     2.055    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y107        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.149     1.906    
    SLICE_X14Y107        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.888    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.820%)  route 0.115ns (43.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.705ns (routing 0.886ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.971ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.705     1.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y107        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.940 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.985    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y107        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.067     2.052 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     2.121    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y107        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.864     2.051    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y107        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.149     1.902    
    SLICE_X14Y107        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.884    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.820%)  route 0.115ns (43.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.705ns (routing 0.886ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.971ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.705     1.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y107        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.940 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.985    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y107        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.067     2.052 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     2.121    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y107        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.864     2.051    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y107        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.149     1.902    
    SLICE_X14Y107        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.884    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.820%)  route 0.115ns (43.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.705ns (routing 0.886ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.971ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.705     1.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y107        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.940 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.985    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y107        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.067     2.052 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     2.121    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y107        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.864     2.051    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y107        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.149     1.902    
    SLICE_X14Y107        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     1.884    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.685%)  route 0.218ns (67.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.713     1.864    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y108        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.948 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.108     2.056    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.022     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y106         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.885     2.072    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y106         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.923    
    SLICE_X9Y106         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.905    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.685%)  route 0.218ns (67.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.713     1.864    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y108        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.948 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.108     2.056    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.022     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y106         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.885     2.072    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y106         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.149     1.923    
    SLICE_X9Y106         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.905    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.685%)  route 0.218ns (67.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.713     1.864    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y108        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.948 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.108     2.056    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.022     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y106         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.885     2.072    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y106         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.923    
    SLICE_X9Y106         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     1.905    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.685%)  route 0.218ns (67.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.713     1.864    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y108        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.948 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.108     2.056    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y107         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.022     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y106         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.881     2.068    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y106         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.149     1.919    
    SLICE_X9Y106         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.901    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.287    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.227ns (19.808%)  route 0.919ns (80.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.873ns (routing 1.450ns, distribution 1.423ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.710     0.710    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y201         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     0.937 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.209     1.146    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y201         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.873     3.089    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y201         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.104ns (23.799%)  route 0.333ns (76.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.916ns (routing 0.971ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.279     0.279    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y201         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.383 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.054     0.437    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y201         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.916     2.103    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y201         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 0.197ns (4.342%)  route 4.340ns (95.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.156ns (routing 1.584ns, distribution 1.572ns)
  Clock Net Delay (Destination): 2.659ns (routing 1.450ns, distribution 1.209ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.156     3.423    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y188         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.537 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=211, routed)         4.110     7.647    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X28Y163        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     7.730 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.230     7.960    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X28Y163        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.659     2.875    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X28Y163        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.157ns (4.262%)  route 3.527ns (95.738%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.584ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.181     3.448    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y192         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.561 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.641     5.202    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.246 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3508, routed)        1.886     7.132    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y108        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.819     3.035    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y108        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.157ns (4.262%)  route 3.527ns (95.738%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.584ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.181     3.448    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y192         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.561 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.641     5.202    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.246 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3508, routed)        1.886     7.132    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y108        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.819     3.035    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y108        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 0.157ns (4.297%)  route 3.497ns (95.703%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.584ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.450ns, distribution 1.354ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.181     3.448    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y192         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.561 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.641     5.202    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.246 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3508, routed)        1.856     7.102    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y106        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.804     3.020    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y106        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.654ns  (logic 0.157ns (4.297%)  route 3.497ns (95.703%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.584ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.450ns, distribution 1.354ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.181     3.448    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y192         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.561 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.641     5.202    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.246 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3508, routed)        1.856     7.102    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y106        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.804     3.020    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y106        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 0.157ns (4.449%)  route 3.372ns (95.551%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.584ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.872ns (routing 1.450ns, distribution 1.422ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.181     3.448    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y192         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.561 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.641     5.202    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.246 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3508, routed)        1.731     6.977    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y128         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.872     3.088    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y128         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 0.157ns (4.449%)  route 3.372ns (95.551%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.181ns (routing 1.584ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.872ns (routing 1.450ns, distribution 1.422ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.181     3.448    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y192         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.561 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.641     5.202    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.246 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3508, routed)        1.731     6.977    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y128         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.872     3.088    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y128         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.865ns  (logic 0.268ns (9.355%)  route 2.597ns (90.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.156ns (routing 1.584ns, distribution 1.572ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.156     3.423    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y188         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.537 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=211, routed)         2.360     5.897    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y31          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     6.051 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237     6.288    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y31          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.816     3.032    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y31          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.301ns (11.234%)  route 2.378ns (88.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.156ns (routing 1.584ns, distribution 1.572ns)
  Clock Net Delay (Destination): 2.670ns (routing 1.450ns, distribution 1.220ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.156     3.423    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y188         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.537 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=211, routed)         1.928     5.465    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X26Y222        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     5.652 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.450     6.102    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X26Y222        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.670     2.886    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X26Y222        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.114ns (4.940%)  route 2.194ns (95.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.097ns (routing 1.584ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.797ns (routing 1.450ns, distribution 1.347ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       3.097     3.364    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.478 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.194     5.672    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y75         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.797     3.013    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y75         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.743%)  route 0.108ns (56.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.108     2.064    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y33          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.873     2.060    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y33          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.743%)  route 0.108ns (56.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.108     2.064    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y33          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.873     2.060    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y33          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.743%)  route 0.108ns (56.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.108     2.064    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y33          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.873     2.060    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y33          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.792%)  route 0.151ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.971ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.151     2.106    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y33          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.874     2.061    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y33          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.792%)  route 0.151ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.971ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.151     2.106    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y33          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.874     2.061    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y33          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.792%)  route 0.151ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.971ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.151     2.106    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y33          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.874     2.061    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y33          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.242%)  route 0.169ns (66.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.971ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.169     2.124    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y35          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.879     2.066    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y35          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.242%)  route 0.169ns (66.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.971ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.169     2.124    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y35          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.879     2.066    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y35          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.242%)  route 0.169ns (66.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.971ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.169     2.124    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y35          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.879     2.066    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y35          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.084ns (31.524%)  route 0.182ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.886ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.721     1.872    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y32          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.956 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.182     2.138    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y51          FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.900     2.087    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y51          FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.057ns  (logic 1.754ns (57.377%)  route 1.303ns (42.623%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.770ns (routing 1.450ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[3])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<3>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<3>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<3>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           1.303     3.057    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_43
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.770     2.986    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.053ns  (logic 1.746ns (57.190%)  route 1.307ns (42.810%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.780ns (routing 1.450ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.699     0.813 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.813    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.065     0.878 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.878    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.600 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.600    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     1.746 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           1.307     3.053    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_46
    SLICE_X21Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.780     2.996    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X21Y102        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.799ns  (logic 1.754ns (62.665%)  route 1.045ns (37.335%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<12>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<12>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           1.045     2.799    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_36
    SLICE_X3Y93          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.816     3.032    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X3Y93          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[12]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.379ns  (logic 1.754ns (73.728%)  route 0.625ns (26.272%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.773ns (routing 1.450ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<16>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<16>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<16>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.625     2.379    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_30
    SLICE_X20Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.773     2.989    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X20Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.299ns  (logic 1.754ns (76.294%)  route 0.545ns (23.706%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<6>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<6>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.545     2.299    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_42
    SLICE_X2Y91          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.821     3.037    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X2Y91          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[6]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.293ns  (logic 1.754ns (76.494%)  route 0.539ns (23.506%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<11>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<11>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.539     2.293    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_37
    SLICE_X3Y93          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.816     3.032    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X3Y93          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[11]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.277ns  (logic 1.754ns (77.031%)  route 0.523ns (22.969%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.523     2.277    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_34
    SLICE_X3Y93          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.816     3.032    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X3Y93          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[14]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 1.754ns (77.099%)  route 0.521ns (22.901%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[5])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.521     2.275    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_43
    SLICE_X2Y91          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.821     3.037    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X2Y91          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[5]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 1.754ns (77.201%)  route 0.518ns (22.799%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<13>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<13>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.518     2.272    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_35
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.825     3.041    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[13]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 1.754ns (77.235%)  route 0.517ns (22.765%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.114     0.114 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     0.114    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[8])
                                                      0.700     0.814 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.814    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<8>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     0.881 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.881    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<8>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     1.608 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     1.608    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     1.754 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.517     2.271    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_40
    SLICE_X2Y91          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       2.821     3.037    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X2Y91          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.269ns (78.198%)  route 0.075ns (21.802%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.021     0.021 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     0.021    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[7])
                                                      0.074     0.095 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<7>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.014     0.109 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.109    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<7>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.127     0.236 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.236    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<7>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.269 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.075     0.344    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_41
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.881     2.068    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[7]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.269ns (77.522%)  route 0.078ns (22.478%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.971ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.078     0.347    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_37
    SLICE_X19Y106        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.844     2.031    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X19Y106        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[9]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.269ns (74.515%)  route 0.092ns (25.485%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.971ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[10])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<10>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<10>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.092     0.361    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_36
    SLICE_X19Y106        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.844     2.031    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X19Y106        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.269ns (71.925%)  route 0.105ns (28.075%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.849ns (routing 0.971ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[7])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<7>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<7>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<7>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.105     0.374    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_39
    SLICE_X21Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.849     2.036    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X21Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.269ns (71.543%)  route 0.107ns (28.457%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.971ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<6>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<6>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<6>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.107     0.376    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_40
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.838     2.025    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.269ns (71.164%)  route 0.109ns (28.836%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y38        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.021     0.021 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.021    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.074     0.095 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.095    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<4>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.014     0.109 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.109    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<4>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.127     0.236 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.236    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<4>
    DSP48E2_X1Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.033     0.269 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.109     0.378    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/mul_32s_19ns_32_1_1_U6_n_44
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.881     2.068    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/ap_clk
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_200704u_U0/totalIters_reg_78_reg[4]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.269ns (70.235%)  route 0.114ns (29.765%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.971ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<12>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<12>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.114     0.383    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_34
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.838     2.025    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[12]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.269ns (69.509%)  route 0.118ns (30.491%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.851ns (routing 0.971ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<14>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<14>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.118     0.387    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_32
    SLICE_X21Y104        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.851     2.038    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X21Y104        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.269ns (68.622%)  route 0.123ns (31.378%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.971ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.123     0.392    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_31
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.838     2.025    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X20Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.269ns (68.448%)  route 0.124ns (31.552%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.849ns (routing 0.971ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X5Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X5Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[5])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<5>
    DSP48E2_X5Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<5>
    DSP48E2_X5Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<5>
    DSP48E2_X5Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.124     0.393    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_41
    SLICE_X21Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=63153, routed)       1.849     2.036    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X21Y103        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/C





