# VHDL_De1Soc
Code developed for the Terassic De1-SoC FPGA
This code is VHDL register transfer level code as well as some description level code.

CP1 is a Sycnronus Up counter timer.
FA is a RTL full adder.
Setup is part of a larger progect. Project2 is a behavior level pattern recognition state machine with overlap.
