{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1004":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1006":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1009":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1012":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1006.in","_U1007.out"],
          ["coeff_U1009.in","_U1010.out"],
          ["coeff_U1012.in","_U1013.out"],
          ["mul_d0__U1005.out","add_all__U1015.in0"],
          ["mul_d1__U1008.out","add_all__U1015.in1"],
          ["add_all__U1016.in0","add_all__U1015.out"],
          ["mul_d2__U1011.out","add_all__U1016.in1"],
          ["add_all__U1017.in0","add_all__U1016.out"],
          ["const_term_U1014.out","add_all__U1017.in1"],
          ["self.out","add_all__U1017.out"],
          ["mul_d0__U1005.in0","coeff_U1006.out"],
          ["mul_d1__U1008.in0","coeff_U1009.out"],
          ["mul_d2__U1011.in0","coeff_U1012.out"],
          ["self.d.0","mul_d0__U1005.in1"],
          ["self.d.1","mul_d1__U1008.in1"],
          ["self.d.2","mul_d2__U1011.in1"]
        ]
      },
      "aff__U1026":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1028":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1031":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1034":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1028.in","_U1029.out"],
          ["coeff_U1031.in","_U1032.out"],
          ["coeff_U1034.in","_U1035.out"],
          ["mul_d0__U1027.out","add_all__U1037.in0"],
          ["mul_d1__U1030.out","add_all__U1037.in1"],
          ["add_all__U1038.in0","add_all__U1037.out"],
          ["mul_d2__U1033.out","add_all__U1038.in1"],
          ["add_all__U1039.in0","add_all__U1038.out"],
          ["const_term_U1036.out","add_all__U1039.in1"],
          ["self.out","add_all__U1039.out"],
          ["mul_d0__U1027.in0","coeff_U1028.out"],
          ["mul_d1__U1030.in0","coeff_U1031.out"],
          ["mul_d2__U1033.in0","coeff_U1034.out"],
          ["self.d.0","mul_d0__U1027.in1"],
          ["self.d.1","mul_d1__U1030.in1"],
          ["self.d.2","mul_d2__U1033.in1"]
        ]
      },
      "aff__U1047":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1053":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1056":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1049":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1052":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1055":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1049.in","_U1050.out"],
          ["coeff_U1052.in","_U1053.out"],
          ["coeff_U1055.in","_U1056.out"],
          ["mul_d0__U1048.out","add_all__U1058.in0"],
          ["mul_d1__U1051.out","add_all__U1058.in1"],
          ["add_all__U1059.in0","add_all__U1058.out"],
          ["mul_d2__U1054.out","add_all__U1059.in1"],
          ["add_all__U1060.in0","add_all__U1059.out"],
          ["const_term_U1057.out","add_all__U1060.in1"],
          ["self.out","add_all__U1060.out"],
          ["mul_d0__U1048.in0","coeff_U1049.out"],
          ["mul_d1__U1051.in0","coeff_U1052.out"],
          ["mul_d2__U1054.in0","coeff_U1055.out"],
          ["self.d.0","mul_d0__U1048.in1"],
          ["self.d.1","mul_d1__U1051.in1"],
          ["self.d.2","mul_d2__U1054.in1"]
        ]
      },
      "aff__U1069":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1071":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1074":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1077":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U1070":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1071.in","_U1072.out"],
          ["coeff_U1074.in","_U1075.out"],
          ["coeff_U1077.in","_U1078.out"],
          ["mul_d0__U1070.out","add_all__U1080.in0"],
          ["mul_d1__U1073.out","add_all__U1080.in1"],
          ["add_all__U1081.in0","add_all__U1080.out"],
          ["mul_d2__U1076.out","add_all__U1081.in1"],
          ["add_all__U1082.in0","add_all__U1081.out"],
          ["const_term_U1079.out","add_all__U1082.in1"],
          ["self.out","add_all__U1082.out"],
          ["mul_d0__U1070.in0","coeff_U1071.out"],
          ["mul_d1__U1073.in0","coeff_U1074.out"],
          ["mul_d2__U1076.in0","coeff_U1077.out"],
          ["self.d.0","mul_d0__U1070.in1"],
          ["self.d.1","mul_d1__U1073.in1"],
          ["self.d.2","mul_d2__U1076.in1"]
        ]
      },
      "aff__U1090":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1092":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1095":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1098":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1097":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1092.in","_U1093.out"],
          ["coeff_U1095.in","_U1096.out"],
          ["coeff_U1098.in","_U1099.out"],
          ["mul_d0__U1091.out","add_all__U1101.in0"],
          ["mul_d1__U1094.out","add_all__U1101.in1"],
          ["add_all__U1102.in0","add_all__U1101.out"],
          ["mul_d2__U1097.out","add_all__U1102.in1"],
          ["add_all__U1103.in0","add_all__U1102.out"],
          ["const_term_U1100.out","add_all__U1103.in1"],
          ["self.out","add_all__U1103.out"],
          ["mul_d0__U1091.in0","coeff_U1092.out"],
          ["mul_d1__U1094.in0","coeff_U1095.out"],
          ["mul_d2__U1097.in0","coeff_U1098.out"],
          ["self.d.0","mul_d0__U1091.in1"],
          ["self.d.1","mul_d1__U1094.in1"],
          ["self.d.2","mul_d2__U1097.in1"]
        ]
      },
      "aff__U111":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U113.in","_U114.out"],
          ["coeff_U116.in","_U117.out"],
          ["coeff_U119.in","_U120.out"],
          ["mul_d0__U112.out","add_all__U122.in0"],
          ["mul_d1__U115.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["mul_d2__U118.out","add_all__U123.in1"],
          ["add_all__U124.in0","add_all__U123.out"],
          ["const_term_U121.out","add_all__U124.in1"],
          ["self.out","add_all__U124.out"],
          ["mul_d0__U112.in0","coeff_U113.out"],
          ["mul_d1__U115.in0","coeff_U116.out"],
          ["mul_d2__U118.in0","coeff_U119.out"],
          ["self.d.0","mul_d0__U112.in1"],
          ["self.d.1","mul_d1__U115.in1"],
          ["self.d.2","mul_d2__U118.in1"]
        ]
      },
      "aff__U1112":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1114.in","_U1115.out"],
          ["coeff_U1117.in","_U1118.out"],
          ["coeff_U1120.in","_U1121.out"],
          ["mul_d0__U1113.out","add_all__U1123.in0"],
          ["mul_d1__U1116.out","add_all__U1123.in1"],
          ["add_all__U1124.in0","add_all__U1123.out"],
          ["mul_d2__U1119.out","add_all__U1124.in1"],
          ["add_all__U1125.in0","add_all__U1124.out"],
          ["const_term_U1122.out","add_all__U1125.in1"],
          ["self.out","add_all__U1125.out"],
          ["mul_d0__U1113.in0","coeff_U1114.out"],
          ["mul_d1__U1116.in0","coeff_U1117.out"],
          ["mul_d2__U1119.in0","coeff_U1120.out"],
          ["self.d.0","mul_d0__U1113.in1"],
          ["self.d.1","mul_d1__U1116.in1"],
          ["self.d.2","mul_d2__U1119.in1"]
        ]
      },
      "aff__U1216":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1218.in","_U1219.out"],
          ["coeff_U1221.in","_U1222.out"],
          ["coeff_U1224.in","_U1225.out"],
          ["mul_d0__U1217.out","add_all__U1227.in0"],
          ["mul_d1__U1220.out","add_all__U1227.in1"],
          ["add_all__U1228.in0","add_all__U1227.out"],
          ["mul_d2__U1223.out","add_all__U1228.in1"],
          ["add_all__U1229.in0","add_all__U1228.out"],
          ["const_term_U1226.out","add_all__U1229.in1"],
          ["self.out","add_all__U1229.out"],
          ["mul_d0__U1217.in0","coeff_U1218.out"],
          ["mul_d1__U1220.in0","coeff_U1221.out"],
          ["mul_d2__U1223.in0","coeff_U1224.out"],
          ["self.d.0","mul_d0__U1217.in1"],
          ["self.d.1","mul_d1__U1220.in1"],
          ["self.d.2","mul_d2__U1223.in1"]
        ]
      },
      "aff__U1238":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1240.in","_U1241.out"],
          ["coeff_U1243.in","_U1244.out"],
          ["coeff_U1246.in","_U1247.out"],
          ["mul_d0__U1239.out","add_all__U1249.in0"],
          ["mul_d1__U1242.out","add_all__U1249.in1"],
          ["add_all__U1250.in0","add_all__U1249.out"],
          ["mul_d2__U1245.out","add_all__U1250.in1"],
          ["add_all__U1251.in0","add_all__U1250.out"],
          ["const_term_U1248.out","add_all__U1251.in1"],
          ["self.out","add_all__U1251.out"],
          ["mul_d0__U1239.in0","coeff_U1240.out"],
          ["mul_d1__U1242.in0","coeff_U1243.out"],
          ["mul_d2__U1245.in0","coeff_U1246.out"],
          ["self.d.0","mul_d0__U1239.in1"],
          ["self.d.1","mul_d1__U1242.in1"],
          ["self.d.2","mul_d2__U1245.in1"]
        ]
      },
      "aff__U1259":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1267":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1261.in","_U1262.out"],
          ["coeff_U1264.in","_U1265.out"],
          ["coeff_U1267.in","_U1268.out"],
          ["mul_d0__U1260.out","add_all__U1270.in0"],
          ["mul_d1__U1263.out","add_all__U1270.in1"],
          ["add_all__U1271.in0","add_all__U1270.out"],
          ["mul_d2__U1266.out","add_all__U1271.in1"],
          ["add_all__U1272.in0","add_all__U1271.out"],
          ["const_term_U1269.out","add_all__U1272.in1"],
          ["self.out","add_all__U1272.out"],
          ["mul_d0__U1260.in0","coeff_U1261.out"],
          ["mul_d1__U1263.in0","coeff_U1264.out"],
          ["mul_d2__U1266.in0","coeff_U1267.out"],
          ["self.d.0","mul_d0__U1260.in1"],
          ["self.d.1","mul_d1__U1263.in1"],
          ["self.d.2","mul_d2__U1266.in1"]
        ]
      },
      "aff__U1281":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U1282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1283.in","_U1284.out"],
          ["coeff_U1286.in","_U1287.out"],
          ["coeff_U1289.in","_U1290.out"],
          ["mul_d0__U1282.out","add_all__U1292.in0"],
          ["mul_d1__U1285.out","add_all__U1292.in1"],
          ["add_all__U1293.in0","add_all__U1292.out"],
          ["mul_d2__U1288.out","add_all__U1293.in1"],
          ["add_all__U1294.in0","add_all__U1293.out"],
          ["const_term_U1291.out","add_all__U1294.in1"],
          ["self.out","add_all__U1294.out"],
          ["mul_d0__U1282.in0","coeff_U1283.out"],
          ["mul_d1__U1285.in0","coeff_U1286.out"],
          ["mul_d2__U1288.in0","coeff_U1289.out"],
          ["self.d.0","mul_d0__U1282.in1"],
          ["self.d.1","mul_d1__U1285.in1"],
          ["self.d.2","mul_d2__U1288.in1"]
        ]
      },
      "aff__U1302":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1310":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1304.in","_U1305.out"],
          ["coeff_U1307.in","_U1308.out"],
          ["coeff_U1310.in","_U1311.out"],
          ["mul_d0__U1303.out","add_all__U1313.in0"],
          ["mul_d1__U1306.out","add_all__U1313.in1"],
          ["add_all__U1314.in0","add_all__U1313.out"],
          ["mul_d2__U1309.out","add_all__U1314.in1"],
          ["add_all__U1315.in0","add_all__U1314.out"],
          ["const_term_U1312.out","add_all__U1315.in1"],
          ["self.out","add_all__U1315.out"],
          ["mul_d0__U1303.in0","coeff_U1304.out"],
          ["mul_d1__U1306.in0","coeff_U1307.out"],
          ["mul_d2__U1309.in0","coeff_U1310.out"],
          ["self.d.0","mul_d0__U1303.in1"],
          ["self.d.1","mul_d1__U1306.in1"],
          ["self.d.2","mul_d2__U1309.in1"]
        ]
      },
      "aff__U1324":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U1325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1326.in","_U1327.out"],
          ["coeff_U1329.in","_U1330.out"],
          ["coeff_U1332.in","_U1333.out"],
          ["mul_d0__U1325.out","add_all__U1335.in0"],
          ["mul_d1__U1328.out","add_all__U1335.in1"],
          ["add_all__U1336.in0","add_all__U1335.out"],
          ["mul_d2__U1331.out","add_all__U1336.in1"],
          ["add_all__U1337.in0","add_all__U1336.out"],
          ["const_term_U1334.out","add_all__U1337.in1"],
          ["self.out","add_all__U1337.out"],
          ["mul_d0__U1325.in0","coeff_U1326.out"],
          ["mul_d1__U1328.in0","coeff_U1329.out"],
          ["mul_d2__U1331.in0","coeff_U1332.out"],
          ["self.d.0","mul_d0__U1325.in1"],
          ["self.d.1","mul_d1__U1328.in1"],
          ["self.d.2","mul_d2__U1331.in1"]
        ]
      },
      "aff__U140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U142.in","_U143.out"],
          ["coeff_U145.in","_U146.out"],
          ["coeff_U148.in","_U149.out"],
          ["mul_d0__U141.out","add_all__U151.in0"],
          ["mul_d1__U144.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d2__U147.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["const_term_U150.out","add_all__U153.in1"],
          ["self.out","add_all__U153.out"],
          ["mul_d0__U141.in0","coeff_U142.out"],
          ["mul_d1__U144.in0","coeff_U145.out"],
          ["mul_d2__U147.in0","coeff_U148.out"],
          ["self.d.0","mul_d0__U141.in1"],
          ["self.d.1","mul_d1__U144.in1"],
          ["self.d.2","mul_d2__U147.in1"]
        ]
      },
      "aff__U1428":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1439":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1430.in","_U1431.out"],
          ["coeff_U1433.in","_U1434.out"],
          ["coeff_U1436.in","_U1437.out"],
          ["mul_d0__U1429.out","add_all__U1439.in0"],
          ["mul_d1__U1432.out","add_all__U1439.in1"],
          ["add_all__U1440.in0","add_all__U1439.out"],
          ["mul_d2__U1435.out","add_all__U1440.in1"],
          ["add_all__U1441.in0","add_all__U1440.out"],
          ["const_term_U1438.out","add_all__U1441.in1"],
          ["self.out","add_all__U1441.out"],
          ["mul_d0__U1429.in0","coeff_U1430.out"],
          ["mul_d1__U1432.in0","coeff_U1433.out"],
          ["mul_d2__U1435.in0","coeff_U1436.out"],
          ["self.d.0","mul_d0__U1429.in1"],
          ["self.d.1","mul_d1__U1432.in1"],
          ["self.d.2","mul_d2__U1435.in1"]
        ]
      },
      "aff__U1450":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1452.in","_U1453.out"],
          ["coeff_U1455.in","_U1456.out"],
          ["coeff_U1458.in","_U1459.out"],
          ["mul_d0__U1451.out","add_all__U1461.in0"],
          ["mul_d1__U1454.out","add_all__U1461.in1"],
          ["add_all__U1462.in0","add_all__U1461.out"],
          ["mul_d2__U1457.out","add_all__U1462.in1"],
          ["add_all__U1463.in0","add_all__U1462.out"],
          ["const_term_U1460.out","add_all__U1463.in1"],
          ["self.out","add_all__U1463.out"],
          ["mul_d0__U1451.in0","coeff_U1452.out"],
          ["mul_d1__U1454.in0","coeff_U1455.out"],
          ["mul_d2__U1457.in0","coeff_U1458.out"],
          ["self.d.0","mul_d0__U1451.in1"],
          ["self.d.1","mul_d1__U1454.in1"],
          ["self.d.2","mul_d2__U1457.in1"]
        ]
      },
      "aff__U1471":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1473.in","_U1474.out"],
          ["coeff_U1476.in","_U1477.out"],
          ["coeff_U1479.in","_U1480.out"],
          ["mul_d0__U1472.out","add_all__U1482.in0"],
          ["mul_d1__U1475.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d2__U1478.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["const_term_U1481.out","add_all__U1484.in1"],
          ["self.out","add_all__U1484.out"],
          ["mul_d0__U1472.in0","coeff_U1473.out"],
          ["mul_d1__U1475.in0","coeff_U1476.out"],
          ["mul_d2__U1478.in0","coeff_U1479.out"],
          ["self.d.0","mul_d0__U1472.in1"],
          ["self.d.1","mul_d1__U1475.in1"],
          ["self.d.2","mul_d2__U1478.in1"]
        ]
      },
      "aff__U1493":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1498":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1501":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U1494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1495.in","_U1496.out"],
          ["coeff_U1498.in","_U1499.out"],
          ["coeff_U1501.in","_U1502.out"],
          ["mul_d0__U1494.out","add_all__U1504.in0"],
          ["mul_d1__U1497.out","add_all__U1504.in1"],
          ["add_all__U1505.in0","add_all__U1504.out"],
          ["mul_d2__U1500.out","add_all__U1505.in1"],
          ["add_all__U1506.in0","add_all__U1505.out"],
          ["const_term_U1503.out","add_all__U1506.in1"],
          ["self.out","add_all__U1506.out"],
          ["mul_d0__U1494.in0","coeff_U1495.out"],
          ["mul_d1__U1497.in0","coeff_U1498.out"],
          ["mul_d2__U1500.in0","coeff_U1501.out"],
          ["self.d.0","mul_d0__U1494.in1"],
          ["self.d.1","mul_d1__U1497.in1"],
          ["self.d.2","mul_d2__U1500.in1"]
        ]
      },
      "aff__U1514":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U1515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1521":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1516.in","_U1517.out"],
          ["coeff_U1519.in","_U1520.out"],
          ["coeff_U1522.in","_U1523.out"],
          ["mul_d0__U1515.out","add_all__U1525.in0"],
          ["mul_d1__U1518.out","add_all__U1525.in1"],
          ["add_all__U1526.in0","add_all__U1525.out"],
          ["mul_d2__U1521.out","add_all__U1526.in1"],
          ["add_all__U1527.in0","add_all__U1526.out"],
          ["const_term_U1524.out","add_all__U1527.in1"],
          ["self.out","add_all__U1527.out"],
          ["mul_d0__U1515.in0","coeff_U1516.out"],
          ["mul_d1__U1518.in0","coeff_U1519.out"],
          ["mul_d2__U1521.in0","coeff_U1522.out"],
          ["self.d.0","mul_d0__U1515.in1"],
          ["self.d.1","mul_d1__U1518.in1"],
          ["self.d.2","mul_d2__U1521.in1"]
        ]
      },
      "aff__U1536":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U1545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1541":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007c"]}
          },
          "mul_d0__U1537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1543":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1538.in","_U1539.out"],
          ["coeff_U1541.in","_U1542.out"],
          ["coeff_U1544.in","_U1545.out"],
          ["mul_d0__U1537.out","add_all__U1547.in0"],
          ["mul_d1__U1540.out","add_all__U1547.in1"],
          ["add_all__U1548.in0","add_all__U1547.out"],
          ["mul_d2__U1543.out","add_all__U1548.in1"],
          ["add_all__U1549.in0","add_all__U1548.out"],
          ["const_term_U1546.out","add_all__U1549.in1"],
          ["self.out","add_all__U1549.out"],
          ["mul_d0__U1537.in0","coeff_U1538.out"],
          ["mul_d1__U1540.in0","coeff_U1541.out"],
          ["mul_d2__U1543.in0","coeff_U1544.out"],
          ["self.d.0","mul_d0__U1537.in1"],
          ["self.d.1","mul_d1__U1540.in1"],
          ["self.d.2","mul_d2__U1543.in1"]
        ]
      },
      "aff__U1631":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1633.in","_U1634.out"],
          ["coeff_U1636.in","_U1637.out"],
          ["coeff_U1639.in","_U1640.out"],
          ["mul_d0__U1632.out","add_all__U1642.in0"],
          ["mul_d1__U1635.out","add_all__U1642.in1"],
          ["add_all__U1643.in0","add_all__U1642.out"],
          ["mul_d2__U1638.out","add_all__U1643.in1"],
          ["add_all__U1644.in0","add_all__U1643.out"],
          ["const_term_U1641.out","add_all__U1644.in1"],
          ["self.out","add_all__U1644.out"],
          ["mul_d0__U1632.in0","coeff_U1633.out"],
          ["mul_d1__U1635.in0","coeff_U1636.out"],
          ["mul_d2__U1638.in0","coeff_U1639.out"],
          ["self.d.0","mul_d0__U1632.in1"],
          ["self.d.1","mul_d1__U1635.in1"],
          ["self.d.2","mul_d2__U1638.in1"]
        ]
      },
      "aff__U1653":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1658":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1661":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1660":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1655.in","_U1656.out"],
          ["coeff_U1658.in","_U1659.out"],
          ["coeff_U1661.in","_U1662.out"],
          ["mul_d0__U1654.out","add_all__U1664.in0"],
          ["mul_d1__U1657.out","add_all__U1664.in1"],
          ["add_all__U1665.in0","add_all__U1664.out"],
          ["mul_d2__U1660.out","add_all__U1665.in1"],
          ["add_all__U1666.in0","add_all__U1665.out"],
          ["const_term_U1663.out","add_all__U1666.in1"],
          ["self.out","add_all__U1666.out"],
          ["mul_d0__U1654.in0","coeff_U1655.out"],
          ["mul_d1__U1657.in0","coeff_U1658.out"],
          ["mul_d2__U1660.in0","coeff_U1661.out"],
          ["self.d.0","mul_d0__U1654.in1"],
          ["self.d.1","mul_d1__U1657.in1"],
          ["self.d.2","mul_d2__U1660.in1"]
        ]
      },
      "aff__U1676":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1678":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1684":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1680":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1678.in","_U1679.out"],
          ["coeff_U1681.in","_U1682.out"],
          ["coeff_U1684.in","_U1685.out"],
          ["mul_d0__U1677.out","add_all__U1687.in0"],
          ["mul_d1__U1680.out","add_all__U1687.in1"],
          ["add_all__U1688.in0","add_all__U1687.out"],
          ["mul_d2__U1683.out","add_all__U1688.in1"],
          ["add_all__U1689.in0","add_all__U1688.out"],
          ["const_term_U1686.out","add_all__U1689.in1"],
          ["self.out","add_all__U1689.out"],
          ["mul_d0__U1677.in0","coeff_U1678.out"],
          ["mul_d1__U1680.in0","coeff_U1681.out"],
          ["mul_d2__U1683.in0","coeff_U1684.out"],
          ["self.d.0","mul_d0__U1677.in1"],
          ["self.d.1","mul_d1__U1680.in1"],
          ["self.d.2","mul_d2__U1683.in1"]
        ]
      },
      "aff__U169":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U171.in","_U172.out"],
          ["coeff_U174.in","_U175.out"],
          ["coeff_U177.in","_U178.out"],
          ["mul_d0__U170.out","add_all__U180.in0"],
          ["mul_d1__U173.out","add_all__U180.in1"],
          ["add_all__U181.in0","add_all__U180.out"],
          ["mul_d2__U176.out","add_all__U181.in1"],
          ["add_all__U182.in0","add_all__U181.out"],
          ["const_term_U179.out","add_all__U182.in1"],
          ["self.out","add_all__U182.out"],
          ["mul_d0__U170.in0","coeff_U171.out"],
          ["mul_d1__U173.in0","coeff_U174.out"],
          ["mul_d2__U176.in0","coeff_U177.out"],
          ["self.d.0","mul_d0__U170.in1"],
          ["self.d.1","mul_d1__U173.in1"],
          ["self.d.2","mul_d2__U176.in1"]
        ]
      },
      "aff__U1698":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1706":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U1699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1700.in","_U1701.out"],
          ["coeff_U1703.in","_U1704.out"],
          ["coeff_U1706.in","_U1707.out"],
          ["mul_d0__U1699.out","add_all__U1709.in0"],
          ["mul_d1__U1702.out","add_all__U1709.in1"],
          ["add_all__U1710.in0","add_all__U1709.out"],
          ["mul_d2__U1705.out","add_all__U1710.in1"],
          ["add_all__U1711.in0","add_all__U1710.out"],
          ["const_term_U1708.out","add_all__U1711.in1"],
          ["self.out","add_all__U1711.out"],
          ["mul_d0__U1699.in0","coeff_U1700.out"],
          ["mul_d1__U1702.in0","coeff_U1703.out"],
          ["mul_d2__U1705.in0","coeff_U1706.out"],
          ["self.d.0","mul_d0__U1699.in1"],
          ["self.d.1","mul_d1__U1702.in1"],
          ["self.d.2","mul_d2__U1705.in1"]
        ]
      },
      "aff__U1721":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1734":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1723":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1726":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1729":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1728":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1723.in","_U1724.out"],
          ["coeff_U1726.in","_U1727.out"],
          ["coeff_U1729.in","_U1730.out"],
          ["mul_d0__U1722.out","add_all__U1732.in0"],
          ["mul_d1__U1725.out","add_all__U1732.in1"],
          ["add_all__U1733.in0","add_all__U1732.out"],
          ["mul_d2__U1728.out","add_all__U1733.in1"],
          ["add_all__U1734.in0","add_all__U1733.out"],
          ["const_term_U1731.out","add_all__U1734.in1"],
          ["self.out","add_all__U1734.out"],
          ["mul_d0__U1722.in0","coeff_U1723.out"],
          ["mul_d1__U1725.in0","coeff_U1726.out"],
          ["mul_d2__U1728.in0","coeff_U1729.out"],
          ["self.d.0","mul_d0__U1722.in1"],
          ["self.d.1","mul_d1__U1725.in1"],
          ["self.d.2","mul_d2__U1728.in1"]
        ]
      },
      "aff__U1743":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U1752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1751":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U1744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1750":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1745.in","_U1746.out"],
          ["coeff_U1748.in","_U1749.out"],
          ["coeff_U1751.in","_U1752.out"],
          ["mul_d0__U1744.out","add_all__U1754.in0"],
          ["mul_d1__U1747.out","add_all__U1754.in1"],
          ["add_all__U1755.in0","add_all__U1754.out"],
          ["mul_d2__U1750.out","add_all__U1755.in1"],
          ["add_all__U1756.in0","add_all__U1755.out"],
          ["const_term_U1753.out","add_all__U1756.in1"],
          ["self.out","add_all__U1756.out"],
          ["mul_d0__U1744.in0","coeff_U1745.out"],
          ["mul_d1__U1747.in0","coeff_U1748.out"],
          ["mul_d2__U1750.in0","coeff_U1751.out"],
          ["self.d.0","mul_d0__U1744.in1"],
          ["self.d.1","mul_d1__U1747.in1"],
          ["self.d.2","mul_d2__U1750.in1"]
        ]
      },
      "aff__U198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U200.in","_U201.out"],
          ["coeff_U203.in","_U204.out"],
          ["coeff_U206.in","_U207.out"],
          ["mul_d0__U199.out","add_all__U209.in0"],
          ["mul_d1__U202.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["mul_d2__U205.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["const_term_U208.out","add_all__U211.in1"],
          ["self.out","add_all__U211.out"],
          ["mul_d0__U199.in0","coeff_U200.out"],
          ["mul_d1__U202.in0","coeff_U203.out"],
          ["mul_d2__U205.in0","coeff_U206.out"],
          ["self.d.0","mul_d0__U199.in1"],
          ["self.d.1","mul_d1__U202.in1"],
          ["self.d.2","mul_d2__U205.in1"]
        ]
      },
      "aff__U227":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U229.in","_U230.out"],
          ["coeff_U232.in","_U233.out"],
          ["coeff_U235.in","_U236.out"],
          ["mul_d0__U228.out","add_all__U238.in0"],
          ["mul_d1__U231.out","add_all__U238.in1"],
          ["add_all__U239.in0","add_all__U238.out"],
          ["mul_d2__U234.out","add_all__U239.in1"],
          ["add_all__U240.in0","add_all__U239.out"],
          ["const_term_U237.out","add_all__U240.in1"],
          ["self.out","add_all__U240.out"],
          ["mul_d0__U228.in0","coeff_U229.out"],
          ["mul_d1__U231.in0","coeff_U232.out"],
          ["mul_d2__U234.in0","coeff_U235.out"],
          ["self.d.0","mul_d0__U228.in1"],
          ["self.d.1","mul_d1__U231.in1"],
          ["self.d.2","mul_d2__U234.in1"]
        ]
      },
      "aff__U256":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U258.in","_U259.out"],
          ["coeff_U261.in","_U262.out"],
          ["coeff_U264.in","_U265.out"],
          ["mul_d0__U257.out","add_all__U267.in0"],
          ["mul_d1__U260.out","add_all__U267.in1"],
          ["add_all__U268.in0","add_all__U267.out"],
          ["mul_d2__U263.out","add_all__U268.in1"],
          ["add_all__U269.in0","add_all__U268.out"],
          ["const_term_U266.out","add_all__U269.in1"],
          ["self.out","add_all__U269.out"],
          ["mul_d0__U257.in0","coeff_U258.out"],
          ["mul_d1__U260.in0","coeff_U261.out"],
          ["mul_d2__U263.in0","coeff_U264.out"],
          ["self.d.0","mul_d0__U257.in1"],
          ["self.d.1","mul_d1__U260.in1"],
          ["self.d.2","mul_d2__U263.in1"]
        ]
      },
      "aff__U285":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U287.in","_U288.out"],
          ["coeff_U290.in","_U291.out"],
          ["coeff_U293.in","_U294.out"],
          ["mul_d0__U286.out","add_all__U296.in0"],
          ["mul_d1__U289.out","add_all__U296.in1"],
          ["add_all__U297.in0","add_all__U296.out"],
          ["mul_d2__U292.out","add_all__U297.in1"],
          ["add_all__U298.in0","add_all__U297.out"],
          ["const_term_U295.out","add_all__U298.in1"],
          ["self.out","add_all__U298.out"],
          ["mul_d0__U286.in0","coeff_U287.out"],
          ["mul_d1__U289.in0","coeff_U290.out"],
          ["mul_d2__U292.in0","coeff_U293.out"],
          ["self.d.0","mul_d0__U286.in1"],
          ["self.d.1","mul_d1__U289.in1"],
          ["self.d.2","mul_d2__U292.in1"]
        ]
      },
      "aff__U314":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U316.in","_U317.out"],
          ["coeff_U319.in","_U320.out"],
          ["coeff_U322.in","_U323.out"],
          ["mul_d0__U315.out","add_all__U325.in0"],
          ["mul_d1__U318.out","add_all__U325.in1"],
          ["add_all__U326.in0","add_all__U325.out"],
          ["mul_d2__U321.out","add_all__U326.in1"],
          ["add_all__U327.in0","add_all__U326.out"],
          ["const_term_U324.out","add_all__U327.in1"],
          ["self.out","add_all__U327.out"],
          ["mul_d0__U315.in0","coeff_U316.out"],
          ["mul_d1__U318.in0","coeff_U319.out"],
          ["mul_d2__U321.in0","coeff_U322.out"],
          ["self.d.0","mul_d0__U315.in1"],
          ["self.d.1","mul_d1__U318.in1"],
          ["self.d.2","mul_d2__U321.in1"]
        ]
      },
      "aff__U343":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0106"]}
          },
          "mul_d0__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U345.in","_U346.out"],
          ["coeff_U348.in","_U349.out"],
          ["coeff_U351.in","_U352.out"],
          ["mul_d0__U344.out","add_all__U354.in0"],
          ["mul_d1__U347.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["mul_d2__U350.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["const_term_U353.out","add_all__U356.in1"],
          ["self.out","add_all__U356.out"],
          ["mul_d0__U344.in0","coeff_U345.out"],
          ["mul_d1__U347.in0","coeff_U348.out"],
          ["mul_d2__U350.in0","coeff_U351.out"],
          ["self.d.0","mul_d0__U344.in1"],
          ["self.d.1","mul_d1__U347.in1"],
          ["self.d.2","mul_d2__U350.in1"]
        ]
      },
      "aff__U372":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0109"]}
          },
          "mul_d0__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U374.in","_U375.out"],
          ["coeff_U377.in","_U378.out"],
          ["coeff_U380.in","_U381.out"],
          ["mul_d0__U373.out","add_all__U383.in0"],
          ["mul_d1__U376.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["mul_d2__U379.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["const_term_U382.out","add_all__U385.in1"],
          ["self.out","add_all__U385.out"],
          ["mul_d0__U373.in0","coeff_U374.out"],
          ["mul_d1__U376.in0","coeff_U377.out"],
          ["mul_d2__U379.in0","coeff_U380.out"],
          ["self.d.0","mul_d0__U373.in1"],
          ["self.d.1","mul_d1__U376.in1"],
          ["self.d.2","mul_d2__U379.in1"]
        ]
      },
      "aff__U401":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U406":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U403.in","_U404.out"],
          ["coeff_U406.in","_U407.out"],
          ["coeff_U409.in","_U410.out"],
          ["mul_d0__U402.out","add_all__U412.in0"],
          ["mul_d1__U405.out","add_all__U412.in1"],
          ["add_all__U413.in0","add_all__U412.out"],
          ["mul_d2__U408.out","add_all__U413.in1"],
          ["add_all__U414.in0","add_all__U413.out"],
          ["const_term_U411.out","add_all__U414.in1"],
          ["self.out","add_all__U414.out"],
          ["mul_d0__U402.in0","coeff_U403.out"],
          ["mul_d1__U405.in0","coeff_U406.out"],
          ["mul_d2__U408.in0","coeff_U409.out"],
          ["self.d.0","mul_d0__U402.in1"],
          ["self.d.1","mul_d1__U405.in1"],
          ["self.d.2","mul_d2__U408.in1"]
        ]
      },
      "aff__U430":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U432":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h018d"]}
          },
          "mul_d0__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U432.in","_U433.out"],
          ["coeff_U435.in","_U436.out"],
          ["coeff_U438.in","_U439.out"],
          ["mul_d0__U431.out","add_all__U441.in0"],
          ["mul_d1__U434.out","add_all__U441.in1"],
          ["add_all__U442.in0","add_all__U441.out"],
          ["mul_d2__U437.out","add_all__U442.in1"],
          ["add_all__U443.in0","add_all__U442.out"],
          ["const_term_U440.out","add_all__U443.in1"],
          ["self.out","add_all__U443.out"],
          ["mul_d0__U431.in0","coeff_U432.out"],
          ["mul_d1__U434.in0","coeff_U435.out"],
          ["mul_d2__U437.in0","coeff_U438.out"],
          ["self.d.0","mul_d0__U431.in1"],
          ["self.d.1","mul_d1__U434.in1"],
          ["self.d.2","mul_d2__U437.in1"]
        ]
      },
      "aff__U459":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U464":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h018e"]}
          },
          "mul_d0__U460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U461.in","_U462.out"],
          ["coeff_U464.in","_U465.out"],
          ["coeff_U467.in","_U468.out"],
          ["mul_d0__U460.out","add_all__U470.in0"],
          ["mul_d1__U463.out","add_all__U470.in1"],
          ["add_all__U471.in0","add_all__U470.out"],
          ["mul_d2__U466.out","add_all__U471.in1"],
          ["add_all__U472.in0","add_all__U471.out"],
          ["const_term_U469.out","add_all__U472.in1"],
          ["self.out","add_all__U472.out"],
          ["mul_d0__U460.in0","coeff_U461.out"],
          ["mul_d1__U463.in0","coeff_U464.out"],
          ["mul_d2__U466.in0","coeff_U467.out"],
          ["self.d.0","mul_d0__U460.in1"],
          ["self.d.1","mul_d1__U463.in1"],
          ["self.d.2","mul_d2__U466.in1"]
        ]
      },
      "aff__U490":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "_U499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U498":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U492.in","_U493.out"],
          ["coeff_U495.in","_U496.out"],
          ["coeff_U498.in","_U499.out"],
          ["mul_d0__U491.out","add_all__U501.in0"],
          ["mul_d1__U494.out","add_all__U501.in1"],
          ["add_all__U502.in0","add_all__U501.out"],
          ["mul_d2__U497.out","add_all__U502.in1"],
          ["add_all__U503.in0","add_all__U502.out"],
          ["const_term_U500.out","add_all__U503.in1"],
          ["self.out","add_all__U503.out"],
          ["mul_d0__U491.in0","coeff_U492.out"],
          ["mul_d1__U494.in0","coeff_U495.out"],
          ["mul_d2__U497.in0","coeff_U498.out"],
          ["self.d.0","mul_d0__U491.in1"],
          ["self.d.1","mul_d1__U494.in1"],
          ["self.d.2","mul_d2__U497.in1"]
        ]
      },
      "aff__U53":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U55.in","_U56.out"],
          ["coeff_U58.in","_U59.out"],
          ["coeff_U61.in","_U62.out"],
          ["mul_d0__U54.out","add_all__U64.in0"],
          ["mul_d1__U57.out","add_all__U64.in1"],
          ["add_all__U65.in0","add_all__U64.out"],
          ["mul_d2__U60.out","add_all__U65.in1"],
          ["add_all__U66.in0","add_all__U65.out"],
          ["const_term_U63.out","add_all__U66.in1"],
          ["self.out","add_all__U66.out"],
          ["mul_d0__U54.in0","coeff_U55.out"],
          ["mul_d1__U57.in0","coeff_U58.out"],
          ["mul_d2__U60.in0","coeff_U61.out"],
          ["self.d.0","mul_d0__U54.in1"],
          ["self.d.1","mul_d1__U57.in1"],
          ["self.d.2","mul_d2__U60.in1"]
        ]
      },
      "aff__U588":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U600":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U593":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U589":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U590.in","_U591.out"],
          ["coeff_U593.in","_U594.out"],
          ["coeff_U596.in","_U597.out"],
          ["mul_d0__U589.out","add_all__U599.in0"],
          ["mul_d1__U592.out","add_all__U599.in1"],
          ["add_all__U600.in0","add_all__U599.out"],
          ["mul_d2__U595.out","add_all__U600.in1"],
          ["add_all__U601.in0","add_all__U600.out"],
          ["const_term_U598.out","add_all__U601.in1"],
          ["self.out","add_all__U601.out"],
          ["mul_d0__U589.in0","coeff_U590.out"],
          ["mul_d1__U592.in0","coeff_U593.out"],
          ["mul_d2__U595.in0","coeff_U596.out"],
          ["self.d.0","mul_d0__U589.in1"],
          ["self.d.1","mul_d1__U592.in1"],
          ["self.d.2","mul_d2__U595.in1"]
        ]
      },
      "aff__U610":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U619":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U612":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U615":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U618":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U612.in","_U613.out"],
          ["coeff_U615.in","_U616.out"],
          ["coeff_U618.in","_U619.out"],
          ["mul_d0__U611.out","add_all__U621.in0"],
          ["mul_d1__U614.out","add_all__U621.in1"],
          ["add_all__U622.in0","add_all__U621.out"],
          ["mul_d2__U617.out","add_all__U622.in1"],
          ["add_all__U623.in0","add_all__U622.out"],
          ["const_term_U620.out","add_all__U623.in1"],
          ["self.out","add_all__U623.out"],
          ["mul_d0__U611.in0","coeff_U612.out"],
          ["mul_d1__U614.in0","coeff_U615.out"],
          ["mul_d2__U617.in0","coeff_U618.out"],
          ["self.d.0","mul_d0__U611.in1"],
          ["self.d.1","mul_d1__U614.in1"],
          ["self.d.2","mul_d2__U617.in1"]
        ]
      },
      "aff__U631":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U633.in","_U634.out"],
          ["coeff_U636.in","_U637.out"],
          ["coeff_U639.in","_U640.out"],
          ["mul_d0__U632.out","add_all__U642.in0"],
          ["mul_d1__U635.out","add_all__U642.in1"],
          ["add_all__U643.in0","add_all__U642.out"],
          ["mul_d2__U638.out","add_all__U643.in1"],
          ["add_all__U644.in0","add_all__U643.out"],
          ["const_term_U641.out","add_all__U644.in1"],
          ["self.out","add_all__U644.out"],
          ["mul_d0__U632.in0","coeff_U633.out"],
          ["mul_d1__U635.in0","coeff_U636.out"],
          ["mul_d2__U638.in0","coeff_U639.out"],
          ["self.d.0","mul_d0__U632.in1"],
          ["self.d.1","mul_d1__U635.in1"],
          ["self.d.2","mul_d2__U638.in1"]
        ]
      },
      "aff__U653":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U658":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U661":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U660":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U655.in","_U656.out"],
          ["coeff_U658.in","_U659.out"],
          ["coeff_U661.in","_U662.out"],
          ["mul_d0__U654.out","add_all__U664.in0"],
          ["mul_d1__U657.out","add_all__U664.in1"],
          ["add_all__U665.in0","add_all__U664.out"],
          ["mul_d2__U660.out","add_all__U665.in1"],
          ["add_all__U666.in0","add_all__U665.out"],
          ["const_term_U663.out","add_all__U666.in1"],
          ["self.out","add_all__U666.out"],
          ["mul_d0__U654.in0","coeff_U655.out"],
          ["mul_d1__U657.in0","coeff_U658.out"],
          ["mul_d2__U660.in0","coeff_U661.out"],
          ["self.d.0","mul_d0__U654.in1"],
          ["self.d.1","mul_d1__U657.in1"],
          ["self.d.2","mul_d2__U660.in1"]
        ]
      },
      "aff__U674":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U676":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U679":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h010a"]}
          },
          "mul_d0__U675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U678":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U676.in","_U677.out"],
          ["coeff_U679.in","_U680.out"],
          ["coeff_U682.in","_U683.out"],
          ["mul_d0__U675.out","add_all__U685.in0"],
          ["mul_d1__U678.out","add_all__U685.in1"],
          ["add_all__U686.in0","add_all__U685.out"],
          ["mul_d2__U681.out","add_all__U686.in1"],
          ["add_all__U687.in0","add_all__U686.out"],
          ["const_term_U684.out","add_all__U687.in1"],
          ["self.out","add_all__U687.out"],
          ["mul_d0__U675.in0","coeff_U676.out"],
          ["mul_d1__U678.in0","coeff_U679.out"],
          ["mul_d2__U681.in0","coeff_U682.out"],
          ["self.d.0","mul_d0__U675.in1"],
          ["self.d.1","mul_d1__U678.in1"],
          ["self.d.2","mul_d2__U681.in1"]
        ]
      },
      "aff__U696":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U698":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U701":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U704":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0078"]}
          },
          "mul_d0__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U698.in","_U699.out"],
          ["coeff_U701.in","_U702.out"],
          ["coeff_U704.in","_U705.out"],
          ["mul_d0__U697.out","add_all__U707.in0"],
          ["mul_d1__U700.out","add_all__U707.in1"],
          ["add_all__U708.in0","add_all__U707.out"],
          ["mul_d2__U703.out","add_all__U708.in1"],
          ["add_all__U709.in0","add_all__U708.out"],
          ["const_term_U706.out","add_all__U709.in1"],
          ["self.out","add_all__U709.out"],
          ["mul_d0__U697.in0","coeff_U698.out"],
          ["mul_d1__U700.in0","coeff_U701.out"],
          ["mul_d2__U703.in0","coeff_U704.out"],
          ["self.d.0","mul_d0__U697.in1"],
          ["self.d.1","mul_d1__U700.in1"],
          ["self.d.2","mul_d2__U703.in1"]
        ]
      },
      "aff__U725":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U733":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U727.in","_U728.out"],
          ["coeff_U730.in","_U731.out"],
          ["coeff_U733.in","_U734.out"],
          ["mul_d0__U726.out","add_all__U736.in0"],
          ["mul_d1__U729.out","add_all__U736.in1"],
          ["add_all__U737.in0","add_all__U736.out"],
          ["mul_d2__U732.out","add_all__U737.in1"],
          ["add_all__U738.in0","add_all__U737.out"],
          ["const_term_U735.out","add_all__U738.in1"],
          ["self.out","add_all__U738.out"],
          ["mul_d0__U726.in0","coeff_U727.out"],
          ["mul_d1__U729.in0","coeff_U730.out"],
          ["mul_d2__U732.in0","coeff_U733.out"],
          ["self.d.0","mul_d0__U726.in1"],
          ["self.d.1","mul_d1__U729.in1"],
          ["self.d.2","mul_d2__U732.in1"]
        ]
      },
      "aff__U747":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U758":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U760":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U749":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U752":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U755":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U748":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U751":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U754":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U749.in","_U750.out"],
          ["coeff_U752.in","_U753.out"],
          ["coeff_U755.in","_U756.out"],
          ["mul_d0__U748.out","add_all__U758.in0"],
          ["mul_d1__U751.out","add_all__U758.in1"],
          ["add_all__U759.in0","add_all__U758.out"],
          ["mul_d2__U754.out","add_all__U759.in1"],
          ["add_all__U760.in0","add_all__U759.out"],
          ["const_term_U757.out","add_all__U760.in1"],
          ["self.out","add_all__U760.out"],
          ["mul_d0__U748.in0","coeff_U749.out"],
          ["mul_d1__U751.in0","coeff_U752.out"],
          ["mul_d2__U754.in0","coeff_U755.out"],
          ["self.d.0","mul_d0__U748.in1"],
          ["self.d.1","mul_d1__U751.in1"],
          ["self.d.2","mul_d2__U754.in1"]
        ]
      },
      "aff__U773":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U775":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U778":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U781":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U775.in","_U776.out"],
          ["coeff_U778.in","_U779.out"],
          ["coeff_U781.in","_U782.out"],
          ["mul_d0__U774.out","add_all__U784.in0"],
          ["mul_d1__U777.out","add_all__U784.in1"],
          ["add_all__U785.in0","add_all__U784.out"],
          ["mul_d2__U780.out","add_all__U785.in1"],
          ["add_all__U786.in0","add_all__U785.out"],
          ["const_term_U783.out","add_all__U786.in1"],
          ["self.out","add_all__U786.out"],
          ["mul_d0__U774.in0","coeff_U775.out"],
          ["mul_d1__U777.in0","coeff_U778.out"],
          ["mul_d2__U780.in0","coeff_U781.out"],
          ["self.d.0","mul_d0__U774.in1"],
          ["self.d.1","mul_d1__U777.in1"],
          ["self.d.2","mul_d2__U780.in1"]
        ]
      },
      "aff__U795":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U797":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U800":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U803":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U797.in","_U798.out"],
          ["coeff_U800.in","_U801.out"],
          ["coeff_U803.in","_U804.out"],
          ["mul_d0__U796.out","add_all__U806.in0"],
          ["mul_d1__U799.out","add_all__U806.in1"],
          ["add_all__U807.in0","add_all__U806.out"],
          ["mul_d2__U802.out","add_all__U807.in1"],
          ["add_all__U808.in0","add_all__U807.out"],
          ["const_term_U805.out","add_all__U808.in1"],
          ["self.out","add_all__U808.out"],
          ["mul_d0__U796.in0","coeff_U797.out"],
          ["mul_d1__U799.in0","coeff_U800.out"],
          ["mul_d2__U802.in0","coeff_U803.out"],
          ["self.d.0","mul_d0__U796.in1"],
          ["self.d.1","mul_d1__U799.in1"],
          ["self.d.2","mul_d2__U802.in1"]
        ]
      },
      "aff__U816":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U818":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U821":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U824":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U818.in","_U819.out"],
          ["coeff_U821.in","_U822.out"],
          ["coeff_U824.in","_U825.out"],
          ["mul_d0__U817.out","add_all__U827.in0"],
          ["mul_d1__U820.out","add_all__U827.in1"],
          ["add_all__U828.in0","add_all__U827.out"],
          ["mul_d2__U823.out","add_all__U828.in1"],
          ["add_all__U829.in0","add_all__U828.out"],
          ["const_term_U826.out","add_all__U829.in1"],
          ["self.out","add_all__U829.out"],
          ["mul_d0__U817.in0","coeff_U818.out"],
          ["mul_d1__U820.in0","coeff_U821.out"],
          ["mul_d2__U823.in0","coeff_U824.out"],
          ["self.d.0","mul_d0__U817.in1"],
          ["self.d.1","mul_d1__U820.in1"],
          ["self.d.2","mul_d2__U823.in1"]
        ]
      },
      "aff__U82":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U93":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0085"]}
          },
          "mul_d0__U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U89":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U84.in","_U85.out"],
          ["coeff_U87.in","_U88.out"],
          ["coeff_U90.in","_U91.out"],
          ["mul_d0__U83.out","add_all__U93.in0"],
          ["mul_d1__U86.out","add_all__U93.in1"],
          ["add_all__U94.in0","add_all__U93.out"],
          ["mul_d2__U89.out","add_all__U94.in1"],
          ["add_all__U95.in0","add_all__U94.out"],
          ["const_term_U92.out","add_all__U95.in1"],
          ["self.out","add_all__U95.out"],
          ["mul_d0__U83.in0","coeff_U84.out"],
          ["mul_d1__U86.in0","coeff_U87.out"],
          ["mul_d2__U89.in0","coeff_U90.out"],
          ["self.d.0","mul_d0__U83.in1"],
          ["self.d.1","mul_d1__U86.in1"],
          ["self.d.2","mul_d2__U89.in1"]
        ]
      },
      "aff__U834":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U846":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U847":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U836":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U839":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U842":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U836.in","_U837.out"],
          ["coeff_U839.in","_U840.out"],
          ["coeff_U842.in","_U843.out"],
          ["mul_d0__U835.out","add_all__U845.in0"],
          ["mul_d1__U838.out","add_all__U845.in1"],
          ["add_all__U846.in0","add_all__U845.out"],
          ["mul_d2__U841.out","add_all__U846.in1"],
          ["add_all__U847.in0","add_all__U846.out"],
          ["const_term_U844.out","add_all__U847.in1"],
          ["self.out","add_all__U847.out"],
          ["mul_d0__U835.in0","coeff_U836.out"],
          ["mul_d1__U838.in0","coeff_U839.out"],
          ["mul_d2__U841.in0","coeff_U842.out"],
          ["self.d.0","mul_d0__U835.in1"],
          ["self.d.1","mul_d1__U838.in1"],
          ["self.d.2","mul_d2__U841.in1"]
        ]
      },
      "aff__U852":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U854":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U857":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U860":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U854.in","_U855.out"],
          ["coeff_U857.in","_U858.out"],
          ["coeff_U860.in","_U861.out"],
          ["mul_d0__U853.out","add_all__U863.in0"],
          ["mul_d1__U856.out","add_all__U863.in1"],
          ["add_all__U864.in0","add_all__U863.out"],
          ["mul_d2__U859.out","add_all__U864.in1"],
          ["add_all__U865.in0","add_all__U864.out"],
          ["const_term_U862.out","add_all__U865.in1"],
          ["self.out","add_all__U865.out"],
          ["mul_d0__U853.in0","coeff_U854.out"],
          ["mul_d1__U856.in0","coeff_U857.out"],
          ["mul_d2__U859.in0","coeff_U860.out"],
          ["self.d.0","mul_d0__U853.in1"],
          ["self.d.1","mul_d1__U856.in1"],
          ["self.d.2","mul_d2__U859.in1"]
        ]
      },
      "aff__U870":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U872":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U875":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U878":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U872.in","_U873.out"],
          ["coeff_U875.in","_U876.out"],
          ["coeff_U878.in","_U879.out"],
          ["mul_d0__U871.out","add_all__U881.in0"],
          ["mul_d1__U874.out","add_all__U881.in1"],
          ["add_all__U882.in0","add_all__U881.out"],
          ["mul_d2__U877.out","add_all__U882.in1"],
          ["add_all__U883.in0","add_all__U882.out"],
          ["const_term_U880.out","add_all__U883.in1"],
          ["self.out","add_all__U883.out"],
          ["mul_d0__U871.in0","coeff_U872.out"],
          ["mul_d1__U874.in0","coeff_U875.out"],
          ["mul_d2__U877.in0","coeff_U878.out"],
          ["self.d.0","mul_d0__U871.in1"],
          ["self.d.1","mul_d1__U874.in1"],
          ["self.d.2","mul_d2__U877.in1"]
        ]
      },
      "aff__U888":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U890":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U893":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U896":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U890.in","_U891.out"],
          ["coeff_U893.in","_U894.out"],
          ["coeff_U896.in","_U897.out"],
          ["mul_d0__U889.out","add_all__U899.in0"],
          ["mul_d1__U892.out","add_all__U899.in1"],
          ["add_all__U900.in0","add_all__U899.out"],
          ["mul_d2__U895.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["const_term_U898.out","add_all__U901.in1"],
          ["self.out","add_all__U901.out"],
          ["mul_d0__U889.in0","coeff_U890.out"],
          ["mul_d1__U892.in0","coeff_U893.out"],
          ["mul_d2__U895.in0","coeff_U896.out"],
          ["self.d.0","mul_d0__U889.in1"],
          ["self.d.1","mul_d1__U892.in1"],
          ["self.d.2","mul_d2__U895.in1"]
        ]
      },
      "aff__U906":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U918":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U919":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U908":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U911":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U914":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U908.in","_U909.out"],
          ["coeff_U911.in","_U912.out"],
          ["coeff_U914.in","_U915.out"],
          ["mul_d0__U907.out","add_all__U917.in0"],
          ["mul_d1__U910.out","add_all__U917.in1"],
          ["add_all__U918.in0","add_all__U917.out"],
          ["mul_d2__U913.out","add_all__U918.in1"],
          ["add_all__U919.in0","add_all__U918.out"],
          ["const_term_U916.out","add_all__U919.in1"],
          ["self.out","add_all__U919.out"],
          ["mul_d0__U907.in0","coeff_U908.out"],
          ["mul_d1__U910.in0","coeff_U911.out"],
          ["mul_d2__U913.in0","coeff_U914.out"],
          ["self.d.0","mul_d0__U907.in1"],
          ["self.d.1","mul_d1__U910.in1"],
          ["self.d.2","mul_d2__U913.in1"]
        ]
      },
      "affine_controller__U1003":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1019":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1004"
          },
          "and_all__U1020":{
            "modref":"corebit.and"
          },
          "and_all__U1021":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1022":{
            "modref":"corebit.and"
          },
          "d_0_am__U1023":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1024":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1018.out"],
          ["d_1_inc.in1","_U1018.out"],
          ["d_2_inc.in1","_U1018.out"],
          ["inc_time_value.in0","_U1018.out"],
          ["cmp_time.in1","_U1019.out"],
          ["inc_time_value.in1","_U1019.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1020.in0"],
          ["readyInvert.out","and_all__U1020.in1"],
          ["inc_time_value.sel","and_all__U1020.out"],
          ["cmp_time.out","and_all__U1021.in0"],
          ["self.ready","and_all__U1021.in1"],
          ["d_0_reg.en","and_all__U1021.out"],
          ["d_1_reg.en","and_all__U1021.out"],
          ["d_2_reg.en","and_all__U1021.out"],
          ["self.valid","and_all__U1021.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1022.in0"],
          ["d_1_at_max.out","d_0_am__U1022.in1"],
          ["d_0_am__U1023.in0","d_0_am__U1022.out"],
          ["d_2_at_max.out","d_0_am__U1023.in1"],
          ["d_0_next_value.sel","d_0_am__U1023.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1024.in0"],
          ["d_2_at_max.out","d_1_am__U1024.in1"],
          ["d_1_next_value.sel","d_1_am__U1024.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1046":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1047"
          },
          "and_all__U1063":{
            "modref":"corebit.and"
          },
          "and_all__U1064":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1065":{
            "modref":"corebit.and"
          },
          "d_0_am__U1066":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1067":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1061.out"],
          ["d_1_inc.in1","_U1061.out"],
          ["d_2_inc.in1","_U1061.out"],
          ["inc_time_value.in0","_U1061.out"],
          ["cmp_time.in1","_U1062.out"],
          ["inc_time_value.in1","_U1062.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1063.in0"],
          ["readyInvert.out","and_all__U1063.in1"],
          ["inc_time_value.sel","and_all__U1063.out"],
          ["cmp_time.out","and_all__U1064.in0"],
          ["self.ready","and_all__U1064.in1"],
          ["d_0_reg.en","and_all__U1064.out"],
          ["d_1_reg.en","and_all__U1064.out"],
          ["d_2_reg.en","and_all__U1064.out"],
          ["self.valid","and_all__U1064.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1065.in0"],
          ["d_1_at_max.out","d_0_am__U1065.in1"],
          ["d_0_am__U1066.in0","d_0_am__U1065.out"],
          ["d_2_at_max.out","d_0_am__U1066.in1"],
          ["d_0_next_value.sel","d_0_am__U1066.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1067.in0"],
          ["d_2_at_max.out","d_1_am__U1067.in1"],
          ["d_1_next_value.sel","d_1_am__U1067.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1089":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1090"
          },
          "and_all__U1106":{
            "modref":"corebit.and"
          },
          "and_all__U1107":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1108":{
            "modref":"corebit.and"
          },
          "d_0_am__U1109":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1110":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1104.out"],
          ["d_1_inc.in1","_U1104.out"],
          ["d_2_inc.in1","_U1104.out"],
          ["inc_time_value.in0","_U1104.out"],
          ["cmp_time.in1","_U1105.out"],
          ["inc_time_value.in1","_U1105.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1106.in0"],
          ["readyInvert.out","and_all__U1106.in1"],
          ["inc_time_value.sel","and_all__U1106.out"],
          ["cmp_time.out","and_all__U1107.in0"],
          ["self.ready","and_all__U1107.in1"],
          ["d_0_reg.en","and_all__U1107.out"],
          ["d_1_reg.en","and_all__U1107.out"],
          ["d_2_reg.en","and_all__U1107.out"],
          ["self.valid","and_all__U1107.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1108.in0"],
          ["d_1_at_max.out","d_0_am__U1108.in1"],
          ["d_0_am__U1109.in0","d_0_am__U1108.out"],
          ["d_2_at_max.out","d_0_am__U1109.in1"],
          ["d_0_next_value.sel","d_0_am__U1109.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1110.in0"],
          ["d_2_at_max.out","d_1_am__U1110.in1"],
          ["d_1_next_value.sel","d_1_am__U1110.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U110":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U111"
          },
          "and_all__U127":{
            "modref":"corebit.and"
          },
          "and_all__U128":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U129":{
            "modref":"corebit.and"
          },
          "d_0_am__U130":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U131":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U125.out"],
          ["d_1_inc.in1","_U125.out"],
          ["d_2_inc.in1","_U125.out"],
          ["inc_time_value.in0","_U125.out"],
          ["cmp_time.in1","_U126.out"],
          ["inc_time_value.in1","_U126.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U127.in0"],
          ["readyInvert.out","and_all__U127.in1"],
          ["inc_time_value.sel","and_all__U127.out"],
          ["cmp_time.out","and_all__U128.in0"],
          ["self.ready","and_all__U128.in1"],
          ["d_0_reg.en","and_all__U128.out"],
          ["d_1_reg.en","and_all__U128.out"],
          ["d_2_reg.en","and_all__U128.out"],
          ["self.valid","and_all__U128.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U129.in0"],
          ["d_1_at_max.out","d_0_am__U129.in1"],
          ["d_0_am__U130.in0","d_0_am__U129.out"],
          ["d_2_at_max.out","d_0_am__U130.in1"],
          ["d_0_next_value.sel","d_0_am__U130.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U131.in0"],
          ["d_2_at_max.out","d_1_am__U131.in1"],
          ["d_1_next_value.sel","d_1_am__U131.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1215":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1216"
          },
          "and_all__U1232":{
            "modref":"corebit.and"
          },
          "and_all__U1233":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1234":{
            "modref":"corebit.and"
          },
          "d_0_am__U1235":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1236":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1230.out"],
          ["d_1_inc.in1","_U1230.out"],
          ["d_2_inc.in1","_U1230.out"],
          ["inc_time_value.in0","_U1230.out"],
          ["cmp_time.in1","_U1231.out"],
          ["inc_time_value.in1","_U1231.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1232.in0"],
          ["readyInvert.out","and_all__U1232.in1"],
          ["inc_time_value.sel","and_all__U1232.out"],
          ["cmp_time.out","and_all__U1233.in0"],
          ["self.ready","and_all__U1233.in1"],
          ["d_0_reg.en","and_all__U1233.out"],
          ["d_1_reg.en","and_all__U1233.out"],
          ["d_2_reg.en","and_all__U1233.out"],
          ["self.valid","and_all__U1233.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1234.in0"],
          ["d_1_at_max.out","d_0_am__U1234.in1"],
          ["d_0_am__U1235.in0","d_0_am__U1234.out"],
          ["d_2_at_max.out","d_0_am__U1235.in1"],
          ["d_0_next_value.sel","d_0_am__U1235.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1236.in0"],
          ["d_2_at_max.out","d_1_am__U1236.in1"],
          ["d_1_next_value.sel","d_1_am__U1236.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1258":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1259"
          },
          "and_all__U1275":{
            "modref":"corebit.and"
          },
          "and_all__U1276":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1277":{
            "modref":"corebit.and"
          },
          "d_0_am__U1278":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1279":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1273.out"],
          ["d_1_inc.in1","_U1273.out"],
          ["d_2_inc.in1","_U1273.out"],
          ["inc_time_value.in0","_U1273.out"],
          ["cmp_time.in1","_U1274.out"],
          ["inc_time_value.in1","_U1274.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1275.in0"],
          ["readyInvert.out","and_all__U1275.in1"],
          ["inc_time_value.sel","and_all__U1275.out"],
          ["cmp_time.out","and_all__U1276.in0"],
          ["self.ready","and_all__U1276.in1"],
          ["d_0_reg.en","and_all__U1276.out"],
          ["d_1_reg.en","and_all__U1276.out"],
          ["d_2_reg.en","and_all__U1276.out"],
          ["self.valid","and_all__U1276.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1277.in0"],
          ["d_1_at_max.out","d_0_am__U1277.in1"],
          ["d_0_am__U1278.in0","d_0_am__U1277.out"],
          ["d_2_at_max.out","d_0_am__U1278.in1"],
          ["d_0_next_value.sel","d_0_am__U1278.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1279.in0"],
          ["d_2_at_max.out","d_1_am__U1279.in1"],
          ["d_1_next_value.sel","d_1_am__U1279.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1301":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1302"
          },
          "and_all__U1318":{
            "modref":"corebit.and"
          },
          "and_all__U1319":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1320":{
            "modref":"corebit.and"
          },
          "d_0_am__U1321":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1322":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1316.out"],
          ["d_1_inc.in1","_U1316.out"],
          ["d_2_inc.in1","_U1316.out"],
          ["inc_time_value.in0","_U1316.out"],
          ["cmp_time.in1","_U1317.out"],
          ["inc_time_value.in1","_U1317.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1318.in0"],
          ["readyInvert.out","and_all__U1318.in1"],
          ["inc_time_value.sel","and_all__U1318.out"],
          ["cmp_time.out","and_all__U1319.in0"],
          ["self.ready","and_all__U1319.in1"],
          ["d_0_reg.en","and_all__U1319.out"],
          ["d_1_reg.en","and_all__U1319.out"],
          ["d_2_reg.en","and_all__U1319.out"],
          ["self.valid","and_all__U1319.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1320.in0"],
          ["d_1_at_max.out","d_0_am__U1320.in1"],
          ["d_0_am__U1321.in0","d_0_am__U1320.out"],
          ["d_2_at_max.out","d_0_am__U1321.in1"],
          ["d_0_next_value.sel","d_0_am__U1321.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1322.in0"],
          ["d_2_at_max.out","d_1_am__U1322.in1"],
          ["d_1_next_value.sel","d_1_am__U1322.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U139":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U140"
          },
          "and_all__U156":{
            "modref":"corebit.and"
          },
          "and_all__U157":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U158":{
            "modref":"corebit.and"
          },
          "d_0_am__U159":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U160":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U154.out"],
          ["d_1_inc.in1","_U154.out"],
          ["d_2_inc.in1","_U154.out"],
          ["inc_time_value.in0","_U154.out"],
          ["cmp_time.in1","_U155.out"],
          ["inc_time_value.in1","_U155.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U156.in0"],
          ["readyInvert.out","and_all__U156.in1"],
          ["inc_time_value.sel","and_all__U156.out"],
          ["cmp_time.out","and_all__U157.in0"],
          ["self.ready","and_all__U157.in1"],
          ["d_0_reg.en","and_all__U157.out"],
          ["d_1_reg.en","and_all__U157.out"],
          ["d_2_reg.en","and_all__U157.out"],
          ["self.valid","and_all__U157.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U158.in0"],
          ["d_1_at_max.out","d_0_am__U158.in1"],
          ["d_0_am__U159.in0","d_0_am__U158.out"],
          ["d_2_at_max.out","d_0_am__U159.in1"],
          ["d_0_next_value.sel","d_0_am__U159.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U160.in0"],
          ["d_2_at_max.out","d_1_am__U160.in1"],
          ["d_1_next_value.sel","d_1_am__U160.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1427":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1428"
          },
          "and_all__U1444":{
            "modref":"corebit.and"
          },
          "and_all__U1445":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1446":{
            "modref":"corebit.and"
          },
          "d_0_am__U1447":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1448":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1442.out"],
          ["d_1_inc.in1","_U1442.out"],
          ["d_2_inc.in1","_U1442.out"],
          ["inc_time_value.in0","_U1442.out"],
          ["cmp_time.in1","_U1443.out"],
          ["inc_time_value.in1","_U1443.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1444.in0"],
          ["readyInvert.out","and_all__U1444.in1"],
          ["inc_time_value.sel","and_all__U1444.out"],
          ["cmp_time.out","and_all__U1445.in0"],
          ["self.ready","and_all__U1445.in1"],
          ["d_0_reg.en","and_all__U1445.out"],
          ["d_1_reg.en","and_all__U1445.out"],
          ["d_2_reg.en","and_all__U1445.out"],
          ["self.valid","and_all__U1445.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1446.in0"],
          ["d_1_at_max.out","d_0_am__U1446.in1"],
          ["d_0_am__U1447.in0","d_0_am__U1446.out"],
          ["d_2_at_max.out","d_0_am__U1447.in1"],
          ["d_0_next_value.sel","d_0_am__U1447.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1448.in0"],
          ["d_2_at_max.out","d_1_am__U1448.in1"],
          ["d_1_next_value.sel","d_1_am__U1448.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1470":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1471"
          },
          "and_all__U1487":{
            "modref":"corebit.and"
          },
          "and_all__U1488":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1489":{
            "modref":"corebit.and"
          },
          "d_0_am__U1490":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1491":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1485.out"],
          ["d_1_inc.in1","_U1485.out"],
          ["d_2_inc.in1","_U1485.out"],
          ["inc_time_value.in0","_U1485.out"],
          ["cmp_time.in1","_U1486.out"],
          ["inc_time_value.in1","_U1486.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1487.in0"],
          ["readyInvert.out","and_all__U1487.in1"],
          ["inc_time_value.sel","and_all__U1487.out"],
          ["cmp_time.out","and_all__U1488.in0"],
          ["self.ready","and_all__U1488.in1"],
          ["d_0_reg.en","and_all__U1488.out"],
          ["d_1_reg.en","and_all__U1488.out"],
          ["d_2_reg.en","and_all__U1488.out"],
          ["self.valid","and_all__U1488.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1489.in0"],
          ["d_1_at_max.out","d_0_am__U1489.in1"],
          ["d_0_am__U1490.in0","d_0_am__U1489.out"],
          ["d_2_at_max.out","d_0_am__U1490.in1"],
          ["d_0_next_value.sel","d_0_am__U1490.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1491.in0"],
          ["d_2_at_max.out","d_1_am__U1491.in1"],
          ["d_1_next_value.sel","d_1_am__U1491.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1513":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1514"
          },
          "and_all__U1530":{
            "modref":"corebit.and"
          },
          "and_all__U1531":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1532":{
            "modref":"corebit.and"
          },
          "d_0_am__U1533":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1534":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1528.out"],
          ["d_1_inc.in1","_U1528.out"],
          ["d_2_inc.in1","_U1528.out"],
          ["inc_time_value.in0","_U1528.out"],
          ["cmp_time.in1","_U1529.out"],
          ["inc_time_value.in1","_U1529.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1530.in0"],
          ["readyInvert.out","and_all__U1530.in1"],
          ["inc_time_value.sel","and_all__U1530.out"],
          ["cmp_time.out","and_all__U1531.in0"],
          ["self.ready","and_all__U1531.in1"],
          ["d_0_reg.en","and_all__U1531.out"],
          ["d_1_reg.en","and_all__U1531.out"],
          ["d_2_reg.en","and_all__U1531.out"],
          ["self.valid","and_all__U1531.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1532.in0"],
          ["d_1_at_max.out","d_0_am__U1532.in1"],
          ["d_0_am__U1533.in0","d_0_am__U1532.out"],
          ["d_2_at_max.out","d_0_am__U1533.in1"],
          ["d_0_next_value.sel","d_0_am__U1533.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1534.in0"],
          ["d_2_at_max.out","d_1_am__U1534.in1"],
          ["d_1_next_value.sel","d_1_am__U1534.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1630":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1631"
          },
          "and_all__U1647":{
            "modref":"corebit.and"
          },
          "and_all__U1648":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1649":{
            "modref":"corebit.and"
          },
          "d_0_am__U1650":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1651":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1645.out"],
          ["d_1_inc.in1","_U1645.out"],
          ["d_2_inc.in1","_U1645.out"],
          ["inc_time_value.in0","_U1645.out"],
          ["cmp_time.in1","_U1646.out"],
          ["inc_time_value.in1","_U1646.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1647.in0"],
          ["readyInvert.out","and_all__U1647.in1"],
          ["inc_time_value.sel","and_all__U1647.out"],
          ["cmp_time.out","and_all__U1648.in0"],
          ["self.ready","and_all__U1648.in1"],
          ["d_0_reg.en","and_all__U1648.out"],
          ["d_1_reg.en","and_all__U1648.out"],
          ["d_2_reg.en","and_all__U1648.out"],
          ["self.valid","and_all__U1648.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1649.in0"],
          ["d_1_at_max.out","d_0_am__U1649.in1"],
          ["d_0_am__U1650.in0","d_0_am__U1649.out"],
          ["d_2_at_max.out","d_0_am__U1650.in1"],
          ["d_0_next_value.sel","d_0_am__U1650.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1651.in0"],
          ["d_2_at_max.out","d_1_am__U1651.in1"],
          ["d_1_next_value.sel","d_1_am__U1651.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1675":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1676"
          },
          "and_all__U1692":{
            "modref":"corebit.and"
          },
          "and_all__U1693":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1694":{
            "modref":"corebit.and"
          },
          "d_0_am__U1695":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1696":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1690.out"],
          ["d_1_inc.in1","_U1690.out"],
          ["d_2_inc.in1","_U1690.out"],
          ["inc_time_value.in0","_U1690.out"],
          ["cmp_time.in1","_U1691.out"],
          ["inc_time_value.in1","_U1691.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1692.in0"],
          ["readyInvert.out","and_all__U1692.in1"],
          ["inc_time_value.sel","and_all__U1692.out"],
          ["cmp_time.out","and_all__U1693.in0"],
          ["self.ready","and_all__U1693.in1"],
          ["d_0_reg.en","and_all__U1693.out"],
          ["d_1_reg.en","and_all__U1693.out"],
          ["d_2_reg.en","and_all__U1693.out"],
          ["self.valid","and_all__U1693.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1694.in0"],
          ["d_1_at_max.out","d_0_am__U1694.in1"],
          ["d_0_am__U1695.in0","d_0_am__U1694.out"],
          ["d_2_at_max.out","d_0_am__U1695.in1"],
          ["d_0_next_value.sel","d_0_am__U1695.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1696.in0"],
          ["d_2_at_max.out","d_1_am__U1696.in1"],
          ["d_1_next_value.sel","d_1_am__U1696.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U168":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U169"
          },
          "and_all__U185":{
            "modref":"corebit.and"
          },
          "and_all__U186":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U187":{
            "modref":"corebit.and"
          },
          "d_0_am__U188":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U189":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U183.out"],
          ["d_1_inc.in1","_U183.out"],
          ["d_2_inc.in1","_U183.out"],
          ["inc_time_value.in0","_U183.out"],
          ["cmp_time.in1","_U184.out"],
          ["inc_time_value.in1","_U184.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U185.in0"],
          ["readyInvert.out","and_all__U185.in1"],
          ["inc_time_value.sel","and_all__U185.out"],
          ["cmp_time.out","and_all__U186.in0"],
          ["self.ready","and_all__U186.in1"],
          ["d_0_reg.en","and_all__U186.out"],
          ["d_1_reg.en","and_all__U186.out"],
          ["d_2_reg.en","and_all__U186.out"],
          ["self.valid","and_all__U186.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U187.in0"],
          ["d_1_at_max.out","d_0_am__U187.in1"],
          ["d_0_am__U188.in0","d_0_am__U187.out"],
          ["d_2_at_max.out","d_0_am__U188.in1"],
          ["d_0_next_value.sel","d_0_am__U188.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U189.in0"],
          ["d_2_at_max.out","d_1_am__U189.in1"],
          ["d_1_next_value.sel","d_1_am__U189.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U1720":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U1735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1721"
          },
          "and_all__U1737":{
            "modref":"corebit.and"
          },
          "and_all__U1738":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1739":{
            "modref":"corebit.and"
          },
          "d_0_am__U1740":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1741":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1735.out"],
          ["d_1_inc.in1","_U1735.out"],
          ["d_2_inc.in1","_U1735.out"],
          ["inc_time_value.in0","_U1735.out"],
          ["cmp_time.in1","_U1736.out"],
          ["inc_time_value.in1","_U1736.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U1737.in0"],
          ["readyInvert.out","and_all__U1737.in1"],
          ["inc_time_value.sel","and_all__U1737.out"],
          ["cmp_time.out","and_all__U1738.in0"],
          ["self.ready","and_all__U1738.in1"],
          ["d_0_reg.en","and_all__U1738.out"],
          ["d_1_reg.en","and_all__U1738.out"],
          ["d_2_reg.en","and_all__U1738.out"],
          ["self.valid","and_all__U1738.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1739.in0"],
          ["d_1_at_max.out","d_0_am__U1739.in1"],
          ["d_0_am__U1740.in0","d_0_am__U1739.out"],
          ["d_2_at_max.out","d_0_am__U1740.in1"],
          ["d_0_next_value.sel","d_0_am__U1740.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1741.in0"],
          ["d_2_at_max.out","d_1_am__U1741.in1"],
          ["d_1_next_value.sel","d_1_am__U1741.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U197":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U198"
          },
          "and_all__U214":{
            "modref":"corebit.and"
          },
          "and_all__U215":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U216":{
            "modref":"corebit.and"
          },
          "d_0_am__U217":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U218":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U212.out"],
          ["d_1_inc.in1","_U212.out"],
          ["d_2_inc.in1","_U212.out"],
          ["inc_time_value.in0","_U212.out"],
          ["cmp_time.in1","_U213.out"],
          ["inc_time_value.in1","_U213.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U214.in0"],
          ["readyInvert.out","and_all__U214.in1"],
          ["inc_time_value.sel","and_all__U214.out"],
          ["cmp_time.out","and_all__U215.in0"],
          ["self.ready","and_all__U215.in1"],
          ["d_0_reg.en","and_all__U215.out"],
          ["d_1_reg.en","and_all__U215.out"],
          ["d_2_reg.en","and_all__U215.out"],
          ["self.valid","and_all__U215.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U216.in0"],
          ["d_1_at_max.out","d_0_am__U216.in1"],
          ["d_0_am__U217.in0","d_0_am__U216.out"],
          ["d_2_at_max.out","d_0_am__U217.in1"],
          ["d_0_next_value.sel","d_0_am__U217.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U218.in0"],
          ["d_2_at_max.out","d_1_am__U218.in1"],
          ["d_1_next_value.sel","d_1_am__U218.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U226":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U227"
          },
          "and_all__U243":{
            "modref":"corebit.and"
          },
          "and_all__U244":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U245":{
            "modref":"corebit.and"
          },
          "d_0_am__U246":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U247":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U241.out"],
          ["d_1_inc.in1","_U241.out"],
          ["d_2_inc.in1","_U241.out"],
          ["inc_time_value.in0","_U241.out"],
          ["cmp_time.in1","_U242.out"],
          ["inc_time_value.in1","_U242.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U243.in0"],
          ["readyInvert.out","and_all__U243.in1"],
          ["inc_time_value.sel","and_all__U243.out"],
          ["cmp_time.out","and_all__U244.in0"],
          ["self.ready","and_all__U244.in1"],
          ["d_0_reg.en","and_all__U244.out"],
          ["d_1_reg.en","and_all__U244.out"],
          ["d_2_reg.en","and_all__U244.out"],
          ["self.valid","and_all__U244.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U245.in0"],
          ["d_1_at_max.out","d_0_am__U245.in1"],
          ["d_0_am__U246.in0","d_0_am__U245.out"],
          ["d_2_at_max.out","d_0_am__U246.in1"],
          ["d_0_next_value.sel","d_0_am__U246.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U247.in0"],
          ["d_2_at_max.out","d_1_am__U247.in1"],
          ["d_1_next_value.sel","d_1_am__U247.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U255":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U256"
          },
          "and_all__U272":{
            "modref":"corebit.and"
          },
          "and_all__U273":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U274":{
            "modref":"corebit.and"
          },
          "d_0_am__U275":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U276":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U270.out"],
          ["d_1_inc.in1","_U270.out"],
          ["d_2_inc.in1","_U270.out"],
          ["inc_time_value.in0","_U270.out"],
          ["cmp_time.in1","_U271.out"],
          ["inc_time_value.in1","_U271.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U272.in0"],
          ["readyInvert.out","and_all__U272.in1"],
          ["inc_time_value.sel","and_all__U272.out"],
          ["cmp_time.out","and_all__U273.in0"],
          ["self.ready","and_all__U273.in1"],
          ["d_0_reg.en","and_all__U273.out"],
          ["d_1_reg.en","and_all__U273.out"],
          ["d_2_reg.en","and_all__U273.out"],
          ["self.valid","and_all__U273.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U274.in0"],
          ["d_1_at_max.out","d_0_am__U274.in1"],
          ["d_0_am__U275.in0","d_0_am__U274.out"],
          ["d_2_at_max.out","d_0_am__U275.in1"],
          ["d_0_next_value.sel","d_0_am__U275.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U276.in0"],
          ["d_2_at_max.out","d_1_am__U276.in1"],
          ["d_1_next_value.sel","d_1_am__U276.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U284":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U285"
          },
          "and_all__U301":{
            "modref":"corebit.and"
          },
          "and_all__U302":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U303":{
            "modref":"corebit.and"
          },
          "d_0_am__U304":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U305":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U299.out"],
          ["d_1_inc.in1","_U299.out"],
          ["d_2_inc.in1","_U299.out"],
          ["inc_time_value.in0","_U299.out"],
          ["cmp_time.in1","_U300.out"],
          ["inc_time_value.in1","_U300.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U301.in0"],
          ["readyInvert.out","and_all__U301.in1"],
          ["inc_time_value.sel","and_all__U301.out"],
          ["cmp_time.out","and_all__U302.in0"],
          ["self.ready","and_all__U302.in1"],
          ["d_0_reg.en","and_all__U302.out"],
          ["d_1_reg.en","and_all__U302.out"],
          ["d_2_reg.en","and_all__U302.out"],
          ["self.valid","and_all__U302.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U303.in0"],
          ["d_1_at_max.out","d_0_am__U303.in1"],
          ["d_0_am__U304.in0","d_0_am__U303.out"],
          ["d_2_at_max.out","d_0_am__U304.in1"],
          ["d_0_next_value.sel","d_0_am__U304.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U305.in0"],
          ["d_2_at_max.out","d_1_am__U305.in1"],
          ["d_1_next_value.sel","d_1_am__U305.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U313":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U314"
          },
          "and_all__U330":{
            "modref":"corebit.and"
          },
          "and_all__U331":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U332":{
            "modref":"corebit.and"
          },
          "d_0_am__U333":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U334":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U328.out"],
          ["d_1_inc.in1","_U328.out"],
          ["d_2_inc.in1","_U328.out"],
          ["inc_time_value.in0","_U328.out"],
          ["cmp_time.in1","_U329.out"],
          ["inc_time_value.in1","_U329.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U330.in0"],
          ["readyInvert.out","and_all__U330.in1"],
          ["inc_time_value.sel","and_all__U330.out"],
          ["cmp_time.out","and_all__U331.in0"],
          ["self.ready","and_all__U331.in1"],
          ["d_0_reg.en","and_all__U331.out"],
          ["d_1_reg.en","and_all__U331.out"],
          ["d_2_reg.en","and_all__U331.out"],
          ["self.valid","and_all__U331.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U332.in0"],
          ["d_1_at_max.out","d_0_am__U332.in1"],
          ["d_0_am__U333.in0","d_0_am__U332.out"],
          ["d_2_at_max.out","d_0_am__U333.in1"],
          ["d_0_next_value.sel","d_0_am__U333.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U334.in0"],
          ["d_2_at_max.out","d_1_am__U334.in1"],
          ["d_1_next_value.sel","d_1_am__U334.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U343"
          },
          "and_all__U359":{
            "modref":"corebit.and"
          },
          "and_all__U360":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U361":{
            "modref":"corebit.and"
          },
          "d_0_am__U362":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U363":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U357.out"],
          ["d_1_inc.in1","_U357.out"],
          ["d_2_inc.in1","_U357.out"],
          ["inc_time_value.in0","_U357.out"],
          ["cmp_time.in1","_U358.out"],
          ["inc_time_value.in1","_U358.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U359.in0"],
          ["readyInvert.out","and_all__U359.in1"],
          ["inc_time_value.sel","and_all__U359.out"],
          ["cmp_time.out","and_all__U360.in0"],
          ["self.ready","and_all__U360.in1"],
          ["d_0_reg.en","and_all__U360.out"],
          ["d_1_reg.en","and_all__U360.out"],
          ["d_2_reg.en","and_all__U360.out"],
          ["self.valid","and_all__U360.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U361.in0"],
          ["d_1_at_max.out","d_0_am__U361.in1"],
          ["d_0_am__U362.in0","d_0_am__U361.out"],
          ["d_2_at_max.out","d_0_am__U362.in1"],
          ["d_0_next_value.sel","d_0_am__U362.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U363.in0"],
          ["d_2_at_max.out","d_1_am__U363.in1"],
          ["d_1_next_value.sel","d_1_am__U363.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U371":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U372"
          },
          "and_all__U388":{
            "modref":"corebit.and"
          },
          "and_all__U389":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U390":{
            "modref":"corebit.and"
          },
          "d_0_am__U391":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U392":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U386.out"],
          ["d_1_inc.in1","_U386.out"],
          ["d_2_inc.in1","_U386.out"],
          ["inc_time_value.in0","_U386.out"],
          ["cmp_time.in1","_U387.out"],
          ["inc_time_value.in1","_U387.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U388.in0"],
          ["readyInvert.out","and_all__U388.in1"],
          ["inc_time_value.sel","and_all__U388.out"],
          ["cmp_time.out","and_all__U389.in0"],
          ["self.ready","and_all__U389.in1"],
          ["d_0_reg.en","and_all__U389.out"],
          ["d_1_reg.en","and_all__U389.out"],
          ["d_2_reg.en","and_all__U389.out"],
          ["self.valid","and_all__U389.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U390.in0"],
          ["d_1_at_max.out","d_0_am__U390.in1"],
          ["d_0_am__U391.in0","d_0_am__U390.out"],
          ["d_2_at_max.out","d_0_am__U391.in1"],
          ["d_0_next_value.sel","d_0_am__U391.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U392.in0"],
          ["d_2_at_max.out","d_1_am__U392.in1"],
          ["d_1_next_value.sel","d_1_am__U392.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U400":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U401"
          },
          "and_all__U417":{
            "modref":"corebit.and"
          },
          "and_all__U418":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U419":{
            "modref":"corebit.and"
          },
          "d_0_am__U420":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U421":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U415.out"],
          ["d_1_inc.in1","_U415.out"],
          ["d_2_inc.in1","_U415.out"],
          ["inc_time_value.in0","_U415.out"],
          ["cmp_time.in1","_U416.out"],
          ["inc_time_value.in1","_U416.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U417.in0"],
          ["readyInvert.out","and_all__U417.in1"],
          ["inc_time_value.sel","and_all__U417.out"],
          ["cmp_time.out","and_all__U418.in0"],
          ["self.ready","and_all__U418.in1"],
          ["d_0_reg.en","and_all__U418.out"],
          ["d_1_reg.en","and_all__U418.out"],
          ["d_2_reg.en","and_all__U418.out"],
          ["self.valid","and_all__U418.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U419.in0"],
          ["d_1_at_max.out","d_0_am__U419.in1"],
          ["d_0_am__U420.in0","d_0_am__U419.out"],
          ["d_2_at_max.out","d_0_am__U420.in1"],
          ["d_0_next_value.sel","d_0_am__U420.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U421.in0"],
          ["d_2_at_max.out","d_1_am__U421.in1"],
          ["d_1_next_value.sel","d_1_am__U421.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U429":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U430"
          },
          "and_all__U446":{
            "modref":"corebit.and"
          },
          "and_all__U447":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U448":{
            "modref":"corebit.and"
          },
          "d_0_am__U449":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U450":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U444.out"],
          ["d_1_inc.in1","_U444.out"],
          ["d_2_inc.in1","_U444.out"],
          ["inc_time_value.in0","_U444.out"],
          ["cmp_time.in1","_U445.out"],
          ["inc_time_value.in1","_U445.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U446.in0"],
          ["readyInvert.out","and_all__U446.in1"],
          ["inc_time_value.sel","and_all__U446.out"],
          ["cmp_time.out","and_all__U447.in0"],
          ["self.ready","and_all__U447.in1"],
          ["d_0_reg.en","and_all__U447.out"],
          ["d_1_reg.en","and_all__U447.out"],
          ["d_2_reg.en","and_all__U447.out"],
          ["self.valid","and_all__U447.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U448.in0"],
          ["d_1_at_max.out","d_0_am__U448.in1"],
          ["d_0_am__U449.in0","d_0_am__U448.out"],
          ["d_2_at_max.out","d_0_am__U449.in1"],
          ["d_0_next_value.sel","d_0_am__U449.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U450.in0"],
          ["d_2_at_max.out","d_1_am__U450.in1"],
          ["d_1_next_value.sel","d_1_am__U450.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U458":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U459"
          },
          "and_all__U475":{
            "modref":"corebit.and"
          },
          "and_all__U476":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U477":{
            "modref":"corebit.and"
          },
          "d_0_am__U478":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U479":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U473.out"],
          ["d_1_inc.in1","_U473.out"],
          ["d_2_inc.in1","_U473.out"],
          ["inc_time_value.in0","_U473.out"],
          ["cmp_time.in1","_U474.out"],
          ["inc_time_value.in1","_U474.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U475.in0"],
          ["readyInvert.out","and_all__U475.in1"],
          ["inc_time_value.sel","and_all__U475.out"],
          ["cmp_time.out","and_all__U476.in0"],
          ["self.ready","and_all__U476.in1"],
          ["d_0_reg.en","and_all__U476.out"],
          ["d_1_reg.en","and_all__U476.out"],
          ["d_2_reg.en","and_all__U476.out"],
          ["self.valid","and_all__U476.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U477.in0"],
          ["d_1_at_max.out","d_0_am__U477.in1"],
          ["d_0_am__U478.in0","d_0_am__U477.out"],
          ["d_2_at_max.out","d_0_am__U478.in1"],
          ["d_0_next_value.sel","d_0_am__U478.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U479.in0"],
          ["d_2_at_max.out","d_1_am__U479.in1"],
          ["d_1_next_value.sel","d_1_am__U479.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U52":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U53"
          },
          "and_all__U69":{
            "modref":"corebit.and"
          },
          "and_all__U70":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U71":{
            "modref":"corebit.and"
          },
          "d_0_am__U72":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U73":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U67.out"],
          ["d_1_inc.in1","_U67.out"],
          ["d_2_inc.in1","_U67.out"],
          ["inc_time_value.in0","_U67.out"],
          ["cmp_time.in1","_U68.out"],
          ["inc_time_value.in1","_U68.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U69.in0"],
          ["readyInvert.out","and_all__U69.in1"],
          ["inc_time_value.sel","and_all__U69.out"],
          ["cmp_time.out","and_all__U70.in0"],
          ["self.ready","and_all__U70.in1"],
          ["d_0_reg.en","and_all__U70.out"],
          ["d_1_reg.en","and_all__U70.out"],
          ["d_2_reg.en","and_all__U70.out"],
          ["self.valid","and_all__U70.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U71.in0"],
          ["d_1_at_max.out","d_0_am__U71.in1"],
          ["d_0_am__U72.in0","d_0_am__U71.out"],
          ["d_2_at_max.out","d_0_am__U72.in1"],
          ["d_0_next_value.sel","d_0_am__U72.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U73.in0"],
          ["d_2_at_max.out","d_1_am__U73.in1"],
          ["d_1_next_value.sel","d_1_am__U73.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U587":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U588"
          },
          "and_all__U604":{
            "modref":"corebit.and"
          },
          "and_all__U605":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U606":{
            "modref":"corebit.and"
          },
          "d_0_am__U607":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U608":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U602.out"],
          ["d_1_inc.in1","_U602.out"],
          ["d_2_inc.in1","_U602.out"],
          ["inc_time_value.in0","_U602.out"],
          ["cmp_time.in1","_U603.out"],
          ["inc_time_value.in1","_U603.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U604.in0"],
          ["readyInvert.out","and_all__U604.in1"],
          ["inc_time_value.sel","and_all__U604.out"],
          ["cmp_time.out","and_all__U605.in0"],
          ["self.ready","and_all__U605.in1"],
          ["d_0_reg.en","and_all__U605.out"],
          ["d_1_reg.en","and_all__U605.out"],
          ["d_2_reg.en","and_all__U605.out"],
          ["self.valid","and_all__U605.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U606.in0"],
          ["d_1_at_max.out","d_0_am__U606.in1"],
          ["d_0_am__U607.in0","d_0_am__U606.out"],
          ["d_2_at_max.out","d_0_am__U607.in1"],
          ["d_0_next_value.sel","d_0_am__U607.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U608.in0"],
          ["d_2_at_max.out","d_1_am__U608.in1"],
          ["d_1_next_value.sel","d_1_am__U608.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U630":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U631"
          },
          "and_all__U647":{
            "modref":"corebit.and"
          },
          "and_all__U648":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U649":{
            "modref":"corebit.and"
          },
          "d_0_am__U650":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U651":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U645.out"],
          ["d_1_inc.in1","_U645.out"],
          ["d_2_inc.in1","_U645.out"],
          ["inc_time_value.in0","_U645.out"],
          ["cmp_time.in1","_U646.out"],
          ["inc_time_value.in1","_U646.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U647.in0"],
          ["readyInvert.out","and_all__U647.in1"],
          ["inc_time_value.sel","and_all__U647.out"],
          ["cmp_time.out","and_all__U648.in0"],
          ["self.ready","and_all__U648.in1"],
          ["d_0_reg.en","and_all__U648.out"],
          ["d_1_reg.en","and_all__U648.out"],
          ["d_2_reg.en","and_all__U648.out"],
          ["self.valid","and_all__U648.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U649.in0"],
          ["d_1_at_max.out","d_0_am__U649.in1"],
          ["d_0_am__U650.in0","d_0_am__U649.out"],
          ["d_2_at_max.out","d_0_am__U650.in1"],
          ["d_0_next_value.sel","d_0_am__U650.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U651.in0"],
          ["d_2_at_max.out","d_1_am__U651.in1"],
          ["d_1_next_value.sel","d_1_am__U651.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U673":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U674"
          },
          "and_all__U690":{
            "modref":"corebit.and"
          },
          "and_all__U691":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U692":{
            "modref":"corebit.and"
          },
          "d_0_am__U693":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U694":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U688.out"],
          ["d_1_inc.in1","_U688.out"],
          ["d_2_inc.in1","_U688.out"],
          ["inc_time_value.in0","_U688.out"],
          ["cmp_time.in1","_U689.out"],
          ["inc_time_value.in1","_U689.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U690.in0"],
          ["readyInvert.out","and_all__U690.in1"],
          ["inc_time_value.sel","and_all__U690.out"],
          ["cmp_time.out","and_all__U691.in0"],
          ["self.ready","and_all__U691.in1"],
          ["d_0_reg.en","and_all__U691.out"],
          ["d_1_reg.en","and_all__U691.out"],
          ["d_2_reg.en","and_all__U691.out"],
          ["self.valid","and_all__U691.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U692.in0"],
          ["d_1_at_max.out","d_0_am__U692.in1"],
          ["d_0_am__U693.in0","d_0_am__U692.out"],
          ["d_2_at_max.out","d_0_am__U693.in1"],
          ["d_0_next_value.sel","d_0_am__U693.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U694.in0"],
          ["d_2_at_max.out","d_1_am__U694.in1"],
          ["d_1_next_value.sel","d_1_am__U694.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U724":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U725"
          },
          "and_all__U741":{
            "modref":"corebit.and"
          },
          "and_all__U742":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U743":{
            "modref":"corebit.and"
          },
          "d_0_am__U744":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U745":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U739.out"],
          ["d_1_inc.in1","_U739.out"],
          ["d_2_inc.in1","_U739.out"],
          ["inc_time_value.in0","_U739.out"],
          ["cmp_time.in1","_U740.out"],
          ["inc_time_value.in1","_U740.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U741.in0"],
          ["readyInvert.out","and_all__U741.in1"],
          ["inc_time_value.sel","and_all__U741.out"],
          ["cmp_time.out","and_all__U742.in0"],
          ["self.ready","and_all__U742.in1"],
          ["d_0_reg.en","and_all__U742.out"],
          ["d_1_reg.en","and_all__U742.out"],
          ["d_2_reg.en","and_all__U742.out"],
          ["self.valid","and_all__U742.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U743.in0"],
          ["d_1_at_max.out","d_0_am__U743.in1"],
          ["d_0_am__U744.in0","d_0_am__U743.out"],
          ["d_2_at_max.out","d_0_am__U744.in1"],
          ["d_0_next_value.sel","d_0_am__U744.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U745.in0"],
          ["d_2_at_max.out","d_1_am__U745.in1"],
          ["d_1_next_value.sel","d_1_am__U745.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U772":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U773"
          },
          "and_all__U789":{
            "modref":"corebit.and"
          },
          "and_all__U790":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U791":{
            "modref":"corebit.and"
          },
          "d_0_am__U792":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U793":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U787.out"],
          ["d_1_inc.in1","_U787.out"],
          ["d_2_inc.in1","_U787.out"],
          ["inc_time_value.in0","_U787.out"],
          ["cmp_time.in1","_U788.out"],
          ["inc_time_value.in1","_U788.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U789.in0"],
          ["readyInvert.out","and_all__U789.in1"],
          ["inc_time_value.sel","and_all__U789.out"],
          ["cmp_time.out","and_all__U790.in0"],
          ["self.ready","and_all__U790.in1"],
          ["d_0_reg.en","and_all__U790.out"],
          ["d_1_reg.en","and_all__U790.out"],
          ["d_2_reg.en","and_all__U790.out"],
          ["self.valid","and_all__U790.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U791.in0"],
          ["d_1_at_max.out","d_0_am__U791.in1"],
          ["d_0_am__U792.in0","d_0_am__U791.out"],
          ["d_2_at_max.out","d_0_am__U792.in1"],
          ["d_0_next_value.sel","d_0_am__U792.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U793.in0"],
          ["d_2_at_max.out","d_1_am__U793.in1"],
          ["d_1_next_value.sel","d_1_am__U793.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U81":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U82"
          },
          "and_all__U98":{
            "modref":"corebit.and"
          },
          "and_all__U99":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U100":{
            "modref":"corebit.and"
          },
          "d_0_am__U101":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U102":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U96.out"],
          ["d_1_inc.in1","_U96.out"],
          ["d_2_inc.in1","_U96.out"],
          ["inc_time_value.in0","_U96.out"],
          ["cmp_time.in1","_U97.out"],
          ["inc_time_value.in1","_U97.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U98.in0"],
          ["readyInvert.out","and_all__U98.in1"],
          ["inc_time_value.sel","and_all__U98.out"],
          ["cmp_time.out","and_all__U99.in0"],
          ["self.ready","and_all__U99.in1"],
          ["d_0_reg.en","and_all__U99.out"],
          ["d_1_reg.en","and_all__U99.out"],
          ["d_2_reg.en","and_all__U99.out"],
          ["self.valid","and_all__U99.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U100.in0"],
          ["d_1_at_max.out","d_0_am__U100.in1"],
          ["d_0_am__U101.in0","d_0_am__U100.out"],
          ["d_2_at_max.out","d_0_am__U101.in1"],
          ["d_0_next_value.sel","d_0_am__U101.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U102.in0"],
          ["d_2_at_max.out","d_1_am__U102.in1"],
          ["d_1_next_value.sel","d_1_am__U102.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_output_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_output_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write_data_ready","Bit"],
          ["op_hcompute_cim_output_stencil_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_output_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "cim_output_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_cim_output_stencil_BANK_0"
          },
          "cim_output_stencil_op_hcompute_hw_output_stencil_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_output_stencil_op_hcompute_hw_output_stencil_46_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_output_stencil_op_hcompute_hw_output_stencil_46_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U504":{
            "modref":"global.aff__U490"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U487"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_cim_output_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_cim_output_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_cim_output_stencil_write_data_valid","bank_0.push_data_valid"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_46_net.in","bank_0.read_data"],
          ["cim_output_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["cim_output_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U504.out","bank_0.read_idx"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_cim_output_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U504.out","bank_0.update_idx"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.update_idx_valid"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_46_ready_net.out","cim_output_stencil_Bank0_read_ctrl_fork.ready_in_cim_output_stencil_op_hcompute_hw_output_stencil_46"],
          ["self.rst_n","cim_output_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_46_valid_net.in","cim_output_stencil_Bank0_read_ctrl_fork.valid_out_cim_output_stencil_op_hcompute_hw_output_stencil_46"],
          ["self.op_hcompute_hw_output_stencil_read.0","cim_output_stencil_op_hcompute_hw_output_stencil_46_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","cim_output_stencil_op_hcompute_hw_output_stencil_46_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","cim_output_stencil_op_hcompute_hw_output_stencil_46_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetcim_output_stencil_op_hcompute_hw_output_stencil_46_U504.d"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_read_rready","Bit"],
          ["op_hcompute_cim_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_write_wen","BitIn"],
          ["op_hcompute_cim_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write_data_ready","Bit"],
          ["op_hcompute_cim_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U627":{
            "modref":"corebit.and"
          },
          "and_all__U628":{
            "modref":"corebit.and"
          },
          "and_all__U670":{
            "modref":"corebit.and"
          },
          "and_all__U671":{
            "modref":"corebit.and"
          },
          "and_all__U713":{
            "modref":"corebit.and"
          },
          "and_all__U714":{
            "modref":"corebit.and"
          },
          "and_all__U715":{
            "modref":"corebit.and"
          },
          "and_all__U716":{
            "modref":"corebit.and"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_66_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_66_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_66_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_67_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_67_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_67_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_68_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_68_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_68_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U626"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_69_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_70_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_70_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_70_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U669"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_71_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_72_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_72_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_72_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_73_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_73_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_73_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U712"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "cim_stencil_op_hcompute_cim_output_stencil_74_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U609":{
            "modref":"global.affine_controller__U587"
          },
          "ctrl__U652":{
            "modref":"global.affine_controller__U630"
          },
          "ctrl__U695":{
            "modref":"global.affine_controller__U673"
          },
          "inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U624":{
            "modref":"global.aff__U610"
          },
          "inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U667":{
            "modref":"global.aff__U653"
          },
          "inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U710":{
            "modref":"global.aff__U696"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U505"
          },
          "row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_stencil_sr__U586"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_stencil_sr__U629"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","cim_stencil_sr__U672"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U625":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U668":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U711":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["cim_stencil_op_hcompute_cim_output_stencil_66_ready_net.out","and_all__U627.in0"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_ready_net.out","and_all__U627.in1"],
          ["and_all__U628.in0","and_all__U627.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_68_ready_net.out","and_all__U628.in1"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.ready_out","and_all__U628.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_70_ready_net.out","and_all__U670.in0"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_ready_net.out","and_all__U670.in1"],
          ["and_all__U671.in0","and_all__U670.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_67_ready_net.out","and_all__U671.in1"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.ready_out","and_all__U671.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_72_ready_net.out","and_all__U713.in0"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_ready_net.out","and_all__U713.in1"],
          ["and_all__U714.in0","and_all__U713.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_73_ready_net.out","and_all__U714.in1"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.ready_out","and_all__U714.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.push_data_ready","and_all__U715.in0"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.push_data_ready","and_all__U715.in1"],
          ["and_all__U716.in0","and_all__U715.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.push_data_ready","and_all__U716.in1"],
          ["self.op_hcompute_cim_stencil_write_data_ready","and_all__U716.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.out_data.2","cim_stencil_op_hcompute_cim_output_stencil_66_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.0","cim_stencil_op_hcompute_cim_output_stencil_66_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_0","cim_stencil_op_hcompute_cim_output_stencil_66_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_66_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_0","cim_stencil_op_hcompute_cim_output_stencil_66_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.out_data.1","cim_stencil_op_hcompute_cim_output_stencil_67_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.1","cim_stencil_op_hcompute_cim_output_stencil_67_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_1","cim_stencil_op_hcompute_cim_output_stencil_67_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_67_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_1","cim_stencil_op_hcompute_cim_output_stencil_67_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.out_data.1","cim_stencil_op_hcompute_cim_output_stencil_68_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.2","cim_stencil_op_hcompute_cim_output_stencil_68_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_2","cim_stencil_op_hcompute_cim_output_stencil_68_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_68_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_2","cim_stencil_op_hcompute_cim_output_stencil_68_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr.out_data.0","cim_stencil_op_hcompute_cim_output_stencil_69_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.3","cim_stencil_op_hcompute_cim_output_stencil_69_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_3","cim_stencil_op_hcompute_cim_output_stencil_69_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr_net.out","cim_stencil_op_hcompute_cim_output_stencil_69_sr.in_data"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr_ready_net.in","cim_stencil_op_hcompute_cim_output_stencil_69_sr.ready_in"],
          ["self.rst_n","cim_stencil_op_hcompute_cim_output_stencil_69_sr.rst_n"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_sr_valid_net.out","cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_69_valid_net.in","cim_stencil_op_hcompute_cim_output_stencil_69_sr.valid_out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_data","cim_stencil_op_hcompute_cim_output_stencil_69_sr_net.in"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_data_ready","cim_stencil_op_hcompute_cim_output_stencil_69_sr_ready_net.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_data_valid","cim_stencil_op_hcompute_cim_output_stencil_69_sr_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_3","cim_stencil_op_hcompute_cim_output_stencil_69_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.out_data.2","cim_stencil_op_hcompute_cim_output_stencil_70_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.4","cim_stencil_op_hcompute_cim_output_stencil_70_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_4","cim_stencil_op_hcompute_cim_output_stencil_70_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_70_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_4","cim_stencil_op_hcompute_cim_output_stencil_70_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr.out_data.0","cim_stencil_op_hcompute_cim_output_stencil_71_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.5","cim_stencil_op_hcompute_cim_output_stencil_71_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_5","cim_stencil_op_hcompute_cim_output_stencil_71_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr_net.out","cim_stencil_op_hcompute_cim_output_stencil_71_sr.in_data"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr_ready_net.in","cim_stencil_op_hcompute_cim_output_stencil_71_sr.ready_in"],
          ["self.rst_n","cim_stencil_op_hcompute_cim_output_stencil_71_sr.rst_n"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_sr_valid_net.out","cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_71_valid_net.in","cim_stencil_op_hcompute_cim_output_stencil_71_sr.valid_out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_data","cim_stencil_op_hcompute_cim_output_stencil_71_sr_net.in"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_data_ready","cim_stencil_op_hcompute_cim_output_stencil_71_sr_ready_net.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_data_valid","cim_stencil_op_hcompute_cim_output_stencil_71_sr_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_5","cim_stencil_op_hcompute_cim_output_stencil_71_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.out_data.2","cim_stencil_op_hcompute_cim_output_stencil_72_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.6","cim_stencil_op_hcompute_cim_output_stencil_72_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_6","cim_stencil_op_hcompute_cim_output_stencil_72_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_72_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_6","cim_stencil_op_hcompute_cim_output_stencil_72_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.out_data.1","cim_stencil_op_hcompute_cim_output_stencil_73_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.7","cim_stencil_op_hcompute_cim_output_stencil_73_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_7","cim_stencil_op_hcompute_cim_output_stencil_73_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_out","cim_stencil_op_hcompute_cim_output_stencil_73_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_7","cim_stencil_op_hcompute_cim_output_stencil_73_valid_net.out"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr.out_data.0","cim_stencil_op_hcompute_cim_output_stencil_74_net.in"],
          ["self.op_hcompute_cim_output_stencil_read.8","cim_stencil_op_hcompute_cim_output_stencil_74_net.out"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.ready_in_8","cim_stencil_op_hcompute_cim_output_stencil_74_ready_net.in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr_net.out","cim_stencil_op_hcompute_cim_output_stencil_74_sr.in_data"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr_ready_net.in","cim_stencil_op_hcompute_cim_output_stencil_74_sr.ready_in"],
          ["self.rst_n","cim_stencil_op_hcompute_cim_output_stencil_74_sr.rst_n"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_sr_valid_net.out","cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_in"],
          ["cim_stencil_op_hcompute_cim_output_stencil_74_valid_net.in","cim_stencil_op_hcompute_cim_output_stencil_74_sr.valid_out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_data","cim_stencil_op_hcompute_cim_output_stencil_74_sr_net.in"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_data_ready","cim_stencil_op_hcompute_cim_output_stencil_74_sr_ready_net.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_data_valid","cim_stencil_op_hcompute_cim_output_stencil_74_sr_valid_net.in"],
          ["op_hcompute_cim_output_stencil_read_flow_ctrl.valid_in_8","cim_stencil_op_hcompute_cim_output_stencil_74_valid_net.out"],
          ["inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U624.d","ctrl__U609.d"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_idx_ready","ctrl__U609.ready"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_idx_valid","ctrl__U609.valid"],
          ["inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U667.d","ctrl__U652.d"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_idx_ready","ctrl__U652.ready"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_idx_valid","ctrl__U652.valid"],
          ["inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U710.d","ctrl__U695.d"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_idx_ready","ctrl__U695.ready"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_idx_valid","ctrl__U695.valid"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_idx","inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U624.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_idx","inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U667.out"],
          ["row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_idx","inner_bank_offsetcim_stencil_op_hcompute_cim_stencil_61_U710.out"],
          ["self.op_hcompute_cim_output_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_cim_output_stencil_read_data_ready","op_hcompute_cim_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_output_stencil_read_data_valid","op_hcompute_cim_output_stencil_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.nreset_i"],
          ["self.op_hcompute_cim_stencil_write.0","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.push_data"],
          ["self.op_hcompute_cim_stencil_write_data_valid","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.push_data_valid"],
          ["zero_cst_U625.out","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.read_will_update"],
          ["self.rst_n","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.nreset_i"],
          ["self.op_hcompute_cim_stencil_write.0","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.push_data"],
          ["self.op_hcompute_cim_stencil_write_data_valid","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.push_data_valid"],
          ["zero_cst_U668.out","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_71.read_will_update"],
          ["self.rst_n","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.nreset_i"],
          ["self.op_hcompute_cim_stencil_write.0","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.push_data"],
          ["self.op_hcompute_cim_stencil_write_data_valid","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.push_data_valid"],
          ["zero_cst_U711.out","row_buf_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_74.read_will_update"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_output_stencil_read_ready","Bit"],
          ["cim_stencil_op_hcompute_cim_output_stencil_read_valid","BitIn"],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write_ready","BitIn"],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "inner_compute$bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "inner_compute$const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_cim_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U46"
          }
        },
        "connections":[
          ["inner_compute$slt_cim_stencil_1_cim_stencil_2_575.out","inner_compute$bitand_575_576_577.in0"],
          ["inner_compute$slt_cim_stencil_3_cim_stencil_2_576.out","inner_compute$bitand_575_576_577.in1"],
          ["inner_compute$bitand_577_578_579.in0","inner_compute$bitand_575_576_577.out"],
          ["inner_compute$slt_cim_stencil_4_cim_stencil_2_578.out","inner_compute$bitand_577_578_579.in1"],
          ["inner_compute$bitand_579_580_581.in0","inner_compute$bitand_577_578_579.out"],
          ["inner_compute$slt_cim_stencil_5_cim_stencil_2_580.out","inner_compute$bitand_579_580_581.in1"],
          ["inner_compute$bitand_581_582_583.in0","inner_compute$bitand_579_580_581.out"],
          ["inner_compute$slt_cim_stencil_6_cim_stencil_2_582.out","inner_compute$bitand_581_582_583.in1"],
          ["inner_compute$bitand_583_584_585.in0","inner_compute$bitand_581_582_583.out"],
          ["inner_compute$slt_cim_stencil_7_cim_stencil_2_584.out","inner_compute$bitand_583_584_585.in1"],
          ["inner_compute$bitand_585_586_587.in0","inner_compute$bitand_583_584_585.out"],
          ["inner_compute$slt_cim_stencil_8_cim_stencil_2_586.out","inner_compute$bitand_585_586_587.in1"],
          ["inner_compute$bitand_587_588_589.in0","inner_compute$bitand_585_586_587.out"],
          ["inner_compute$slt_cim_stencil_9_cim_stencil_2_588.out","inner_compute$bitand_587_588_589.in1"],
          ["inner_compute$bitand_589_591_592.in0","inner_compute$bitand_587_588_589.out"],
          ["inner_compute$sle_590_cim_stencil_2_591.out","inner_compute$bitand_589_591_592.in1"],
          ["inner_compute$mux_5922550.sel","inner_compute$bitand_589_591_592.out"],
          ["inner_compute$mux_5922550.in0","inner_compute$const_p0_0.out"],
          ["inner_compute$sle_590_cim_stencil_2_591.in0","inner_compute$const_p1__590.out"],
          ["inner_compute$mux_5922550.in1","inner_compute$const_p255_255.out"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute$mux_5922550.out"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$sle_590_cim_stencil_2_591.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute$slt_cim_stencil_1_cim_stencil_2_575.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_1_cim_stencil_2_575.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute$slt_cim_stencil_3_cim_stencil_2_576.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_3_cim_stencil_2_576.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute$slt_cim_stencil_4_cim_stencil_2_578.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_4_cim_stencil_2_578.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute$slt_cim_stencil_5_cim_stencil_2_580.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_5_cim_stencil_2_580.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute$slt_cim_stencil_6_cim_stencil_2_582.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_6_cim_stencil_2_582.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute$slt_cim_stencil_7_cim_stencil_2_584.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_7_cim_stencil_2_584.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute$slt_cim_stencil_8_cim_stencil_2_586.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_8_cim_stencil_2_586.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute$slt_cim_stencil_9_cim_stencil_2_588.in0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_9_cim_stencil_2_588.in1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read_ready","op_hcompute_cim_output_stencil_flow_ctrl.ready_in_0"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write_ready","op_hcompute_cim_output_stencil_flow_ctrl.ready_out_0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read_valid","op_hcompute_cim_output_stencil_flow_ctrl.valid_in_0"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write_valid","op_hcompute_cim_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_cim_stencil_read_ready","Bit"],
          ["lgxx_stencil_op_hcompute_cim_stencil_read_valid","BitIn"],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read_ready","Bit"],
          ["lgxy_stencil_op_hcompute_cim_stencil_read_valid","BitIn"],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read_ready","Bit"],
          ["lgyy_stencil_op_hcompute_cim_stencil_read_valid","BitIn"],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write_ready","BitIn"],
          ["cim_stencil_op_hcompute_cim_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "inner_compute$const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "inner_compute$const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "inner_compute$const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "inner_compute$mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_cim_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U37"
          }
        },
        "connections":[
          ["inner_compute$ashr_lgxx_stencil_2_528_529.out","inner_compute$add_529_530_535.in0"],
          ["inner_compute$ashr_lgyy_stencil_2_528_530.out","inner_compute$add_529_530_535.in1"],
          ["inner_compute$mul_535_535_536.in0","inner_compute$add_529_530_535.out"],
          ["inner_compute$mul_535_535_536.in1","inner_compute$add_529_530_535.out"],
          ["inner_compute$mul_535_535_536.out","inner_compute$ashr_536_537_538.in0"],
          ["inner_compute$const_p4__537.out","inner_compute$ashr_536_537_538.in1"],
          ["inner_compute$sub_534_538_539.in1","inner_compute$ashr_536_537_538.out"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgxx_stencil_2_528_529.in0"],
          ["inner_compute$const_p6__528.out","inner_compute$ashr_lgxx_stencil_2_528_529.in1"],
          ["inner_compute$mul_529_530_531.in0","inner_compute$ashr_lgxx_stencil_2_528_529.out"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgxy_stencil_2_528_532.in0"],
          ["inner_compute$const_p6__528$2.out","inner_compute$ashr_lgxy_stencil_2_528_532.in1"],
          ["inner_compute$mul_532_532_533.in0","inner_compute$ashr_lgxy_stencil_2_528_532.out"],
          ["inner_compute$mul_532_532_533.in1","inner_compute$ashr_lgxy_stencil_2_528_532.out"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgyy_stencil_2_528_530.in0"],
          ["inner_compute$const_p6__528$1.out","inner_compute$ashr_lgyy_stencil_2_528_530.in1"],
          ["inner_compute$mul_529_530_531.in1","inner_compute$ashr_lgyy_stencil_2_528_530.out"],
          ["inner_compute$sub_531_533_534.in0","inner_compute$mul_529_530_531.out"],
          ["inner_compute$sub_531_533_534.in1","inner_compute$mul_532_532_533.out"],
          ["inner_compute$sub_534_538_539.in0","inner_compute$sub_531_533_534.out"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute$sub_534_538_539.out"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read_ready","op_hcompute_cim_stencil_flow_ctrl.ready_in_0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read_ready","op_hcompute_cim_stencil_flow_ctrl.ready_in_1"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read_ready","op_hcompute_cim_stencil_flow_ctrl.ready_in_2"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write_ready","op_hcompute_cim_stencil_flow_ctrl.ready_out_0"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read_valid","op_hcompute_cim_stencil_flow_ctrl.valid_in_0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read_valid","op_hcompute_cim_stencil_flow_ctrl.valid_in_1"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read_valid","op_hcompute_cim_stencil_flow_ctrl.valid_in_2"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write_valid","op_hcompute_cim_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_ready","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_valid","BitIn"],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write_ready","BitIn"],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "inner_compute$const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smax_282_283_284":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smin_280_281_282":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_grad_x_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.0","inner_compute$add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["inner_compute$add_padded16_global_wrapper_stencil_2_274_275.out","inner_compute$add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["inner_compute$sub_276_padded16_global_wrapper_stencil_4_277.in0","inner_compute$add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.1","inner_compute$add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_3_273_274.out","inner_compute$add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["inner_compute$smax_282_283_284.in1","inner_compute$const_n255__283.out"],
          ["inner_compute$smin_280_281_282.in1","inner_compute$const_p255__281.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_5_273_278.in1","inner_compute$const_p2__273$1.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_3_273_274.in1","inner_compute$const_p2__273.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.2","inner_compute$mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.4","inner_compute$mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["inner_compute$sub_277_278_279.in1","inner_compute$mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["inner_compute$smin_280_281_282.out","inner_compute$smax_282_283_284.in0"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute$smax_282_283_284.out"],
          ["inner_compute$sub_279_padded16_global_wrapper_stencil_6_280.out","inner_compute$smin_280_281_282.in0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.3","inner_compute$sub_276_padded16_global_wrapper_stencil_4_277.in1"],
          ["inner_compute$sub_277_278_279.in0","inner_compute$sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["inner_compute$sub_279_padded16_global_wrapper_stencil_6_280.in0","inner_compute$sub_277_278_279.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.5","inner_compute$sub_279_padded16_global_wrapper_stencil_6_280.in1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_ready","op_hcompute_grad_x_stencil_flow_ctrl.ready_in_0"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write_ready","op_hcompute_grad_x_stencil_flow_ctrl.ready_out_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_valid","op_hcompute_grad_x_stencil_flow_ctrl.valid_in_0"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write_valid","op_hcompute_grad_x_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_ready","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_valid","BitIn"],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write_ready","BitIn"],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "inner_compute$const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smax_382_383_384":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smin_380_381_382":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_grad_y_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U15"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.3","inner_compute$add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["inner_compute$add_padded16_global_wrapper_stencil_8_374_375.out","inner_compute$add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["inner_compute$sub_376_padded16_global_wrapper_stencil_10_377.in0","inner_compute$add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.4","inner_compute$add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_9_373_374.out","inner_compute$add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["inner_compute$smax_382_383_384.in1","inner_compute$const_n255__383.out"],
          ["inner_compute$smin_380_381_382.in1","inner_compute$const_p255__381.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_11_373_378.in1","inner_compute$const_p2__373$1.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_9_373_374.in1","inner_compute$const_p2__373.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.1","inner_compute$mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["inner_compute$sub_377_378_379.in1","inner_compute$mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.5","inner_compute$mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["inner_compute$smin_380_381_382.out","inner_compute$smax_382_383_384.in0"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute$smax_382_383_384.out"],
          ["inner_compute$sub_379_padded16_global_wrapper_stencil_12_380.out","inner_compute$smin_380_381_382.in0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.0","inner_compute$sub_376_padded16_global_wrapper_stencil_10_377.in1"],
          ["inner_compute$sub_377_378_379.in0","inner_compute$sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["inner_compute$sub_379_padded16_global_wrapper_stencil_12_380.in0","inner_compute$sub_377_378_379.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.2","inner_compute$sub_379_padded16_global_wrapper_stencil_12_380.in1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_ready","op_hcompute_grad_y_stencil_flow_ctrl.ready_in_0"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write_ready","op_hcompute_grad_y_stencil_flow_ctrl.ready_out_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_valid","op_hcompute_grad_y_stencil_flow_ctrl.valid_in_0"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write_valid","op_hcompute_grad_y_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U49"
          }
        },
        "connections":[
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_ready","BitIn"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_lgxx_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U9"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute$const_p0__318.out"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_ready","op_hcompute_lgxx_stencil_flow_ctrl.ready_out_0"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_valid","op_hcompute_lgxx_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_ready","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_valid","BitIn"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read_ready","Bit"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read_valid","BitIn"],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write_ready","BitIn"],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_lgxx_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U11"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read.0","inner_compute$add_lgxx_stencil_1_335_336.in0"],
          ["inner_compute$add_lxx_stencil_2_334_335.out","inner_compute$add_lgxx_stencil_1_335_336.in1"],
          ["inner_compute$add_lxx_stencil_1_336_337.in1","inner_compute$add_lgxx_stencil_1_335_336.out"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute$add_lxx_stencil_1_336_337.in0"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute$add_lxx_stencil_1_336_337.out"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute$add_lxx_stencil_2_334_335.in0"],
          ["inner_compute$add_lxx_stencil_3_333_334.out","inner_compute$add_lxx_stencil_2_334_335.in1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute$add_lxx_stencil_3_333_334.in0"],
          ["inner_compute$add_lxx_stencil_4_332_333.out","inner_compute$add_lxx_stencil_3_333_334.in1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute$add_lxx_stencil_4_332_333.in0"],
          ["inner_compute$add_lxx_stencil_5_331_332.out","inner_compute$add_lxx_stencil_4_332_333.in1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute$add_lxx_stencil_5_331_332.in0"],
          ["inner_compute$add_lxx_stencil_6_330_331.out","inner_compute$add_lxx_stencil_5_331_332.in1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute$add_lxx_stencil_6_330_331.in0"],
          ["inner_compute$add_lxx_stencil_7_329_330.out","inner_compute$add_lxx_stencil_6_330_331.in1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute$add_lxx_stencil_7_329_330.in0"],
          ["inner_compute$add_lxx_stencil_8_lxx_stencil_9_329.out","inner_compute$add_lxx_stencil_7_329_330.in1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute$add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute$add_lxx_stencil_8_lxx_stencil_9_329.in1"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_ready","op_hcompute_lgxx_stencil_1_flow_ctrl.ready_in_0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read_ready","op_hcompute_lgxx_stencil_1_flow_ctrl.ready_in_1"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_ready","op_hcompute_lgxx_stencil_1_flow_ctrl.ready_out_0"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_valid","op_hcompute_lgxx_stencil_1_flow_ctrl.valid_in_0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read_valid","op_hcompute_lgxx_stencil_1_flow_ctrl.valid_in_1"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_valid","op_hcompute_lgxx_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_ready","BitIn"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_lgxy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U22"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute$const_p0__419.out"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_ready","op_hcompute_lgxy_stencil_flow_ctrl.ready_out_0"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_valid","op_hcompute_lgxy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_ready","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_valid","BitIn"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read_ready","Bit"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read_valid","BitIn"],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write_ready","BitIn"],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_lgxy_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U24"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read.0","inner_compute$add_lgxy_stencil_1_436_437.in0"],
          ["inner_compute$add_lxy_stencil_2_435_436.out","inner_compute$add_lgxy_stencil_1_436_437.in1"],
          ["inner_compute$add_lxy_stencil_1_437_438.in1","inner_compute$add_lgxy_stencil_1_436_437.out"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute$add_lxy_stencil_1_437_438.in0"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute$add_lxy_stencil_1_437_438.out"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute$add_lxy_stencil_2_435_436.in0"],
          ["inner_compute$add_lxy_stencil_3_434_435.out","inner_compute$add_lxy_stencil_2_435_436.in1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute$add_lxy_stencil_3_434_435.in0"],
          ["inner_compute$add_lxy_stencil_4_433_434.out","inner_compute$add_lxy_stencil_3_434_435.in1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute$add_lxy_stencil_4_433_434.in0"],
          ["inner_compute$add_lxy_stencil_5_432_433.out","inner_compute$add_lxy_stencil_4_433_434.in1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute$add_lxy_stencil_5_432_433.in0"],
          ["inner_compute$add_lxy_stencil_6_431_432.out","inner_compute$add_lxy_stencil_5_432_433.in1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute$add_lxy_stencil_6_431_432.in0"],
          ["inner_compute$add_lxy_stencil_7_430_431.out","inner_compute$add_lxy_stencil_6_431_432.in1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute$add_lxy_stencil_7_430_431.in0"],
          ["inner_compute$add_lxy_stencil_8_lxy_stencil_9_430.out","inner_compute$add_lxy_stencil_7_430_431.in1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute$add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute$add_lxy_stencil_8_lxy_stencil_9_430.in1"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_ready","op_hcompute_lgxy_stencil_1_flow_ctrl.ready_in_0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read_ready","op_hcompute_lgxy_stencil_1_flow_ctrl.ready_in_1"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_ready","op_hcompute_lgxy_stencil_1_flow_ctrl.ready_out_0"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_valid","op_hcompute_lgxy_stencil_1_flow_ctrl.valid_in_0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read_valid","op_hcompute_lgxy_stencil_1_flow_ctrl.valid_in_1"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_valid","op_hcompute_lgxy_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_ready","BitIn"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_lgyy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U31"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute$const_p0__473.out"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_ready","op_hcompute_lgyy_stencil_flow_ctrl.ready_out_0"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_valid","op_hcompute_lgyy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_ready","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_valid","BitIn"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read_ready","Bit"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read_valid","BitIn"],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write_ready","BitIn"],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_lgyy_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U33"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read.0","inner_compute$add_lgyy_stencil_1_490_491.in0"],
          ["inner_compute$add_lyy_stencil_2_489_490.out","inner_compute$add_lgyy_stencil_1_490_491.in1"],
          ["inner_compute$add_lyy_stencil_1_491_492.in1","inner_compute$add_lgyy_stencil_1_490_491.out"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute$add_lyy_stencil_1_491_492.in0"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute$add_lyy_stencil_1_491_492.out"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute$add_lyy_stencil_2_489_490.in0"],
          ["inner_compute$add_lyy_stencil_3_488_489.out","inner_compute$add_lyy_stencil_2_489_490.in1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute$add_lyy_stencil_3_488_489.in0"],
          ["inner_compute$add_lyy_stencil_4_487_488.out","inner_compute$add_lyy_stencil_3_488_489.in1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute$add_lyy_stencil_4_487_488.in0"],
          ["inner_compute$add_lyy_stencil_5_486_487.out","inner_compute$add_lyy_stencil_4_487_488.in1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute$add_lyy_stencil_5_486_487.in0"],
          ["inner_compute$add_lyy_stencil_6_485_486.out","inner_compute$add_lyy_stencil_5_486_487.in1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute$add_lyy_stencil_6_485_486.in0"],
          ["inner_compute$add_lyy_stencil_7_484_485.out","inner_compute$add_lyy_stencil_6_485_486.in1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute$add_lyy_stencil_7_484_485.in0"],
          ["inner_compute$add_lyy_stencil_8_lyy_stencil_9_484.out","inner_compute$add_lyy_stencil_7_484_485.in1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute$add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute$add_lyy_stencil_8_lyy_stencil_9_484.in1"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_ready","op_hcompute_lgyy_stencil_1_flow_ctrl.ready_in_0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read_ready","op_hcompute_lgyy_stencil_1_flow_ctrl.ready_in_1"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_ready","op_hcompute_lgyy_stencil_1_flow_ctrl.ready_out_0"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_valid","op_hcompute_lgyy_stencil_1_flow_ctrl.valid_in_0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read_valid","op_hcompute_lgyy_stencil_1_flow_ctrl.valid_in_1"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_valid","op_hcompute_lgyy_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read_ready","Bit"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read_valid","BitIn"],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write_ready","BitIn"],
          ["lxx_stencil_op_hcompute_lxx_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_lxx_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U6"
          }
        },
        "connections":[
          ["inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310.out","inner_compute$ashr_310_311_312.in0"],
          ["inner_compute$const_p7__311.out","inner_compute$ashr_310_311_312.in1"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute$ashr_310_311_312.out"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read_ready","op_hcompute_lxx_stencil_flow_ctrl.ready_in_0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write_ready","op_hcompute_lxx_stencil_flow_ctrl.ready_out_0"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read_valid","op_hcompute_lxx_stencil_flow_ctrl.valid_in_0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write_valid","op_hcompute_lxx_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read_ready","Bit"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read_valid","BitIn"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read_ready","Bit"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read_valid","BitIn"],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write_ready","BitIn"],
          ["lxy_stencil_op_hcompute_lxy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_lxy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U18"
          }
        },
        "connections":[
          ["inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410.out","inner_compute$ashr_410_411_412.in0"],
          ["inner_compute$const_p7__411.out","inner_compute$ashr_410_411_412.in1"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute$ashr_410_411_412.out"],
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read.0","inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read.0","inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"],
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read_ready","op_hcompute_lxy_stencil_flow_ctrl.ready_in_0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read_ready","op_hcompute_lxy_stencil_flow_ctrl.ready_in_1"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write_ready","op_hcompute_lxy_stencil_flow_ctrl.ready_out_0"],
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read_valid","op_hcompute_lxy_stencil_flow_ctrl.valid_in_0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read_valid","op_hcompute_lxy_stencil_flow_ctrl.valid_in_1"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write_valid","op_hcompute_lxy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read_ready","Bit"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read_valid","BitIn"],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write_ready","BitIn"],
          ["lyy_stencil_op_hcompute_lyy_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_lyy_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U28"
          }
        },
        "connections":[
          ["inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465.out","inner_compute$ashr_465_466_467.in0"],
          ["inner_compute$const_p7__466.out","inner_compute$ashr_465_466_467.in1"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute$ashr_465_466_467.out"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read_ready","op_hcompute_lyy_stencil_flow_ctrl.ready_in_0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write_ready","op_hcompute_lyy_stencil_flow_ctrl.ready_out_0"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read_valid","op_hcompute_lyy_stencil_flow_ctrl.valid_in_0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write_valid","op_hcompute_lyy_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","BitIn"],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_ready","BitIn"],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_padded16_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_ready","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_valid","op_hcompute_padded16_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U11":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U12":{
            "modref":"corebit.and"
          },
          "and_all__U13":{
            "modref":"corebit.and"
          },
          "and_all__U14":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U12.in0"],
          ["self.valid_in_1","and_all__U12.in1"],
          ["self.valid_out_0","and_all__U12.out"],
          ["self.valid_in_1","and_all__U13.in0"],
          ["self.ready_out_0","and_all__U13.in1"],
          ["self.ready_in_0","and_all__U13.out"],
          ["self.valid_in_0","and_all__U14.in0"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_1","and_all__U14.out"]
        ]
      },
      "flow_ctrl__U1133":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1134":{
            "modref":"corebit.and"
          },
          "and_all__U1135":{
            "modref":"corebit.and"
          },
          "and_all__U1136":{
            "modref":"corebit.and"
          },
          "and_all__U1137":{
            "modref":"corebit.and"
          },
          "and_all__U1138":{
            "modref":"corebit.and"
          },
          "and_all__U1139":{
            "modref":"corebit.and"
          },
          "and_all__U1140":{
            "modref":"corebit.and"
          },
          "and_all__U1141":{
            "modref":"corebit.and"
          },
          "and_all__U1142":{
            "modref":"corebit.and"
          },
          "and_all__U1143":{
            "modref":"corebit.and"
          },
          "and_all__U1144":{
            "modref":"corebit.and"
          },
          "and_all__U1145":{
            "modref":"corebit.and"
          },
          "and_all__U1146":{
            "modref":"corebit.and"
          },
          "and_all__U1147":{
            "modref":"corebit.and"
          },
          "and_all__U1148":{
            "modref":"corebit.and"
          },
          "and_all__U1149":{
            "modref":"corebit.and"
          },
          "and_all__U1150":{
            "modref":"corebit.and"
          },
          "and_all__U1151":{
            "modref":"corebit.and"
          },
          "and_all__U1152":{
            "modref":"corebit.and"
          },
          "and_all__U1153":{
            "modref":"corebit.and"
          },
          "and_all__U1154":{
            "modref":"corebit.and"
          },
          "and_all__U1155":{
            "modref":"corebit.and"
          },
          "and_all__U1156":{
            "modref":"corebit.and"
          },
          "and_all__U1157":{
            "modref":"corebit.and"
          },
          "and_all__U1158":{
            "modref":"corebit.and"
          },
          "and_all__U1159":{
            "modref":"corebit.and"
          },
          "and_all__U1160":{
            "modref":"corebit.and"
          },
          "and_all__U1161":{
            "modref":"corebit.and"
          },
          "and_all__U1162":{
            "modref":"corebit.and"
          },
          "and_all__U1163":{
            "modref":"corebit.and"
          },
          "and_all__U1164":{
            "modref":"corebit.and"
          },
          "and_all__U1165":{
            "modref":"corebit.and"
          },
          "and_all__U1166":{
            "modref":"corebit.and"
          },
          "and_all__U1167":{
            "modref":"corebit.and"
          },
          "and_all__U1168":{
            "modref":"corebit.and"
          },
          "and_all__U1169":{
            "modref":"corebit.and"
          },
          "and_all__U1170":{
            "modref":"corebit.and"
          },
          "and_all__U1171":{
            "modref":"corebit.and"
          },
          "and_all__U1172":{
            "modref":"corebit.and"
          },
          "and_all__U1173":{
            "modref":"corebit.and"
          },
          "and_all__U1174":{
            "modref":"corebit.and"
          },
          "and_all__U1175":{
            "modref":"corebit.and"
          },
          "and_all__U1176":{
            "modref":"corebit.and"
          },
          "and_all__U1177":{
            "modref":"corebit.and"
          },
          "and_all__U1178":{
            "modref":"corebit.and"
          },
          "and_all__U1179":{
            "modref":"corebit.and"
          },
          "and_all__U1180":{
            "modref":"corebit.and"
          },
          "and_all__U1181":{
            "modref":"corebit.and"
          },
          "and_all__U1182":{
            "modref":"corebit.and"
          },
          "and_all__U1183":{
            "modref":"corebit.and"
          },
          "and_all__U1184":{
            "modref":"corebit.and"
          },
          "and_all__U1185":{
            "modref":"corebit.and"
          },
          "and_all__U1186":{
            "modref":"corebit.and"
          },
          "and_all__U1187":{
            "modref":"corebit.and"
          },
          "and_all__U1188":{
            "modref":"corebit.and"
          },
          "and_all__U1189":{
            "modref":"corebit.and"
          },
          "and_all__U1190":{
            "modref":"corebit.and"
          },
          "and_all__U1191":{
            "modref":"corebit.and"
          },
          "and_all__U1192":{
            "modref":"corebit.and"
          },
          "and_all__U1193":{
            "modref":"corebit.and"
          },
          "and_all__U1194":{
            "modref":"corebit.and"
          },
          "and_all__U1195":{
            "modref":"corebit.and"
          },
          "and_all__U1196":{
            "modref":"corebit.and"
          },
          "and_all__U1197":{
            "modref":"corebit.and"
          },
          "and_all__U1198":{
            "modref":"corebit.and"
          },
          "and_all__U1199":{
            "modref":"corebit.and"
          },
          "and_all__U1200":{
            "modref":"corebit.and"
          },
          "and_all__U1201":{
            "modref":"corebit.and"
          },
          "and_all__U1202":{
            "modref":"corebit.and"
          },
          "and_all__U1203":{
            "modref":"corebit.and"
          },
          "and_all__U1204":{
            "modref":"corebit.and"
          },
          "and_all__U1205":{
            "modref":"corebit.and"
          },
          "and_all__U1206":{
            "modref":"corebit.and"
          },
          "and_all__U1207":{
            "modref":"corebit.and"
          },
          "and_all__U1208":{
            "modref":"corebit.and"
          },
          "and_all__U1209":{
            "modref":"corebit.and"
          },
          "and_all__U1210":{
            "modref":"corebit.and"
          },
          "and_all__U1211":{
            "modref":"corebit.and"
          },
          "and_all__U1212":{
            "modref":"corebit.and"
          },
          "and_all__U1213":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1134.in0"],
          ["self.valid_in_1","and_all__U1134.in1"],
          ["and_all__U1135.in0","and_all__U1134.out"],
          ["self.valid_in_2","and_all__U1135.in1"],
          ["and_all__U1136.in0","and_all__U1135.out"],
          ["self.valid_in_3","and_all__U1136.in1"],
          ["and_all__U1137.in0","and_all__U1136.out"],
          ["self.valid_in_4","and_all__U1137.in1"],
          ["and_all__U1138.in0","and_all__U1137.out"],
          ["self.valid_in_5","and_all__U1138.in1"],
          ["and_all__U1139.in0","and_all__U1138.out"],
          ["self.valid_in_6","and_all__U1139.in1"],
          ["and_all__U1140.in0","and_all__U1139.out"],
          ["self.valid_in_7","and_all__U1140.in1"],
          ["and_all__U1141.in0","and_all__U1140.out"],
          ["self.valid_in_8","and_all__U1141.in1"],
          ["self.valid_out_0","and_all__U1141.out"],
          ["self.valid_in_1","and_all__U1142.in0"],
          ["self.valid_in_2","and_all__U1142.in1"],
          ["and_all__U1143.in0","and_all__U1142.out"],
          ["self.valid_in_3","and_all__U1143.in1"],
          ["and_all__U1144.in0","and_all__U1143.out"],
          ["self.valid_in_4","and_all__U1144.in1"],
          ["and_all__U1145.in0","and_all__U1144.out"],
          ["self.valid_in_5","and_all__U1145.in1"],
          ["and_all__U1146.in0","and_all__U1145.out"],
          ["self.valid_in_6","and_all__U1146.in1"],
          ["and_all__U1147.in0","and_all__U1146.out"],
          ["self.valid_in_7","and_all__U1147.in1"],
          ["and_all__U1148.in0","and_all__U1147.out"],
          ["self.valid_in_8","and_all__U1148.in1"],
          ["and_all__U1149.in0","and_all__U1148.out"],
          ["self.ready_out_0","and_all__U1149.in1"],
          ["self.ready_in_0","and_all__U1149.out"],
          ["self.valid_in_0","and_all__U1150.in0"],
          ["self.valid_in_2","and_all__U1150.in1"],
          ["and_all__U1151.in0","and_all__U1150.out"],
          ["self.valid_in_3","and_all__U1151.in1"],
          ["and_all__U1152.in0","and_all__U1151.out"],
          ["self.valid_in_4","and_all__U1152.in1"],
          ["and_all__U1153.in0","and_all__U1152.out"],
          ["self.valid_in_5","and_all__U1153.in1"],
          ["and_all__U1154.in0","and_all__U1153.out"],
          ["self.valid_in_6","and_all__U1154.in1"],
          ["and_all__U1155.in0","and_all__U1154.out"],
          ["self.valid_in_7","and_all__U1155.in1"],
          ["and_all__U1156.in0","and_all__U1155.out"],
          ["self.valid_in_8","and_all__U1156.in1"],
          ["and_all__U1157.in0","and_all__U1156.out"],
          ["self.ready_out_0","and_all__U1157.in1"],
          ["self.ready_in_1","and_all__U1157.out"],
          ["self.valid_in_0","and_all__U1158.in0"],
          ["self.valid_in_1","and_all__U1158.in1"],
          ["and_all__U1159.in0","and_all__U1158.out"],
          ["self.valid_in_3","and_all__U1159.in1"],
          ["and_all__U1160.in0","and_all__U1159.out"],
          ["self.valid_in_4","and_all__U1160.in1"],
          ["and_all__U1161.in0","and_all__U1160.out"],
          ["self.valid_in_5","and_all__U1161.in1"],
          ["and_all__U1162.in0","and_all__U1161.out"],
          ["self.valid_in_6","and_all__U1162.in1"],
          ["and_all__U1163.in0","and_all__U1162.out"],
          ["self.valid_in_7","and_all__U1163.in1"],
          ["and_all__U1164.in0","and_all__U1163.out"],
          ["self.valid_in_8","and_all__U1164.in1"],
          ["and_all__U1165.in0","and_all__U1164.out"],
          ["self.ready_out_0","and_all__U1165.in1"],
          ["self.ready_in_2","and_all__U1165.out"],
          ["self.valid_in_0","and_all__U1166.in0"],
          ["self.valid_in_1","and_all__U1166.in1"],
          ["and_all__U1167.in0","and_all__U1166.out"],
          ["self.valid_in_2","and_all__U1167.in1"],
          ["and_all__U1168.in0","and_all__U1167.out"],
          ["self.valid_in_4","and_all__U1168.in1"],
          ["and_all__U1169.in0","and_all__U1168.out"],
          ["self.valid_in_5","and_all__U1169.in1"],
          ["and_all__U1170.in0","and_all__U1169.out"],
          ["self.valid_in_6","and_all__U1170.in1"],
          ["and_all__U1171.in0","and_all__U1170.out"],
          ["self.valid_in_7","and_all__U1171.in1"],
          ["and_all__U1172.in0","and_all__U1171.out"],
          ["self.valid_in_8","and_all__U1172.in1"],
          ["and_all__U1173.in0","and_all__U1172.out"],
          ["self.ready_out_0","and_all__U1173.in1"],
          ["self.ready_in_3","and_all__U1173.out"],
          ["self.valid_in_0","and_all__U1174.in0"],
          ["self.valid_in_1","and_all__U1174.in1"],
          ["and_all__U1175.in0","and_all__U1174.out"],
          ["self.valid_in_2","and_all__U1175.in1"],
          ["and_all__U1176.in0","and_all__U1175.out"],
          ["self.valid_in_3","and_all__U1176.in1"],
          ["and_all__U1177.in0","and_all__U1176.out"],
          ["self.valid_in_5","and_all__U1177.in1"],
          ["and_all__U1178.in0","and_all__U1177.out"],
          ["self.valid_in_6","and_all__U1178.in1"],
          ["and_all__U1179.in0","and_all__U1178.out"],
          ["self.valid_in_7","and_all__U1179.in1"],
          ["and_all__U1180.in0","and_all__U1179.out"],
          ["self.valid_in_8","and_all__U1180.in1"],
          ["and_all__U1181.in0","and_all__U1180.out"],
          ["self.ready_out_0","and_all__U1181.in1"],
          ["self.ready_in_4","and_all__U1181.out"],
          ["self.valid_in_0","and_all__U1182.in0"],
          ["self.valid_in_1","and_all__U1182.in1"],
          ["and_all__U1183.in0","and_all__U1182.out"],
          ["self.valid_in_2","and_all__U1183.in1"],
          ["and_all__U1184.in0","and_all__U1183.out"],
          ["self.valid_in_3","and_all__U1184.in1"],
          ["and_all__U1185.in0","and_all__U1184.out"],
          ["self.valid_in_4","and_all__U1185.in1"],
          ["and_all__U1186.in0","and_all__U1185.out"],
          ["self.valid_in_6","and_all__U1186.in1"],
          ["and_all__U1187.in0","and_all__U1186.out"],
          ["self.valid_in_7","and_all__U1187.in1"],
          ["and_all__U1188.in0","and_all__U1187.out"],
          ["self.valid_in_8","and_all__U1188.in1"],
          ["and_all__U1189.in0","and_all__U1188.out"],
          ["self.ready_out_0","and_all__U1189.in1"],
          ["self.ready_in_5","and_all__U1189.out"],
          ["self.valid_in_0","and_all__U1190.in0"],
          ["self.valid_in_1","and_all__U1190.in1"],
          ["and_all__U1191.in0","and_all__U1190.out"],
          ["self.valid_in_2","and_all__U1191.in1"],
          ["and_all__U1192.in0","and_all__U1191.out"],
          ["self.valid_in_3","and_all__U1192.in1"],
          ["and_all__U1193.in0","and_all__U1192.out"],
          ["self.valid_in_4","and_all__U1193.in1"],
          ["and_all__U1194.in0","and_all__U1193.out"],
          ["self.valid_in_5","and_all__U1194.in1"],
          ["and_all__U1195.in0","and_all__U1194.out"],
          ["self.valid_in_7","and_all__U1195.in1"],
          ["and_all__U1196.in0","and_all__U1195.out"],
          ["self.valid_in_8","and_all__U1196.in1"],
          ["and_all__U1197.in0","and_all__U1196.out"],
          ["self.ready_out_0","and_all__U1197.in1"],
          ["self.ready_in_6","and_all__U1197.out"],
          ["self.valid_in_0","and_all__U1198.in0"],
          ["self.valid_in_1","and_all__U1198.in1"],
          ["and_all__U1199.in0","and_all__U1198.out"],
          ["self.valid_in_2","and_all__U1199.in1"],
          ["and_all__U1200.in0","and_all__U1199.out"],
          ["self.valid_in_3","and_all__U1200.in1"],
          ["and_all__U1201.in0","and_all__U1200.out"],
          ["self.valid_in_4","and_all__U1201.in1"],
          ["and_all__U1202.in0","and_all__U1201.out"],
          ["self.valid_in_5","and_all__U1202.in1"],
          ["and_all__U1203.in0","and_all__U1202.out"],
          ["self.valid_in_6","and_all__U1203.in1"],
          ["and_all__U1204.in0","and_all__U1203.out"],
          ["self.valid_in_8","and_all__U1204.in1"],
          ["and_all__U1205.in0","and_all__U1204.out"],
          ["self.ready_out_0","and_all__U1205.in1"],
          ["self.ready_in_7","and_all__U1205.out"],
          ["self.valid_in_0","and_all__U1206.in0"],
          ["self.valid_in_1","and_all__U1206.in1"],
          ["and_all__U1207.in0","and_all__U1206.out"],
          ["self.valid_in_2","and_all__U1207.in1"],
          ["and_all__U1208.in0","and_all__U1207.out"],
          ["self.valid_in_3","and_all__U1208.in1"],
          ["and_all__U1209.in0","and_all__U1208.out"],
          ["self.valid_in_4","and_all__U1209.in1"],
          ["and_all__U1210.in0","and_all__U1209.out"],
          ["self.valid_in_5","and_all__U1210.in1"],
          ["and_all__U1211.in0","and_all__U1210.out"],
          ["self.valid_in_6","and_all__U1211.in1"],
          ["and_all__U1212.in0","and_all__U1211.out"],
          ["self.valid_in_7","and_all__U1212.in1"],
          ["and_all__U1213.in0","and_all__U1212.out"],
          ["self.ready_out_0","and_all__U1213.in1"],
          ["self.ready_in_8","and_all__U1213.out"]
        ]
      },
      "flow_ctrl__U1345":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1346":{
            "modref":"corebit.and"
          },
          "and_all__U1347":{
            "modref":"corebit.and"
          },
          "and_all__U1348":{
            "modref":"corebit.and"
          },
          "and_all__U1349":{
            "modref":"corebit.and"
          },
          "and_all__U1350":{
            "modref":"corebit.and"
          },
          "and_all__U1351":{
            "modref":"corebit.and"
          },
          "and_all__U1352":{
            "modref":"corebit.and"
          },
          "and_all__U1353":{
            "modref":"corebit.and"
          },
          "and_all__U1354":{
            "modref":"corebit.and"
          },
          "and_all__U1355":{
            "modref":"corebit.and"
          },
          "and_all__U1356":{
            "modref":"corebit.and"
          },
          "and_all__U1357":{
            "modref":"corebit.and"
          },
          "and_all__U1358":{
            "modref":"corebit.and"
          },
          "and_all__U1359":{
            "modref":"corebit.and"
          },
          "and_all__U1360":{
            "modref":"corebit.and"
          },
          "and_all__U1361":{
            "modref":"corebit.and"
          },
          "and_all__U1362":{
            "modref":"corebit.and"
          },
          "and_all__U1363":{
            "modref":"corebit.and"
          },
          "and_all__U1364":{
            "modref":"corebit.and"
          },
          "and_all__U1365":{
            "modref":"corebit.and"
          },
          "and_all__U1366":{
            "modref":"corebit.and"
          },
          "and_all__U1367":{
            "modref":"corebit.and"
          },
          "and_all__U1368":{
            "modref":"corebit.and"
          },
          "and_all__U1369":{
            "modref":"corebit.and"
          },
          "and_all__U1370":{
            "modref":"corebit.and"
          },
          "and_all__U1371":{
            "modref":"corebit.and"
          },
          "and_all__U1372":{
            "modref":"corebit.and"
          },
          "and_all__U1373":{
            "modref":"corebit.and"
          },
          "and_all__U1374":{
            "modref":"corebit.and"
          },
          "and_all__U1375":{
            "modref":"corebit.and"
          },
          "and_all__U1376":{
            "modref":"corebit.and"
          },
          "and_all__U1377":{
            "modref":"corebit.and"
          },
          "and_all__U1378":{
            "modref":"corebit.and"
          },
          "and_all__U1379":{
            "modref":"corebit.and"
          },
          "and_all__U1380":{
            "modref":"corebit.and"
          },
          "and_all__U1381":{
            "modref":"corebit.and"
          },
          "and_all__U1382":{
            "modref":"corebit.and"
          },
          "and_all__U1383":{
            "modref":"corebit.and"
          },
          "and_all__U1384":{
            "modref":"corebit.and"
          },
          "and_all__U1385":{
            "modref":"corebit.and"
          },
          "and_all__U1386":{
            "modref":"corebit.and"
          },
          "and_all__U1387":{
            "modref":"corebit.and"
          },
          "and_all__U1388":{
            "modref":"corebit.and"
          },
          "and_all__U1389":{
            "modref":"corebit.and"
          },
          "and_all__U1390":{
            "modref":"corebit.and"
          },
          "and_all__U1391":{
            "modref":"corebit.and"
          },
          "and_all__U1392":{
            "modref":"corebit.and"
          },
          "and_all__U1393":{
            "modref":"corebit.and"
          },
          "and_all__U1394":{
            "modref":"corebit.and"
          },
          "and_all__U1395":{
            "modref":"corebit.and"
          },
          "and_all__U1396":{
            "modref":"corebit.and"
          },
          "and_all__U1397":{
            "modref":"corebit.and"
          },
          "and_all__U1398":{
            "modref":"corebit.and"
          },
          "and_all__U1399":{
            "modref":"corebit.and"
          },
          "and_all__U1400":{
            "modref":"corebit.and"
          },
          "and_all__U1401":{
            "modref":"corebit.and"
          },
          "and_all__U1402":{
            "modref":"corebit.and"
          },
          "and_all__U1403":{
            "modref":"corebit.and"
          },
          "and_all__U1404":{
            "modref":"corebit.and"
          },
          "and_all__U1405":{
            "modref":"corebit.and"
          },
          "and_all__U1406":{
            "modref":"corebit.and"
          },
          "and_all__U1407":{
            "modref":"corebit.and"
          },
          "and_all__U1408":{
            "modref":"corebit.and"
          },
          "and_all__U1409":{
            "modref":"corebit.and"
          },
          "and_all__U1410":{
            "modref":"corebit.and"
          },
          "and_all__U1411":{
            "modref":"corebit.and"
          },
          "and_all__U1412":{
            "modref":"corebit.and"
          },
          "and_all__U1413":{
            "modref":"corebit.and"
          },
          "and_all__U1414":{
            "modref":"corebit.and"
          },
          "and_all__U1415":{
            "modref":"corebit.and"
          },
          "and_all__U1416":{
            "modref":"corebit.and"
          },
          "and_all__U1417":{
            "modref":"corebit.and"
          },
          "and_all__U1418":{
            "modref":"corebit.and"
          },
          "and_all__U1419":{
            "modref":"corebit.and"
          },
          "and_all__U1420":{
            "modref":"corebit.and"
          },
          "and_all__U1421":{
            "modref":"corebit.and"
          },
          "and_all__U1422":{
            "modref":"corebit.and"
          },
          "and_all__U1423":{
            "modref":"corebit.and"
          },
          "and_all__U1424":{
            "modref":"corebit.and"
          },
          "and_all__U1425":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1346.in0"],
          ["self.valid_in_1","and_all__U1346.in1"],
          ["and_all__U1347.in0","and_all__U1346.out"],
          ["self.valid_in_2","and_all__U1347.in1"],
          ["and_all__U1348.in0","and_all__U1347.out"],
          ["self.valid_in_3","and_all__U1348.in1"],
          ["and_all__U1349.in0","and_all__U1348.out"],
          ["self.valid_in_4","and_all__U1349.in1"],
          ["and_all__U1350.in0","and_all__U1349.out"],
          ["self.valid_in_5","and_all__U1350.in1"],
          ["and_all__U1351.in0","and_all__U1350.out"],
          ["self.valid_in_6","and_all__U1351.in1"],
          ["and_all__U1352.in0","and_all__U1351.out"],
          ["self.valid_in_7","and_all__U1352.in1"],
          ["and_all__U1353.in0","and_all__U1352.out"],
          ["self.valid_in_8","and_all__U1353.in1"],
          ["self.valid_out_0","and_all__U1353.out"],
          ["self.valid_in_1","and_all__U1354.in0"],
          ["self.valid_in_2","and_all__U1354.in1"],
          ["and_all__U1355.in0","and_all__U1354.out"],
          ["self.valid_in_3","and_all__U1355.in1"],
          ["and_all__U1356.in0","and_all__U1355.out"],
          ["self.valid_in_4","and_all__U1356.in1"],
          ["and_all__U1357.in0","and_all__U1356.out"],
          ["self.valid_in_5","and_all__U1357.in1"],
          ["and_all__U1358.in0","and_all__U1357.out"],
          ["self.valid_in_6","and_all__U1358.in1"],
          ["and_all__U1359.in0","and_all__U1358.out"],
          ["self.valid_in_7","and_all__U1359.in1"],
          ["and_all__U1360.in0","and_all__U1359.out"],
          ["self.valid_in_8","and_all__U1360.in1"],
          ["and_all__U1361.in0","and_all__U1360.out"],
          ["self.ready_out_0","and_all__U1361.in1"],
          ["self.ready_in_0","and_all__U1361.out"],
          ["self.valid_in_0","and_all__U1362.in0"],
          ["self.valid_in_2","and_all__U1362.in1"],
          ["and_all__U1363.in0","and_all__U1362.out"],
          ["self.valid_in_3","and_all__U1363.in1"],
          ["and_all__U1364.in0","and_all__U1363.out"],
          ["self.valid_in_4","and_all__U1364.in1"],
          ["and_all__U1365.in0","and_all__U1364.out"],
          ["self.valid_in_5","and_all__U1365.in1"],
          ["and_all__U1366.in0","and_all__U1365.out"],
          ["self.valid_in_6","and_all__U1366.in1"],
          ["and_all__U1367.in0","and_all__U1366.out"],
          ["self.valid_in_7","and_all__U1367.in1"],
          ["and_all__U1368.in0","and_all__U1367.out"],
          ["self.valid_in_8","and_all__U1368.in1"],
          ["and_all__U1369.in0","and_all__U1368.out"],
          ["self.ready_out_0","and_all__U1369.in1"],
          ["self.ready_in_1","and_all__U1369.out"],
          ["self.valid_in_0","and_all__U1370.in0"],
          ["self.valid_in_1","and_all__U1370.in1"],
          ["and_all__U1371.in0","and_all__U1370.out"],
          ["self.valid_in_3","and_all__U1371.in1"],
          ["and_all__U1372.in0","and_all__U1371.out"],
          ["self.valid_in_4","and_all__U1372.in1"],
          ["and_all__U1373.in0","and_all__U1372.out"],
          ["self.valid_in_5","and_all__U1373.in1"],
          ["and_all__U1374.in0","and_all__U1373.out"],
          ["self.valid_in_6","and_all__U1374.in1"],
          ["and_all__U1375.in0","and_all__U1374.out"],
          ["self.valid_in_7","and_all__U1375.in1"],
          ["and_all__U1376.in0","and_all__U1375.out"],
          ["self.valid_in_8","and_all__U1376.in1"],
          ["and_all__U1377.in0","and_all__U1376.out"],
          ["self.ready_out_0","and_all__U1377.in1"],
          ["self.ready_in_2","and_all__U1377.out"],
          ["self.valid_in_0","and_all__U1378.in0"],
          ["self.valid_in_1","and_all__U1378.in1"],
          ["and_all__U1379.in0","and_all__U1378.out"],
          ["self.valid_in_2","and_all__U1379.in1"],
          ["and_all__U1380.in0","and_all__U1379.out"],
          ["self.valid_in_4","and_all__U1380.in1"],
          ["and_all__U1381.in0","and_all__U1380.out"],
          ["self.valid_in_5","and_all__U1381.in1"],
          ["and_all__U1382.in0","and_all__U1381.out"],
          ["self.valid_in_6","and_all__U1382.in1"],
          ["and_all__U1383.in0","and_all__U1382.out"],
          ["self.valid_in_7","and_all__U1383.in1"],
          ["and_all__U1384.in0","and_all__U1383.out"],
          ["self.valid_in_8","and_all__U1384.in1"],
          ["and_all__U1385.in0","and_all__U1384.out"],
          ["self.ready_out_0","and_all__U1385.in1"],
          ["self.ready_in_3","and_all__U1385.out"],
          ["self.valid_in_0","and_all__U1386.in0"],
          ["self.valid_in_1","and_all__U1386.in1"],
          ["and_all__U1387.in0","and_all__U1386.out"],
          ["self.valid_in_2","and_all__U1387.in1"],
          ["and_all__U1388.in0","and_all__U1387.out"],
          ["self.valid_in_3","and_all__U1388.in1"],
          ["and_all__U1389.in0","and_all__U1388.out"],
          ["self.valid_in_5","and_all__U1389.in1"],
          ["and_all__U1390.in0","and_all__U1389.out"],
          ["self.valid_in_6","and_all__U1390.in1"],
          ["and_all__U1391.in0","and_all__U1390.out"],
          ["self.valid_in_7","and_all__U1391.in1"],
          ["and_all__U1392.in0","and_all__U1391.out"],
          ["self.valid_in_8","and_all__U1392.in1"],
          ["and_all__U1393.in0","and_all__U1392.out"],
          ["self.ready_out_0","and_all__U1393.in1"],
          ["self.ready_in_4","and_all__U1393.out"],
          ["self.valid_in_0","and_all__U1394.in0"],
          ["self.valid_in_1","and_all__U1394.in1"],
          ["and_all__U1395.in0","and_all__U1394.out"],
          ["self.valid_in_2","and_all__U1395.in1"],
          ["and_all__U1396.in0","and_all__U1395.out"],
          ["self.valid_in_3","and_all__U1396.in1"],
          ["and_all__U1397.in0","and_all__U1396.out"],
          ["self.valid_in_4","and_all__U1397.in1"],
          ["and_all__U1398.in0","and_all__U1397.out"],
          ["self.valid_in_6","and_all__U1398.in1"],
          ["and_all__U1399.in0","and_all__U1398.out"],
          ["self.valid_in_7","and_all__U1399.in1"],
          ["and_all__U1400.in0","and_all__U1399.out"],
          ["self.valid_in_8","and_all__U1400.in1"],
          ["and_all__U1401.in0","and_all__U1400.out"],
          ["self.ready_out_0","and_all__U1401.in1"],
          ["self.ready_in_5","and_all__U1401.out"],
          ["self.valid_in_0","and_all__U1402.in0"],
          ["self.valid_in_1","and_all__U1402.in1"],
          ["and_all__U1403.in0","and_all__U1402.out"],
          ["self.valid_in_2","and_all__U1403.in1"],
          ["and_all__U1404.in0","and_all__U1403.out"],
          ["self.valid_in_3","and_all__U1404.in1"],
          ["and_all__U1405.in0","and_all__U1404.out"],
          ["self.valid_in_4","and_all__U1405.in1"],
          ["and_all__U1406.in0","and_all__U1405.out"],
          ["self.valid_in_5","and_all__U1406.in1"],
          ["and_all__U1407.in0","and_all__U1406.out"],
          ["self.valid_in_7","and_all__U1407.in1"],
          ["and_all__U1408.in0","and_all__U1407.out"],
          ["self.valid_in_8","and_all__U1408.in1"],
          ["and_all__U1409.in0","and_all__U1408.out"],
          ["self.ready_out_0","and_all__U1409.in1"],
          ["self.ready_in_6","and_all__U1409.out"],
          ["self.valid_in_0","and_all__U1410.in0"],
          ["self.valid_in_1","and_all__U1410.in1"],
          ["and_all__U1411.in0","and_all__U1410.out"],
          ["self.valid_in_2","and_all__U1411.in1"],
          ["and_all__U1412.in0","and_all__U1411.out"],
          ["self.valid_in_3","and_all__U1412.in1"],
          ["and_all__U1413.in0","and_all__U1412.out"],
          ["self.valid_in_4","and_all__U1413.in1"],
          ["and_all__U1414.in0","and_all__U1413.out"],
          ["self.valid_in_5","and_all__U1414.in1"],
          ["and_all__U1415.in0","and_all__U1414.out"],
          ["self.valid_in_6","and_all__U1415.in1"],
          ["and_all__U1416.in0","and_all__U1415.out"],
          ["self.valid_in_8","and_all__U1416.in1"],
          ["and_all__U1417.in0","and_all__U1416.out"],
          ["self.ready_out_0","and_all__U1417.in1"],
          ["self.ready_in_7","and_all__U1417.out"],
          ["self.valid_in_0","and_all__U1418.in0"],
          ["self.valid_in_1","and_all__U1418.in1"],
          ["and_all__U1419.in0","and_all__U1418.out"],
          ["self.valid_in_2","and_all__U1419.in1"],
          ["and_all__U1420.in0","and_all__U1419.out"],
          ["self.valid_in_3","and_all__U1420.in1"],
          ["and_all__U1421.in0","and_all__U1420.out"],
          ["self.valid_in_4","and_all__U1421.in1"],
          ["and_all__U1422.in0","and_all__U1421.out"],
          ["self.valid_in_5","and_all__U1422.in1"],
          ["and_all__U1423.in0","and_all__U1422.out"],
          ["self.valid_in_6","and_all__U1423.in1"],
          ["and_all__U1424.in0","and_all__U1423.out"],
          ["self.valid_in_7","and_all__U1424.in1"],
          ["and_all__U1425.in0","and_all__U1424.out"],
          ["self.ready_out_0","and_all__U1425.in1"],
          ["self.ready_in_8","and_all__U1425.out"]
        ]
      },
      "flow_ctrl__U15":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U16":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U17":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U17.in0","and_all__U16.out"],
          ["self.ready_out_0","and_all__U17.in1"],
          ["self.ready_in_0","and_all__U17.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U1557":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1558":{
            "modref":"corebit.and"
          },
          "and_all__U1559":{
            "modref":"corebit.and"
          },
          "and_all__U1560":{
            "modref":"corebit.and"
          },
          "and_all__U1561":{
            "modref":"corebit.and"
          },
          "and_all__U1562":{
            "modref":"corebit.and"
          },
          "and_all__U1563":{
            "modref":"corebit.and"
          },
          "and_all__U1564":{
            "modref":"corebit.and"
          },
          "and_all__U1565":{
            "modref":"corebit.and"
          },
          "and_all__U1566":{
            "modref":"corebit.and"
          },
          "and_all__U1567":{
            "modref":"corebit.and"
          },
          "and_all__U1568":{
            "modref":"corebit.and"
          },
          "and_all__U1569":{
            "modref":"corebit.and"
          },
          "and_all__U1570":{
            "modref":"corebit.and"
          },
          "and_all__U1571":{
            "modref":"corebit.and"
          },
          "and_all__U1572":{
            "modref":"corebit.and"
          },
          "and_all__U1573":{
            "modref":"corebit.and"
          },
          "and_all__U1574":{
            "modref":"corebit.and"
          },
          "and_all__U1575":{
            "modref":"corebit.and"
          },
          "and_all__U1576":{
            "modref":"corebit.and"
          },
          "and_all__U1577":{
            "modref":"corebit.and"
          },
          "and_all__U1578":{
            "modref":"corebit.and"
          },
          "and_all__U1579":{
            "modref":"corebit.and"
          },
          "and_all__U1580":{
            "modref":"corebit.and"
          },
          "and_all__U1581":{
            "modref":"corebit.and"
          },
          "and_all__U1582":{
            "modref":"corebit.and"
          },
          "and_all__U1583":{
            "modref":"corebit.and"
          },
          "and_all__U1584":{
            "modref":"corebit.and"
          },
          "and_all__U1585":{
            "modref":"corebit.and"
          },
          "and_all__U1586":{
            "modref":"corebit.and"
          },
          "and_all__U1587":{
            "modref":"corebit.and"
          },
          "and_all__U1588":{
            "modref":"corebit.and"
          },
          "and_all__U1589":{
            "modref":"corebit.and"
          },
          "and_all__U1590":{
            "modref":"corebit.and"
          },
          "and_all__U1591":{
            "modref":"corebit.and"
          },
          "and_all__U1592":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1558.in0"],
          ["self.valid_in_1","and_all__U1558.in1"],
          ["and_all__U1559.in0","and_all__U1558.out"],
          ["self.valid_in_2","and_all__U1559.in1"],
          ["and_all__U1560.in0","and_all__U1559.out"],
          ["self.valid_in_3","and_all__U1560.in1"],
          ["and_all__U1561.in0","and_all__U1560.out"],
          ["self.valid_in_4","and_all__U1561.in1"],
          ["and_all__U1562.in0","and_all__U1561.out"],
          ["self.valid_in_5","and_all__U1562.in1"],
          ["self.valid_out_0","and_all__U1562.out"],
          ["self.valid_in_1","and_all__U1563.in0"],
          ["self.valid_in_2","and_all__U1563.in1"],
          ["and_all__U1564.in0","and_all__U1563.out"],
          ["self.valid_in_3","and_all__U1564.in1"],
          ["and_all__U1565.in0","and_all__U1564.out"],
          ["self.valid_in_4","and_all__U1565.in1"],
          ["and_all__U1566.in0","and_all__U1565.out"],
          ["self.valid_in_5","and_all__U1566.in1"],
          ["and_all__U1567.in0","and_all__U1566.out"],
          ["self.ready_out_0","and_all__U1567.in1"],
          ["self.ready_in_0","and_all__U1567.out"],
          ["self.valid_in_0","and_all__U1568.in0"],
          ["self.valid_in_2","and_all__U1568.in1"],
          ["and_all__U1569.in0","and_all__U1568.out"],
          ["self.valid_in_3","and_all__U1569.in1"],
          ["and_all__U1570.in0","and_all__U1569.out"],
          ["self.valid_in_4","and_all__U1570.in1"],
          ["and_all__U1571.in0","and_all__U1570.out"],
          ["self.valid_in_5","and_all__U1571.in1"],
          ["and_all__U1572.in0","and_all__U1571.out"],
          ["self.ready_out_0","and_all__U1572.in1"],
          ["self.ready_in_1","and_all__U1572.out"],
          ["self.valid_in_0","and_all__U1573.in0"],
          ["self.valid_in_1","and_all__U1573.in1"],
          ["and_all__U1574.in0","and_all__U1573.out"],
          ["self.valid_in_3","and_all__U1574.in1"],
          ["and_all__U1575.in0","and_all__U1574.out"],
          ["self.valid_in_4","and_all__U1575.in1"],
          ["and_all__U1576.in0","and_all__U1575.out"],
          ["self.valid_in_5","and_all__U1576.in1"],
          ["and_all__U1577.in0","and_all__U1576.out"],
          ["self.ready_out_0","and_all__U1577.in1"],
          ["self.ready_in_2","and_all__U1577.out"],
          ["self.valid_in_0","and_all__U1578.in0"],
          ["self.valid_in_1","and_all__U1578.in1"],
          ["and_all__U1579.in0","and_all__U1578.out"],
          ["self.valid_in_2","and_all__U1579.in1"],
          ["and_all__U1580.in0","and_all__U1579.out"],
          ["self.valid_in_4","and_all__U1580.in1"],
          ["and_all__U1581.in0","and_all__U1580.out"],
          ["self.valid_in_5","and_all__U1581.in1"],
          ["and_all__U1582.in0","and_all__U1581.out"],
          ["self.ready_out_0","and_all__U1582.in1"],
          ["self.ready_in_3","and_all__U1582.out"],
          ["self.valid_in_0","and_all__U1583.in0"],
          ["self.valid_in_1","and_all__U1583.in1"],
          ["and_all__U1584.in0","and_all__U1583.out"],
          ["self.valid_in_2","and_all__U1584.in1"],
          ["and_all__U1585.in0","and_all__U1584.out"],
          ["self.valid_in_3","and_all__U1585.in1"],
          ["and_all__U1586.in0","and_all__U1585.out"],
          ["self.valid_in_5","and_all__U1586.in1"],
          ["and_all__U1587.in0","and_all__U1586.out"],
          ["self.ready_out_0","and_all__U1587.in1"],
          ["self.ready_in_4","and_all__U1587.out"],
          ["self.valid_in_0","and_all__U1588.in0"],
          ["self.valid_in_1","and_all__U1588.in1"],
          ["and_all__U1589.in0","and_all__U1588.out"],
          ["self.valid_in_2","and_all__U1589.in1"],
          ["and_all__U1590.in0","and_all__U1589.out"],
          ["self.valid_in_3","and_all__U1590.in1"],
          ["and_all__U1591.in0","and_all__U1590.out"],
          ["self.valid_in_4","and_all__U1591.in1"],
          ["and_all__U1592.in0","and_all__U1591.out"],
          ["self.ready_out_0","and_all__U1592.in1"],
          ["self.ready_in_5","and_all__U1592.out"]
        ]
      },
      "flow_ctrl__U1593":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1594":{
            "modref":"corebit.and"
          },
          "and_all__U1595":{
            "modref":"corebit.and"
          },
          "and_all__U1596":{
            "modref":"corebit.and"
          },
          "and_all__U1597":{
            "modref":"corebit.and"
          },
          "and_all__U1598":{
            "modref":"corebit.and"
          },
          "and_all__U1599":{
            "modref":"corebit.and"
          },
          "and_all__U1600":{
            "modref":"corebit.and"
          },
          "and_all__U1601":{
            "modref":"corebit.and"
          },
          "and_all__U1602":{
            "modref":"corebit.and"
          },
          "and_all__U1603":{
            "modref":"corebit.and"
          },
          "and_all__U1604":{
            "modref":"corebit.and"
          },
          "and_all__U1605":{
            "modref":"corebit.and"
          },
          "and_all__U1606":{
            "modref":"corebit.and"
          },
          "and_all__U1607":{
            "modref":"corebit.and"
          },
          "and_all__U1608":{
            "modref":"corebit.and"
          },
          "and_all__U1609":{
            "modref":"corebit.and"
          },
          "and_all__U1610":{
            "modref":"corebit.and"
          },
          "and_all__U1611":{
            "modref":"corebit.and"
          },
          "and_all__U1612":{
            "modref":"corebit.and"
          },
          "and_all__U1613":{
            "modref":"corebit.and"
          },
          "and_all__U1614":{
            "modref":"corebit.and"
          },
          "and_all__U1615":{
            "modref":"corebit.and"
          },
          "and_all__U1616":{
            "modref":"corebit.and"
          },
          "and_all__U1617":{
            "modref":"corebit.and"
          },
          "and_all__U1618":{
            "modref":"corebit.and"
          },
          "and_all__U1619":{
            "modref":"corebit.and"
          },
          "and_all__U1620":{
            "modref":"corebit.and"
          },
          "and_all__U1621":{
            "modref":"corebit.and"
          },
          "and_all__U1622":{
            "modref":"corebit.and"
          },
          "and_all__U1623":{
            "modref":"corebit.and"
          },
          "and_all__U1624":{
            "modref":"corebit.and"
          },
          "and_all__U1625":{
            "modref":"corebit.and"
          },
          "and_all__U1626":{
            "modref":"corebit.and"
          },
          "and_all__U1627":{
            "modref":"corebit.and"
          },
          "and_all__U1628":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U1594.in0"],
          ["self.valid_in_1","and_all__U1594.in1"],
          ["and_all__U1595.in0","and_all__U1594.out"],
          ["self.valid_in_2","and_all__U1595.in1"],
          ["and_all__U1596.in0","and_all__U1595.out"],
          ["self.valid_in_3","and_all__U1596.in1"],
          ["and_all__U1597.in0","and_all__U1596.out"],
          ["self.valid_in_4","and_all__U1597.in1"],
          ["and_all__U1598.in0","and_all__U1597.out"],
          ["self.valid_in_5","and_all__U1598.in1"],
          ["self.valid_out_0","and_all__U1598.out"],
          ["self.valid_in_1","and_all__U1599.in0"],
          ["self.valid_in_2","and_all__U1599.in1"],
          ["and_all__U1600.in0","and_all__U1599.out"],
          ["self.valid_in_3","and_all__U1600.in1"],
          ["and_all__U1601.in0","and_all__U1600.out"],
          ["self.valid_in_4","and_all__U1601.in1"],
          ["and_all__U1602.in0","and_all__U1601.out"],
          ["self.valid_in_5","and_all__U1602.in1"],
          ["and_all__U1603.in0","and_all__U1602.out"],
          ["self.ready_out_0","and_all__U1603.in1"],
          ["self.ready_in_0","and_all__U1603.out"],
          ["self.valid_in_0","and_all__U1604.in0"],
          ["self.valid_in_2","and_all__U1604.in1"],
          ["and_all__U1605.in0","and_all__U1604.out"],
          ["self.valid_in_3","and_all__U1605.in1"],
          ["and_all__U1606.in0","and_all__U1605.out"],
          ["self.valid_in_4","and_all__U1606.in1"],
          ["and_all__U1607.in0","and_all__U1606.out"],
          ["self.valid_in_5","and_all__U1607.in1"],
          ["and_all__U1608.in0","and_all__U1607.out"],
          ["self.ready_out_0","and_all__U1608.in1"],
          ["self.ready_in_1","and_all__U1608.out"],
          ["self.valid_in_0","and_all__U1609.in0"],
          ["self.valid_in_1","and_all__U1609.in1"],
          ["and_all__U1610.in0","and_all__U1609.out"],
          ["self.valid_in_3","and_all__U1610.in1"],
          ["and_all__U1611.in0","and_all__U1610.out"],
          ["self.valid_in_4","and_all__U1611.in1"],
          ["and_all__U1612.in0","and_all__U1611.out"],
          ["self.valid_in_5","and_all__U1612.in1"],
          ["and_all__U1613.in0","and_all__U1612.out"],
          ["self.ready_out_0","and_all__U1613.in1"],
          ["self.ready_in_2","and_all__U1613.out"],
          ["self.valid_in_0","and_all__U1614.in0"],
          ["self.valid_in_1","and_all__U1614.in1"],
          ["and_all__U1615.in0","and_all__U1614.out"],
          ["self.valid_in_2","and_all__U1615.in1"],
          ["and_all__U1616.in0","and_all__U1615.out"],
          ["self.valid_in_4","and_all__U1616.in1"],
          ["and_all__U1617.in0","and_all__U1616.out"],
          ["self.valid_in_5","and_all__U1617.in1"],
          ["and_all__U1618.in0","and_all__U1617.out"],
          ["self.ready_out_0","and_all__U1618.in1"],
          ["self.ready_in_3","and_all__U1618.out"],
          ["self.valid_in_0","and_all__U1619.in0"],
          ["self.valid_in_1","and_all__U1619.in1"],
          ["and_all__U1620.in0","and_all__U1619.out"],
          ["self.valid_in_2","and_all__U1620.in1"],
          ["and_all__U1621.in0","and_all__U1620.out"],
          ["self.valid_in_3","and_all__U1621.in1"],
          ["and_all__U1622.in0","and_all__U1621.out"],
          ["self.valid_in_5","and_all__U1622.in1"],
          ["and_all__U1623.in0","and_all__U1622.out"],
          ["self.ready_out_0","and_all__U1623.in1"],
          ["self.ready_in_4","and_all__U1623.out"],
          ["self.valid_in_0","and_all__U1624.in0"],
          ["self.valid_in_1","and_all__U1624.in1"],
          ["and_all__U1625.in0","and_all__U1624.out"],
          ["self.valid_in_2","and_all__U1625.in1"],
          ["and_all__U1626.in0","and_all__U1625.out"],
          ["self.valid_in_3","and_all__U1626.in1"],
          ["and_all__U1627.in0","and_all__U1626.out"],
          ["self.valid_in_4","and_all__U1627.in1"],
          ["and_all__U1628.in0","and_all__U1627.out"],
          ["self.ready_out_0","and_all__U1628.in1"],
          ["self.ready_in_5","and_all__U1628.out"]
        ]
      },
      "flow_ctrl__U18":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U19":{
            "modref":"corebit.and"
          },
          "and_all__U20":{
            "modref":"corebit.and"
          },
          "and_all__U21":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U19.in0"],
          ["self.valid_in_1","and_all__U19.in1"],
          ["self.valid_out_0","and_all__U19.out"],
          ["self.valid_in_1","and_all__U20.in0"],
          ["self.ready_out_0","and_all__U20.in1"],
          ["self.ready_in_0","and_all__U20.out"],
          ["self.valid_in_0","and_all__U21.in0"],
          ["self.ready_out_0","and_all__U21.in1"],
          ["self.ready_in_1","and_all__U21.out"]
        ]
      },
      "flow_ctrl__U22":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U23.out"]
        ]
      },
      "flow_ctrl__U24":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U25":{
            "modref":"corebit.and"
          },
          "and_all__U26":{
            "modref":"corebit.and"
          },
          "and_all__U27":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U25.in0"],
          ["self.valid_in_1","and_all__U25.in1"],
          ["self.valid_out_0","and_all__U25.out"],
          ["self.valid_in_1","and_all__U26.in0"],
          ["self.ready_out_0","and_all__U26.in1"],
          ["self.ready_in_0","and_all__U26.out"],
          ["self.valid_in_0","and_all__U27.in0"],
          ["self.ready_out_0","and_all__U27.in1"],
          ["self.ready_in_1","and_all__U27.out"]
        ]
      },
      "flow_ctrl__U28":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U30":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U30.in0","and_all__U29.out"],
          ["self.ready_out_0","and_all__U30.in1"],
          ["self.ready_in_0","and_all__U30.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U5":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U5.in0","and_all__U4.out"],
          ["self.ready_out_0","and_all__U5.in1"],
          ["self.ready_in_0","and_all__U5.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U31":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U32":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U32.out"]
        ]
      },
      "flow_ctrl__U33":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U34":{
            "modref":"corebit.and"
          },
          "and_all__U35":{
            "modref":"corebit.and"
          },
          "and_all__U36":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U34.in0"],
          ["self.valid_in_1","and_all__U34.in1"],
          ["self.valid_out_0","and_all__U34.out"],
          ["self.valid_in_1","and_all__U35.in0"],
          ["self.ready_out_0","and_all__U35.in1"],
          ["self.ready_in_0","and_all__U35.out"],
          ["self.valid_in_0","and_all__U36.in0"],
          ["self.ready_out_0","and_all__U36.in1"],
          ["self.ready_in_1","and_all__U36.out"]
        ]
      },
      "flow_ctrl__U37":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U38":{
            "modref":"corebit.and"
          },
          "and_all__U39":{
            "modref":"corebit.and"
          },
          "and_all__U40":{
            "modref":"corebit.and"
          },
          "and_all__U41":{
            "modref":"corebit.and"
          },
          "and_all__U42":{
            "modref":"corebit.and"
          },
          "and_all__U43":{
            "modref":"corebit.and"
          },
          "and_all__U44":{
            "modref":"corebit.and"
          },
          "and_all__U45":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U38.in0"],
          ["self.valid_in_1","and_all__U38.in1"],
          ["and_all__U39.in0","and_all__U38.out"],
          ["self.valid_in_2","and_all__U39.in1"],
          ["self.valid_out_0","and_all__U39.out"],
          ["self.valid_in_1","and_all__U40.in0"],
          ["self.valid_in_2","and_all__U40.in1"],
          ["and_all__U41.in0","and_all__U40.out"],
          ["self.ready_out_0","and_all__U41.in1"],
          ["self.ready_in_0","and_all__U41.out"],
          ["self.valid_in_0","and_all__U42.in0"],
          ["self.valid_in_2","and_all__U42.in1"],
          ["and_all__U43.in0","and_all__U42.out"],
          ["self.ready_out_0","and_all__U43.in1"],
          ["self.ready_in_1","and_all__U43.out"],
          ["self.valid_in_0","and_all__U44.in0"],
          ["self.valid_in_1","and_all__U44.in1"],
          ["and_all__U45.in0","and_all__U44.out"],
          ["self.ready_out_0","and_all__U45.in1"],
          ["self.ready_in_2","and_all__U45.out"]
        ]
      },
      "flow_ctrl__U46":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U47":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U48":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U48.in0","and_all__U47.out"],
          ["self.ready_out_0","and_all__U48.in1"],
          ["self.ready_in_0","and_all__U48.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U487":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U488":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U489":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U489.in0","and_all__U488.out"],
          ["self.ready_out_0","and_all__U489.in1"],
          ["self.ready_in_0","and_all__U489.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U49":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U50":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U51":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U51.in0","and_all__U50.out"],
          ["self.ready_out_0","and_all__U51.in1"],
          ["self.ready_in_0","and_all__U51.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U505":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U506":{
            "modref":"corebit.and"
          },
          "and_all__U507":{
            "modref":"corebit.and"
          },
          "and_all__U508":{
            "modref":"corebit.and"
          },
          "and_all__U509":{
            "modref":"corebit.and"
          },
          "and_all__U510":{
            "modref":"corebit.and"
          },
          "and_all__U511":{
            "modref":"corebit.and"
          },
          "and_all__U512":{
            "modref":"corebit.and"
          },
          "and_all__U513":{
            "modref":"corebit.and"
          },
          "and_all__U514":{
            "modref":"corebit.and"
          },
          "and_all__U515":{
            "modref":"corebit.and"
          },
          "and_all__U516":{
            "modref":"corebit.and"
          },
          "and_all__U517":{
            "modref":"corebit.and"
          },
          "and_all__U518":{
            "modref":"corebit.and"
          },
          "and_all__U519":{
            "modref":"corebit.and"
          },
          "and_all__U520":{
            "modref":"corebit.and"
          },
          "and_all__U521":{
            "modref":"corebit.and"
          },
          "and_all__U522":{
            "modref":"corebit.and"
          },
          "and_all__U523":{
            "modref":"corebit.and"
          },
          "and_all__U524":{
            "modref":"corebit.and"
          },
          "and_all__U525":{
            "modref":"corebit.and"
          },
          "and_all__U526":{
            "modref":"corebit.and"
          },
          "and_all__U527":{
            "modref":"corebit.and"
          },
          "and_all__U528":{
            "modref":"corebit.and"
          },
          "and_all__U529":{
            "modref":"corebit.and"
          },
          "and_all__U530":{
            "modref":"corebit.and"
          },
          "and_all__U531":{
            "modref":"corebit.and"
          },
          "and_all__U532":{
            "modref":"corebit.and"
          },
          "and_all__U533":{
            "modref":"corebit.and"
          },
          "and_all__U534":{
            "modref":"corebit.and"
          },
          "and_all__U535":{
            "modref":"corebit.and"
          },
          "and_all__U536":{
            "modref":"corebit.and"
          },
          "and_all__U537":{
            "modref":"corebit.and"
          },
          "and_all__U538":{
            "modref":"corebit.and"
          },
          "and_all__U539":{
            "modref":"corebit.and"
          },
          "and_all__U540":{
            "modref":"corebit.and"
          },
          "and_all__U541":{
            "modref":"corebit.and"
          },
          "and_all__U542":{
            "modref":"corebit.and"
          },
          "and_all__U543":{
            "modref":"corebit.and"
          },
          "and_all__U544":{
            "modref":"corebit.and"
          },
          "and_all__U545":{
            "modref":"corebit.and"
          },
          "and_all__U546":{
            "modref":"corebit.and"
          },
          "and_all__U547":{
            "modref":"corebit.and"
          },
          "and_all__U548":{
            "modref":"corebit.and"
          },
          "and_all__U549":{
            "modref":"corebit.and"
          },
          "and_all__U550":{
            "modref":"corebit.and"
          },
          "and_all__U551":{
            "modref":"corebit.and"
          },
          "and_all__U552":{
            "modref":"corebit.and"
          },
          "and_all__U553":{
            "modref":"corebit.and"
          },
          "and_all__U554":{
            "modref":"corebit.and"
          },
          "and_all__U555":{
            "modref":"corebit.and"
          },
          "and_all__U556":{
            "modref":"corebit.and"
          },
          "and_all__U557":{
            "modref":"corebit.and"
          },
          "and_all__U558":{
            "modref":"corebit.and"
          },
          "and_all__U559":{
            "modref":"corebit.and"
          },
          "and_all__U560":{
            "modref":"corebit.and"
          },
          "and_all__U561":{
            "modref":"corebit.and"
          },
          "and_all__U562":{
            "modref":"corebit.and"
          },
          "and_all__U563":{
            "modref":"corebit.and"
          },
          "and_all__U564":{
            "modref":"corebit.and"
          },
          "and_all__U565":{
            "modref":"corebit.and"
          },
          "and_all__U566":{
            "modref":"corebit.and"
          },
          "and_all__U567":{
            "modref":"corebit.and"
          },
          "and_all__U568":{
            "modref":"corebit.and"
          },
          "and_all__U569":{
            "modref":"corebit.and"
          },
          "and_all__U570":{
            "modref":"corebit.and"
          },
          "and_all__U571":{
            "modref":"corebit.and"
          },
          "and_all__U572":{
            "modref":"corebit.and"
          },
          "and_all__U573":{
            "modref":"corebit.and"
          },
          "and_all__U574":{
            "modref":"corebit.and"
          },
          "and_all__U575":{
            "modref":"corebit.and"
          },
          "and_all__U576":{
            "modref":"corebit.and"
          },
          "and_all__U577":{
            "modref":"corebit.and"
          },
          "and_all__U578":{
            "modref":"corebit.and"
          },
          "and_all__U579":{
            "modref":"corebit.and"
          },
          "and_all__U580":{
            "modref":"corebit.and"
          },
          "and_all__U581":{
            "modref":"corebit.and"
          },
          "and_all__U582":{
            "modref":"corebit.and"
          },
          "and_all__U583":{
            "modref":"corebit.and"
          },
          "and_all__U584":{
            "modref":"corebit.and"
          },
          "and_all__U585":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U506.in0"],
          ["self.valid_in_1","and_all__U506.in1"],
          ["and_all__U507.in0","and_all__U506.out"],
          ["self.valid_in_2","and_all__U507.in1"],
          ["and_all__U508.in0","and_all__U507.out"],
          ["self.valid_in_3","and_all__U508.in1"],
          ["and_all__U509.in0","and_all__U508.out"],
          ["self.valid_in_4","and_all__U509.in1"],
          ["and_all__U510.in0","and_all__U509.out"],
          ["self.valid_in_5","and_all__U510.in1"],
          ["and_all__U511.in0","and_all__U510.out"],
          ["self.valid_in_6","and_all__U511.in1"],
          ["and_all__U512.in0","and_all__U511.out"],
          ["self.valid_in_7","and_all__U512.in1"],
          ["and_all__U513.in0","and_all__U512.out"],
          ["self.valid_in_8","and_all__U513.in1"],
          ["self.valid_out_0","and_all__U513.out"],
          ["self.valid_in_1","and_all__U514.in0"],
          ["self.valid_in_2","and_all__U514.in1"],
          ["and_all__U515.in0","and_all__U514.out"],
          ["self.valid_in_3","and_all__U515.in1"],
          ["and_all__U516.in0","and_all__U515.out"],
          ["self.valid_in_4","and_all__U516.in1"],
          ["and_all__U517.in0","and_all__U516.out"],
          ["self.valid_in_5","and_all__U517.in1"],
          ["and_all__U518.in0","and_all__U517.out"],
          ["self.valid_in_6","and_all__U518.in1"],
          ["and_all__U519.in0","and_all__U518.out"],
          ["self.valid_in_7","and_all__U519.in1"],
          ["and_all__U520.in0","and_all__U519.out"],
          ["self.valid_in_8","and_all__U520.in1"],
          ["and_all__U521.in0","and_all__U520.out"],
          ["self.ready_out_0","and_all__U521.in1"],
          ["self.ready_in_0","and_all__U521.out"],
          ["self.valid_in_0","and_all__U522.in0"],
          ["self.valid_in_2","and_all__U522.in1"],
          ["and_all__U523.in0","and_all__U522.out"],
          ["self.valid_in_3","and_all__U523.in1"],
          ["and_all__U524.in0","and_all__U523.out"],
          ["self.valid_in_4","and_all__U524.in1"],
          ["and_all__U525.in0","and_all__U524.out"],
          ["self.valid_in_5","and_all__U525.in1"],
          ["and_all__U526.in0","and_all__U525.out"],
          ["self.valid_in_6","and_all__U526.in1"],
          ["and_all__U527.in0","and_all__U526.out"],
          ["self.valid_in_7","and_all__U527.in1"],
          ["and_all__U528.in0","and_all__U527.out"],
          ["self.valid_in_8","and_all__U528.in1"],
          ["and_all__U529.in0","and_all__U528.out"],
          ["self.ready_out_0","and_all__U529.in1"],
          ["self.ready_in_1","and_all__U529.out"],
          ["self.valid_in_0","and_all__U530.in0"],
          ["self.valid_in_1","and_all__U530.in1"],
          ["and_all__U531.in0","and_all__U530.out"],
          ["self.valid_in_3","and_all__U531.in1"],
          ["and_all__U532.in0","and_all__U531.out"],
          ["self.valid_in_4","and_all__U532.in1"],
          ["and_all__U533.in0","and_all__U532.out"],
          ["self.valid_in_5","and_all__U533.in1"],
          ["and_all__U534.in0","and_all__U533.out"],
          ["self.valid_in_6","and_all__U534.in1"],
          ["and_all__U535.in0","and_all__U534.out"],
          ["self.valid_in_7","and_all__U535.in1"],
          ["and_all__U536.in0","and_all__U535.out"],
          ["self.valid_in_8","and_all__U536.in1"],
          ["and_all__U537.in0","and_all__U536.out"],
          ["self.ready_out_0","and_all__U537.in1"],
          ["self.ready_in_2","and_all__U537.out"],
          ["self.valid_in_0","and_all__U538.in0"],
          ["self.valid_in_1","and_all__U538.in1"],
          ["and_all__U539.in0","and_all__U538.out"],
          ["self.valid_in_2","and_all__U539.in1"],
          ["and_all__U540.in0","and_all__U539.out"],
          ["self.valid_in_4","and_all__U540.in1"],
          ["and_all__U541.in0","and_all__U540.out"],
          ["self.valid_in_5","and_all__U541.in1"],
          ["and_all__U542.in0","and_all__U541.out"],
          ["self.valid_in_6","and_all__U542.in1"],
          ["and_all__U543.in0","and_all__U542.out"],
          ["self.valid_in_7","and_all__U543.in1"],
          ["and_all__U544.in0","and_all__U543.out"],
          ["self.valid_in_8","and_all__U544.in1"],
          ["and_all__U545.in0","and_all__U544.out"],
          ["self.ready_out_0","and_all__U545.in1"],
          ["self.ready_in_3","and_all__U545.out"],
          ["self.valid_in_0","and_all__U546.in0"],
          ["self.valid_in_1","and_all__U546.in1"],
          ["and_all__U547.in0","and_all__U546.out"],
          ["self.valid_in_2","and_all__U547.in1"],
          ["and_all__U548.in0","and_all__U547.out"],
          ["self.valid_in_3","and_all__U548.in1"],
          ["and_all__U549.in0","and_all__U548.out"],
          ["self.valid_in_5","and_all__U549.in1"],
          ["and_all__U550.in0","and_all__U549.out"],
          ["self.valid_in_6","and_all__U550.in1"],
          ["and_all__U551.in0","and_all__U550.out"],
          ["self.valid_in_7","and_all__U551.in1"],
          ["and_all__U552.in0","and_all__U551.out"],
          ["self.valid_in_8","and_all__U552.in1"],
          ["and_all__U553.in0","and_all__U552.out"],
          ["self.ready_out_0","and_all__U553.in1"],
          ["self.ready_in_4","and_all__U553.out"],
          ["self.valid_in_0","and_all__U554.in0"],
          ["self.valid_in_1","and_all__U554.in1"],
          ["and_all__U555.in0","and_all__U554.out"],
          ["self.valid_in_2","and_all__U555.in1"],
          ["and_all__U556.in0","and_all__U555.out"],
          ["self.valid_in_3","and_all__U556.in1"],
          ["and_all__U557.in0","and_all__U556.out"],
          ["self.valid_in_4","and_all__U557.in1"],
          ["and_all__U558.in0","and_all__U557.out"],
          ["self.valid_in_6","and_all__U558.in1"],
          ["and_all__U559.in0","and_all__U558.out"],
          ["self.valid_in_7","and_all__U559.in1"],
          ["and_all__U560.in0","and_all__U559.out"],
          ["self.valid_in_8","and_all__U560.in1"],
          ["and_all__U561.in0","and_all__U560.out"],
          ["self.ready_out_0","and_all__U561.in1"],
          ["self.ready_in_5","and_all__U561.out"],
          ["self.valid_in_0","and_all__U562.in0"],
          ["self.valid_in_1","and_all__U562.in1"],
          ["and_all__U563.in0","and_all__U562.out"],
          ["self.valid_in_2","and_all__U563.in1"],
          ["and_all__U564.in0","and_all__U563.out"],
          ["self.valid_in_3","and_all__U564.in1"],
          ["and_all__U565.in0","and_all__U564.out"],
          ["self.valid_in_4","and_all__U565.in1"],
          ["and_all__U566.in0","and_all__U565.out"],
          ["self.valid_in_5","and_all__U566.in1"],
          ["and_all__U567.in0","and_all__U566.out"],
          ["self.valid_in_7","and_all__U567.in1"],
          ["and_all__U568.in0","and_all__U567.out"],
          ["self.valid_in_8","and_all__U568.in1"],
          ["and_all__U569.in0","and_all__U568.out"],
          ["self.ready_out_0","and_all__U569.in1"],
          ["self.ready_in_6","and_all__U569.out"],
          ["self.valid_in_0","and_all__U570.in0"],
          ["self.valid_in_1","and_all__U570.in1"],
          ["and_all__U571.in0","and_all__U570.out"],
          ["self.valid_in_2","and_all__U571.in1"],
          ["and_all__U572.in0","and_all__U571.out"],
          ["self.valid_in_3","and_all__U572.in1"],
          ["and_all__U573.in0","and_all__U572.out"],
          ["self.valid_in_4","and_all__U573.in1"],
          ["and_all__U574.in0","and_all__U573.out"],
          ["self.valid_in_5","and_all__U574.in1"],
          ["and_all__U575.in0","and_all__U574.out"],
          ["self.valid_in_6","and_all__U575.in1"],
          ["and_all__U576.in0","and_all__U575.out"],
          ["self.valid_in_8","and_all__U576.in1"],
          ["and_all__U577.in0","and_all__U576.out"],
          ["self.ready_out_0","and_all__U577.in1"],
          ["self.ready_in_7","and_all__U577.out"],
          ["self.valid_in_0","and_all__U578.in0"],
          ["self.valid_in_1","and_all__U578.in1"],
          ["and_all__U579.in0","and_all__U578.out"],
          ["self.valid_in_2","and_all__U579.in1"],
          ["and_all__U580.in0","and_all__U579.out"],
          ["self.valid_in_3","and_all__U580.in1"],
          ["and_all__U581.in0","and_all__U580.out"],
          ["self.valid_in_4","and_all__U581.in1"],
          ["and_all__U582.in0","and_all__U581.out"],
          ["self.valid_in_5","and_all__U582.in1"],
          ["and_all__U583.in0","and_all__U582.out"],
          ["self.valid_in_6","and_all__U583.in1"],
          ["and_all__U584.in0","and_all__U583.out"],
          ["self.valid_in_7","and_all__U584.in1"],
          ["and_all__U585.in0","and_all__U584.out"],
          ["self.ready_out_0","and_all__U585.in1"],
          ["self.ready_in_8","and_all__U585.out"]
        ]
      },
      "flow_ctrl__U6":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U8.in0","and_all__U7.out"],
          ["self.ready_out_0","and_all__U8.in1"],
          ["self.ready_in_0","and_all__U8.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U717":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U718":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U719":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U719.in0","and_all__U718.out"],
          ["self.ready_out_0","and_all__U719.in1"],
          ["self.ready_in_0","and_all__U719.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U720":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U721":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U722":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U722.in0","and_all__U721.out"],
          ["self.ready_out_0","and_all__U722.in1"],
          ["self.ready_in_0","and_all__U722.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U765":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U766":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U767":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U767.in0","and_all__U766.out"],
          ["self.ready_out_0","and_all__U767.in1"],
          ["self.ready_in_0","and_all__U767.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U768":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U769":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U770":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U770.in0","and_all__U769.out"],
          ["self.ready_out_0","and_all__U770.in1"],
          ["self.ready_in_0","and_all__U770.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U813":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U814":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U815":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U815.in0","and_all__U814.out"],
          ["self.ready_out_0","and_all__U815.in1"],
          ["self.ready_in_0","and_all__U815.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U831":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U832":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U833":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U833.in0","and_all__U832.out"],
          ["self.ready_out_0","and_all__U833.in1"],
          ["self.ready_in_0","and_all__U833.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U849":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U850":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U851":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U851.in0","and_all__U850.out"],
          ["self.ready_out_0","and_all__U851.in1"],
          ["self.ready_in_0","and_all__U851.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U867":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U868":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U869":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U869.in0","and_all__U868.out"],
          ["self.ready_out_0","and_all__U869.in1"],
          ["self.ready_in_0","and_all__U869.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U885":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U886":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U887":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U887.in0","and_all__U886.out"],
          ["self.ready_out_0","and_all__U887.in1"],
          ["self.ready_in_0","and_all__U887.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U9":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U10.out"]
        ]
      },
      "flow_ctrl__U903":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U904":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U905":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U905.in0","and_all__U904.out"],
          ["self.ready_out_0","and_all__U905.in1"],
          ["self.ready_in_0","and_all__U905.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U921":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_in_3","BitIn"],
          ["ready_in_3","Bit"],
          ["valid_in_4","BitIn"],
          ["ready_in_4","Bit"],
          ["valid_in_5","BitIn"],
          ["ready_in_5","Bit"],
          ["valid_in_6","BitIn"],
          ["ready_in_6","Bit"],
          ["valid_in_7","BitIn"],
          ["ready_in_7","Bit"],
          ["valid_in_8","BitIn"],
          ["ready_in_8","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1000":{
            "modref":"corebit.and"
          },
          "and_all__U1001":{
            "modref":"corebit.and"
          },
          "and_all__U922":{
            "modref":"corebit.and"
          },
          "and_all__U923":{
            "modref":"corebit.and"
          },
          "and_all__U924":{
            "modref":"corebit.and"
          },
          "and_all__U925":{
            "modref":"corebit.and"
          },
          "and_all__U926":{
            "modref":"corebit.and"
          },
          "and_all__U927":{
            "modref":"corebit.and"
          },
          "and_all__U928":{
            "modref":"corebit.and"
          },
          "and_all__U929":{
            "modref":"corebit.and"
          },
          "and_all__U930":{
            "modref":"corebit.and"
          },
          "and_all__U931":{
            "modref":"corebit.and"
          },
          "and_all__U932":{
            "modref":"corebit.and"
          },
          "and_all__U933":{
            "modref":"corebit.and"
          },
          "and_all__U934":{
            "modref":"corebit.and"
          },
          "and_all__U935":{
            "modref":"corebit.and"
          },
          "and_all__U936":{
            "modref":"corebit.and"
          },
          "and_all__U937":{
            "modref":"corebit.and"
          },
          "and_all__U938":{
            "modref":"corebit.and"
          },
          "and_all__U939":{
            "modref":"corebit.and"
          },
          "and_all__U940":{
            "modref":"corebit.and"
          },
          "and_all__U941":{
            "modref":"corebit.and"
          },
          "and_all__U942":{
            "modref":"corebit.and"
          },
          "and_all__U943":{
            "modref":"corebit.and"
          },
          "and_all__U944":{
            "modref":"corebit.and"
          },
          "and_all__U945":{
            "modref":"corebit.and"
          },
          "and_all__U946":{
            "modref":"corebit.and"
          },
          "and_all__U947":{
            "modref":"corebit.and"
          },
          "and_all__U948":{
            "modref":"corebit.and"
          },
          "and_all__U949":{
            "modref":"corebit.and"
          },
          "and_all__U950":{
            "modref":"corebit.and"
          },
          "and_all__U951":{
            "modref":"corebit.and"
          },
          "and_all__U952":{
            "modref":"corebit.and"
          },
          "and_all__U953":{
            "modref":"corebit.and"
          },
          "and_all__U954":{
            "modref":"corebit.and"
          },
          "and_all__U955":{
            "modref":"corebit.and"
          },
          "and_all__U956":{
            "modref":"corebit.and"
          },
          "and_all__U957":{
            "modref":"corebit.and"
          },
          "and_all__U958":{
            "modref":"corebit.and"
          },
          "and_all__U959":{
            "modref":"corebit.and"
          },
          "and_all__U960":{
            "modref":"corebit.and"
          },
          "and_all__U961":{
            "modref":"corebit.and"
          },
          "and_all__U962":{
            "modref":"corebit.and"
          },
          "and_all__U963":{
            "modref":"corebit.and"
          },
          "and_all__U964":{
            "modref":"corebit.and"
          },
          "and_all__U965":{
            "modref":"corebit.and"
          },
          "and_all__U966":{
            "modref":"corebit.and"
          },
          "and_all__U967":{
            "modref":"corebit.and"
          },
          "and_all__U968":{
            "modref":"corebit.and"
          },
          "and_all__U969":{
            "modref":"corebit.and"
          },
          "and_all__U970":{
            "modref":"corebit.and"
          },
          "and_all__U971":{
            "modref":"corebit.and"
          },
          "and_all__U972":{
            "modref":"corebit.and"
          },
          "and_all__U973":{
            "modref":"corebit.and"
          },
          "and_all__U974":{
            "modref":"corebit.and"
          },
          "and_all__U975":{
            "modref":"corebit.and"
          },
          "and_all__U976":{
            "modref":"corebit.and"
          },
          "and_all__U977":{
            "modref":"corebit.and"
          },
          "and_all__U978":{
            "modref":"corebit.and"
          },
          "and_all__U979":{
            "modref":"corebit.and"
          },
          "and_all__U980":{
            "modref":"corebit.and"
          },
          "and_all__U981":{
            "modref":"corebit.and"
          },
          "and_all__U982":{
            "modref":"corebit.and"
          },
          "and_all__U983":{
            "modref":"corebit.and"
          },
          "and_all__U984":{
            "modref":"corebit.and"
          },
          "and_all__U985":{
            "modref":"corebit.and"
          },
          "and_all__U986":{
            "modref":"corebit.and"
          },
          "and_all__U987":{
            "modref":"corebit.and"
          },
          "and_all__U988":{
            "modref":"corebit.and"
          },
          "and_all__U989":{
            "modref":"corebit.and"
          },
          "and_all__U990":{
            "modref":"corebit.and"
          },
          "and_all__U991":{
            "modref":"corebit.and"
          },
          "and_all__U992":{
            "modref":"corebit.and"
          },
          "and_all__U993":{
            "modref":"corebit.and"
          },
          "and_all__U994":{
            "modref":"corebit.and"
          },
          "and_all__U995":{
            "modref":"corebit.and"
          },
          "and_all__U996":{
            "modref":"corebit.and"
          },
          "and_all__U997":{
            "modref":"corebit.and"
          },
          "and_all__U998":{
            "modref":"corebit.and"
          },
          "and_all__U999":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U999.out","and_all__U1000.in0"],
          ["self.valid_in_7","and_all__U1000.in1"],
          ["and_all__U1001.in0","and_all__U1000.out"],
          ["self.ready_out_0","and_all__U1001.in1"],
          ["self.ready_in_8","and_all__U1001.out"],
          ["self.valid_in_0","and_all__U922.in0"],
          ["self.valid_in_1","and_all__U922.in1"],
          ["and_all__U923.in0","and_all__U922.out"],
          ["self.valid_in_2","and_all__U923.in1"],
          ["and_all__U924.in0","and_all__U923.out"],
          ["self.valid_in_3","and_all__U924.in1"],
          ["and_all__U925.in0","and_all__U924.out"],
          ["self.valid_in_4","and_all__U925.in1"],
          ["and_all__U926.in0","and_all__U925.out"],
          ["self.valid_in_5","and_all__U926.in1"],
          ["and_all__U927.in0","and_all__U926.out"],
          ["self.valid_in_6","and_all__U927.in1"],
          ["and_all__U928.in0","and_all__U927.out"],
          ["self.valid_in_7","and_all__U928.in1"],
          ["and_all__U929.in0","and_all__U928.out"],
          ["self.valid_in_8","and_all__U929.in1"],
          ["self.valid_out_0","and_all__U929.out"],
          ["self.valid_in_1","and_all__U930.in0"],
          ["self.valid_in_2","and_all__U930.in1"],
          ["and_all__U931.in0","and_all__U930.out"],
          ["self.valid_in_3","and_all__U931.in1"],
          ["and_all__U932.in0","and_all__U931.out"],
          ["self.valid_in_4","and_all__U932.in1"],
          ["and_all__U933.in0","and_all__U932.out"],
          ["self.valid_in_5","and_all__U933.in1"],
          ["and_all__U934.in0","and_all__U933.out"],
          ["self.valid_in_6","and_all__U934.in1"],
          ["and_all__U935.in0","and_all__U934.out"],
          ["self.valid_in_7","and_all__U935.in1"],
          ["and_all__U936.in0","and_all__U935.out"],
          ["self.valid_in_8","and_all__U936.in1"],
          ["and_all__U937.in0","and_all__U936.out"],
          ["self.ready_out_0","and_all__U937.in1"],
          ["self.ready_in_0","and_all__U937.out"],
          ["self.valid_in_0","and_all__U938.in0"],
          ["self.valid_in_2","and_all__U938.in1"],
          ["and_all__U939.in0","and_all__U938.out"],
          ["self.valid_in_3","and_all__U939.in1"],
          ["and_all__U940.in0","and_all__U939.out"],
          ["self.valid_in_4","and_all__U940.in1"],
          ["and_all__U941.in0","and_all__U940.out"],
          ["self.valid_in_5","and_all__U941.in1"],
          ["and_all__U942.in0","and_all__U941.out"],
          ["self.valid_in_6","and_all__U942.in1"],
          ["and_all__U943.in0","and_all__U942.out"],
          ["self.valid_in_7","and_all__U943.in1"],
          ["and_all__U944.in0","and_all__U943.out"],
          ["self.valid_in_8","and_all__U944.in1"],
          ["and_all__U945.in0","and_all__U944.out"],
          ["self.ready_out_0","and_all__U945.in1"],
          ["self.ready_in_1","and_all__U945.out"],
          ["self.valid_in_0","and_all__U946.in0"],
          ["self.valid_in_1","and_all__U946.in1"],
          ["and_all__U947.in0","and_all__U946.out"],
          ["self.valid_in_3","and_all__U947.in1"],
          ["and_all__U948.in0","and_all__U947.out"],
          ["self.valid_in_4","and_all__U948.in1"],
          ["and_all__U949.in0","and_all__U948.out"],
          ["self.valid_in_5","and_all__U949.in1"],
          ["and_all__U950.in0","and_all__U949.out"],
          ["self.valid_in_6","and_all__U950.in1"],
          ["and_all__U951.in0","and_all__U950.out"],
          ["self.valid_in_7","and_all__U951.in1"],
          ["and_all__U952.in0","and_all__U951.out"],
          ["self.valid_in_8","and_all__U952.in1"],
          ["and_all__U953.in0","and_all__U952.out"],
          ["self.ready_out_0","and_all__U953.in1"],
          ["self.ready_in_2","and_all__U953.out"],
          ["self.valid_in_0","and_all__U954.in0"],
          ["self.valid_in_1","and_all__U954.in1"],
          ["and_all__U955.in0","and_all__U954.out"],
          ["self.valid_in_2","and_all__U955.in1"],
          ["and_all__U956.in0","and_all__U955.out"],
          ["self.valid_in_4","and_all__U956.in1"],
          ["and_all__U957.in0","and_all__U956.out"],
          ["self.valid_in_5","and_all__U957.in1"],
          ["and_all__U958.in0","and_all__U957.out"],
          ["self.valid_in_6","and_all__U958.in1"],
          ["and_all__U959.in0","and_all__U958.out"],
          ["self.valid_in_7","and_all__U959.in1"],
          ["and_all__U960.in0","and_all__U959.out"],
          ["self.valid_in_8","and_all__U960.in1"],
          ["and_all__U961.in0","and_all__U960.out"],
          ["self.ready_out_0","and_all__U961.in1"],
          ["self.ready_in_3","and_all__U961.out"],
          ["self.valid_in_0","and_all__U962.in0"],
          ["self.valid_in_1","and_all__U962.in1"],
          ["and_all__U963.in0","and_all__U962.out"],
          ["self.valid_in_2","and_all__U963.in1"],
          ["and_all__U964.in0","and_all__U963.out"],
          ["self.valid_in_3","and_all__U964.in1"],
          ["and_all__U965.in0","and_all__U964.out"],
          ["self.valid_in_5","and_all__U965.in1"],
          ["and_all__U966.in0","and_all__U965.out"],
          ["self.valid_in_6","and_all__U966.in1"],
          ["and_all__U967.in0","and_all__U966.out"],
          ["self.valid_in_7","and_all__U967.in1"],
          ["and_all__U968.in0","and_all__U967.out"],
          ["self.valid_in_8","and_all__U968.in1"],
          ["and_all__U969.in0","and_all__U968.out"],
          ["self.ready_out_0","and_all__U969.in1"],
          ["self.ready_in_4","and_all__U969.out"],
          ["self.valid_in_0","and_all__U970.in0"],
          ["self.valid_in_1","and_all__U970.in1"],
          ["and_all__U971.in0","and_all__U970.out"],
          ["self.valid_in_2","and_all__U971.in1"],
          ["and_all__U972.in0","and_all__U971.out"],
          ["self.valid_in_3","and_all__U972.in1"],
          ["and_all__U973.in0","and_all__U972.out"],
          ["self.valid_in_4","and_all__U973.in1"],
          ["and_all__U974.in0","and_all__U973.out"],
          ["self.valid_in_6","and_all__U974.in1"],
          ["and_all__U975.in0","and_all__U974.out"],
          ["self.valid_in_7","and_all__U975.in1"],
          ["and_all__U976.in0","and_all__U975.out"],
          ["self.valid_in_8","and_all__U976.in1"],
          ["and_all__U977.in0","and_all__U976.out"],
          ["self.ready_out_0","and_all__U977.in1"],
          ["self.ready_in_5","and_all__U977.out"],
          ["self.valid_in_0","and_all__U978.in0"],
          ["self.valid_in_1","and_all__U978.in1"],
          ["and_all__U979.in0","and_all__U978.out"],
          ["self.valid_in_2","and_all__U979.in1"],
          ["and_all__U980.in0","and_all__U979.out"],
          ["self.valid_in_3","and_all__U980.in1"],
          ["and_all__U981.in0","and_all__U980.out"],
          ["self.valid_in_4","and_all__U981.in1"],
          ["and_all__U982.in0","and_all__U981.out"],
          ["self.valid_in_5","and_all__U982.in1"],
          ["and_all__U983.in0","and_all__U982.out"],
          ["self.valid_in_7","and_all__U983.in1"],
          ["and_all__U984.in0","and_all__U983.out"],
          ["self.valid_in_8","and_all__U984.in1"],
          ["and_all__U985.in0","and_all__U984.out"],
          ["self.ready_out_0","and_all__U985.in1"],
          ["self.ready_in_6","and_all__U985.out"],
          ["self.valid_in_0","and_all__U986.in0"],
          ["self.valid_in_1","and_all__U986.in1"],
          ["and_all__U987.in0","and_all__U986.out"],
          ["self.valid_in_2","and_all__U987.in1"],
          ["and_all__U988.in0","and_all__U987.out"],
          ["self.valid_in_3","and_all__U988.in1"],
          ["and_all__U989.in0","and_all__U988.out"],
          ["self.valid_in_4","and_all__U989.in1"],
          ["and_all__U990.in0","and_all__U989.out"],
          ["self.valid_in_5","and_all__U990.in1"],
          ["and_all__U991.in0","and_all__U990.out"],
          ["self.valid_in_6","and_all__U991.in1"],
          ["and_all__U992.in0","and_all__U991.out"],
          ["self.valid_in_8","and_all__U992.in1"],
          ["and_all__U993.in0","and_all__U992.out"],
          ["self.ready_out_0","and_all__U993.in1"],
          ["self.ready_in_7","and_all__U993.out"],
          ["self.valid_in_0","and_all__U994.in0"],
          ["self.valid_in_1","and_all__U994.in1"],
          ["and_all__U995.in0","and_all__U994.out"],
          ["self.valid_in_2","and_all__U995.in1"],
          ["and_all__U996.in0","and_all__U995.out"],
          ["self.valid_in_3","and_all__U996.in1"],
          ["and_all__U997.in0","and_all__U996.out"],
          ["self.valid_in_4","and_all__U997.in1"],
          ["and_all__U998.in0","and_all__U997.out"],
          ["self.valid_in_5","and_all__U998.in1"],
          ["and_all__U999.in0","and_all__U998.out"],
          ["self.valid_in_6","and_all__U999.in1"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_x_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_x_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write_data_ready","Bit"],
          ["op_hcompute_grad_x_stencil_write_data_valid","BitIn"],
          ["op_hcompute_lxx_stencil_read_ren","BitIn"],
          ["op_hcompute_lxx_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_read_rready","Bit"],
          ["op_hcompute_lxx_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lxx_stencil_read_data_valid","Bit"],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read_rready","Bit"],
          ["op_hcompute_lxy_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lxy_stencil_read_data_valid","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U764":{
            "modref":"corebit.and"
          },
          "ctrl__U746":{
            "modref":"global.affine_controller__U724"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U763"], "data_width":["Int",16], "depth":["Int",0]}
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxx_stencil_8_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxy_stencil_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_x_stencil_op_hcompute_lxy_stencil_5_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_x_stencil_op_hcompute_lxy_stencil_5_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetgrad_x_stencil_op_hcompute_grad_x_stencil_54_U761":{
            "modref":"global.aff__U747"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lxx_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U717"
          },
          "op_hcompute_lxy_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U720"
          },
          "row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","grad_x_stencil_sr__U723"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U762":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["grad_x_stencil_op_hcompute_lxy_stencil_5_ready_net.out","and_all__U764.in0"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_ready_net.out","and_all__U764.in1"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr.ready_out","and_all__U764.out"],
          ["inner_bank_offsetgrad_x_stencil_op_hcompute_grad_x_stencil_54_U761.d","ctrl__U746.d"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_idx_ready","ctrl__U746.ready"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_idx_valid","ctrl__U746.valid"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr.out_data.0","grad_x_stencil_op_hcompute_lxx_stencil_8_net.in"],
          ["self.op_hcompute_lxx_stencil_read.0","grad_x_stencil_op_hcompute_lxx_stencil_8_net.out"],
          ["op_hcompute_lxx_stencil_read_flow_ctrl.ready_in_0","grad_x_stencil_op_hcompute_lxx_stencil_8_ready_net.in"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr_net.out","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.in_data"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_5_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.out_data.0"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr_ready_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.ready_in"],
          ["self.rst_n","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.rst_n"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_sr_valid_net.out","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.valid_in"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_8_valid_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.valid_out"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_5_valid_net.in","grad_x_stencil_op_hcompute_lxx_stencil_8_sr.valid_out"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_data","grad_x_stencil_op_hcompute_lxx_stencil_8_sr_net.in"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_data_ready","grad_x_stencil_op_hcompute_lxx_stencil_8_sr_ready_net.out"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_data_valid","grad_x_stencil_op_hcompute_lxx_stencil_8_sr_valid_net.in"],
          ["op_hcompute_lxx_stencil_read_flow_ctrl.valid_in_0","grad_x_stencil_op_hcompute_lxx_stencil_8_valid_net.out"],
          ["self.op_hcompute_lxy_stencil_read.0","grad_x_stencil_op_hcompute_lxy_stencil_5_net.out"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.ready_in_0","grad_x_stencil_op_hcompute_lxy_stencil_5_ready_net.in"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.valid_in_0","grad_x_stencil_op_hcompute_lxy_stencil_5_valid_net.out"],
          ["row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_idx","inner_bank_offsetgrad_x_stencil_op_hcompute_grad_x_stencil_54_U761.out"],
          ["self.op_hcompute_lxx_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lxy_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lxx_stencil_read_data_ready","op_hcompute_lxx_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lxx_stencil_read_data_valid","op_hcompute_lxx_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_lxy_stencil_read_data_ready","op_hcompute_lxy_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lxy_stencil_read_data_valid","op_hcompute_lxy_stencil_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.nreset_i"],
          ["self.op_hcompute_grad_x_stencil_write.0","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.push_data"],
          ["self.op_hcompute_grad_x_stencil_write_data_ready","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.push_data_ready"],
          ["self.op_hcompute_grad_x_stencil_write_data_valid","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.push_data_valid"],
          ["zero_cst_U762.out","row_buf_grad_x_stencil_op_hcompute_grad_x_stencil_54_to_grad_x_stencil_op_hcompute_lxx_stencil_8.read_will_update"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_y_stencil_write_wen","BitIn"],
          ["op_hcompute_grad_y_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write_data_ready","Bit"],
          ["op_hcompute_grad_y_stencil_write_data_valid","BitIn"],
          ["op_hcompute_lxy_stencil_read_ren","BitIn"],
          ["op_hcompute_lxy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_read_rready","Bit"],
          ["op_hcompute_lxy_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lxy_stencil_read_data_valid","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_ren","BitIn"],
          ["op_hcompute_lyy_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_read_rready","Bit"],
          ["op_hcompute_lyy_stencil_read_data_ready","BitIn"],
          ["op_hcompute_lyy_stencil_read_data_valid","Bit"],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U812":{
            "modref":"corebit.and"
          },
          "ctrl__U794":{
            "modref":"global.affine_controller__U772"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U811"], "data_width":["Int",16], "depth":["Int",0]}
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lxy_stencil_6_valid_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lyy_stencil_3_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "grad_y_stencil_op_hcompute_lyy_stencil_3_ready_net":{
            "modref":"corebit.wire"
          },
          "grad_y_stencil_op_hcompute_lyy_stencil_3_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsetgrad_y_stencil_op_hcompute_grad_y_stencil_47_U809":{
            "modref":"global.aff__U795"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lxy_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U765"
          },
          "op_hcompute_lyy_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U768"
          },
          "row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","grad_y_stencil_sr__U771"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U810":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["grad_y_stencil_op_hcompute_lyy_stencil_3_ready_net.out","and_all__U812.in0"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_ready_net.out","and_all__U812.in1"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr.ready_out","and_all__U812.out"],
          ["inner_bank_offsetgrad_y_stencil_op_hcompute_grad_y_stencil_47_U809.d","ctrl__U794.d"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_idx_ready","ctrl__U794.ready"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_idx_valid","ctrl__U794.valid"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr.out_data.0","grad_y_stencil_op_hcompute_lxy_stencil_6_net.in"],
          ["self.op_hcompute_lxy_stencil_read.0","grad_y_stencil_op_hcompute_lxy_stencil_6_net.out"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.ready_in_0","grad_y_stencil_op_hcompute_lxy_stencil_6_ready_net.in"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr_net.out","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.in_data"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_3_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.out_data.0"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr_ready_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.ready_in"],
          ["self.rst_n","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.rst_n"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_sr_valid_net.out","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.valid_in"],
          ["grad_y_stencil_op_hcompute_lxy_stencil_6_valid_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.valid_out"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_3_valid_net.in","grad_y_stencil_op_hcompute_lxy_stencil_6_sr.valid_out"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_data","grad_y_stencil_op_hcompute_lxy_stencil_6_sr_net.in"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_data_ready","grad_y_stencil_op_hcompute_lxy_stencil_6_sr_ready_net.out"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_data_valid","grad_y_stencil_op_hcompute_lxy_stencil_6_sr_valid_net.in"],
          ["op_hcompute_lxy_stencil_read_flow_ctrl.valid_in_0","grad_y_stencil_op_hcompute_lxy_stencil_6_valid_net.out"],
          ["self.op_hcompute_lyy_stencil_read.0","grad_y_stencil_op_hcompute_lyy_stencil_3_net.out"],
          ["op_hcompute_lyy_stencil_read_flow_ctrl.ready_in_0","grad_y_stencil_op_hcompute_lyy_stencil_3_ready_net.in"],
          ["op_hcompute_lyy_stencil_read_flow_ctrl.valid_in_0","grad_y_stencil_op_hcompute_lyy_stencil_3_valid_net.out"],
          ["row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_idx","inner_bank_offsetgrad_y_stencil_op_hcompute_grad_y_stencil_47_U809.out"],
          ["self.op_hcompute_lxy_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lyy_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_lxy_stencil_read_data_ready","op_hcompute_lxy_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lxy_stencil_read_data_valid","op_hcompute_lxy_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_lyy_stencil_read_data_ready","op_hcompute_lyy_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lyy_stencil_read_data_valid","op_hcompute_lyy_stencil_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.nreset_i"],
          ["self.op_hcompute_grad_y_stencil_write.0","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.push_data"],
          ["self.op_hcompute_grad_y_stencil_write_data_ready","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.push_data_ready"],
          ["self.op_hcompute_grad_y_stencil_write_data_valid","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.push_data_valid"],
          ["zero_cst_U810.out","row_buf_grad_y_stencil_op_hcompute_grad_y_stencil_47_to_grad_y_stencil_op_hcompute_lxy_stencil_6.read_will_update"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","BitIn"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en_ready","BitIn"]
        ]],
        "instances":{
          "cim_output_stencil":{
            "modref":"global.cim_output_stencil_ub"
          },
          "cim_stencil":{
            "modref":"global.cim_stencil_ub"
          },
          "grad_x_stencil":{
            "modref":"global.grad_x_stencil_ub"
          },
          "grad_y_stencil":{
            "modref":"global.grad_y_stencil_ub"
          },
          "lgxx_stencil":{
            "modref":"global.lgxx_stencil_ub"
          },
          "lgxx_stencil_clkwrk_dsa0":{
            "modref":"global.lgxx_stencil_clkwrk_dsa0_ub"
          },
          "lgxy_stencil":{
            "modref":"global.lgxy_stencil_ub"
          },
          "lgxy_stencil_clkwrk_dsa1":{
            "modref":"global.lgxy_stencil_clkwrk_dsa1_ub"
          },
          "lgyy_stencil":{
            "modref":"global.lgyy_stencil_ub"
          },
          "lgyy_stencil_clkwrk_dsa2":{
            "modref":"global.lgyy_stencil_clkwrk_dsa2_ub"
          },
          "lxx_stencil":{
            "modref":"global.lxx_stencil_ub"
          },
          "lxy_stencil":{
            "modref":"global.lxy_stencil_ub"
          },
          "lyy_stencil":{
            "modref":"global.lyy_stencil_ub"
          },
          "op_hcompute_cim_output_stencil":{
            "modref":"global.cu_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_exe_start":{
            "modref":"global.op_hcompute_cim_output_stencil_exe_start_pt__U454"
          },
          "op_hcompute_cim_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_cim_output_stencil_exe_start_control_vars_pt__U455"
          },
          "op_hcompute_cim_output_stencil_port_controller":{
            "modref":"global.affine_controller__U429"
          },
          "op_hcompute_cim_output_stencil_read_ready":{
            "modref":"global.op_hcompute_cim_output_stencil_read_ready_pt__U451"
          },
          "op_hcompute_cim_output_stencil_read_start":{
            "modref":"global.op_hcompute_cim_output_stencil_read_start_pt__U452"
          },
          "op_hcompute_cim_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_cim_output_stencil_read_start_control_vars_pt__U453"
          },
          "op_hcompute_cim_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_output_stencil_write_start":{
            "modref":"global.op_hcompute_cim_output_stencil_write_start_pt__U456"
          },
          "op_hcompute_cim_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_cim_output_stencil_write_start_control_vars_pt__U457"
          },
          "op_hcompute_cim_stencil":{
            "modref":"global.cu_op_hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_exe_start":{
            "modref":"global.op_hcompute_cim_stencil_exe_start_pt__U425"
          },
          "op_hcompute_cim_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_cim_stencil_exe_start_control_vars_pt__U426"
          },
          "op_hcompute_cim_stencil_port_controller":{
            "modref":"global.affine_controller__U400"
          },
          "op_hcompute_cim_stencil_read_ready":{
            "modref":"global.op_hcompute_cim_stencil_read_ready_pt__U422"
          },
          "op_hcompute_cim_stencil_read_start":{
            "modref":"global.op_hcompute_cim_stencil_read_start_pt__U423"
          },
          "op_hcompute_cim_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_cim_stencil_read_start_control_vars_pt__U424"
          },
          "op_hcompute_cim_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_cim_stencil"
          },
          "op_hcompute_cim_stencil_write_start":{
            "modref":"global.op_hcompute_cim_stencil_write_start_pt__U427"
          },
          "op_hcompute_cim_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_cim_stencil_write_start_control_vars_pt__U428"
          },
          "op_hcompute_grad_x_stencil":{
            "modref":"global.cu_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_exe_start":{
            "modref":"global.op_hcompute_grad_x_stencil_exe_start_pt__U106"
          },
          "op_hcompute_grad_x_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_grad_x_stencil_exe_start_control_vars_pt__U107"
          },
          "op_hcompute_grad_x_stencil_port_controller":{
            "modref":"global.affine_controller__U81"
          },
          "op_hcompute_grad_x_stencil_read_ready":{
            "modref":"global.op_hcompute_grad_x_stencil_read_ready_pt__U103"
          },
          "op_hcompute_grad_x_stencil_read_start":{
            "modref":"global.op_hcompute_grad_x_stencil_read_start_pt__U104"
          },
          "op_hcompute_grad_x_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_grad_x_stencil_read_start_control_vars_pt__U105"
          },
          "op_hcompute_grad_x_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_x_stencil_write_start":{
            "modref":"global.op_hcompute_grad_x_stencil_write_start_pt__U108"
          },
          "op_hcompute_grad_x_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_grad_x_stencil_write_start_control_vars_pt__U109"
          },
          "op_hcompute_grad_y_stencil":{
            "modref":"global.cu_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_exe_start":{
            "modref":"global.op_hcompute_grad_y_stencil_exe_start_pt__U222"
          },
          "op_hcompute_grad_y_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_grad_y_stencil_exe_start_control_vars_pt__U223"
          },
          "op_hcompute_grad_y_stencil_port_controller":{
            "modref":"global.affine_controller__U197"
          },
          "op_hcompute_grad_y_stencil_read_ready":{
            "modref":"global.op_hcompute_grad_y_stencil_read_ready_pt__U219"
          },
          "op_hcompute_grad_y_stencil_read_start":{
            "modref":"global.op_hcompute_grad_y_stencil_read_start_pt__U220"
          },
          "op_hcompute_grad_y_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_grad_y_stencil_read_start_control_vars_pt__U221"
          },
          "op_hcompute_grad_y_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_grad_y_stencil_write_start":{
            "modref":"global.op_hcompute_grad_y_stencil_write_start_pt__U224"
          },
          "op_hcompute_grad_y_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_grad_y_stencil_write_start_control_vars_pt__U225"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U483"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U484"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U458"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U480"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U481"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U482"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U485"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U486"
          },
          "op_hcompute_lgxx_stencil":{
            "modref":"global.cu_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_exe_start":{
            "modref":"global.op_hcompute_lgxx_stencil_1_exe_start_pt__U193"
          },
          "op_hcompute_lgxx_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_1_exe_start_control_vars_pt__U194"
          },
          "op_hcompute_lgxx_stencil_1_port_controller":{
            "modref":"global.affine_controller__U168"
          },
          "op_hcompute_lgxx_stencil_1_read_ready":{
            "modref":"global.op_hcompute_lgxx_stencil_1_read_ready_pt__U190"
          },
          "op_hcompute_lgxx_stencil_1_read_start":{
            "modref":"global.op_hcompute_lgxx_stencil_1_read_start_pt__U191"
          },
          "op_hcompute_lgxx_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_1_read_start_control_vars_pt__U192"
          },
          "op_hcompute_lgxx_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxx_stencil_1_write_start":{
            "modref":"global.op_hcompute_lgxx_stencil_1_write_start_pt__U195"
          },
          "op_hcompute_lgxx_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_1_write_start_control_vars_pt__U196"
          },
          "op_hcompute_lgxx_stencil_exe_start":{
            "modref":"global.op_hcompute_lgxx_stencil_exe_start_pt__U164"
          },
          "op_hcompute_lgxx_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_exe_start_control_vars_pt__U165"
          },
          "op_hcompute_lgxx_stencil_port_controller":{
            "modref":"global.affine_controller__U139"
          },
          "op_hcompute_lgxx_stencil_read_ready":{
            "modref":"global.op_hcompute_lgxx_stencil_read_ready_pt__U161"
          },
          "op_hcompute_lgxx_stencil_read_start":{
            "modref":"global.op_hcompute_lgxx_stencil_read_start_pt__U162"
          },
          "op_hcompute_lgxx_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_read_start_control_vars_pt__U163"
          },
          "op_hcompute_lgxx_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_write_start":{
            "modref":"global.op_hcompute_lgxx_stencil_write_start_pt__U166"
          },
          "op_hcompute_lgxx_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxx_stencil_write_start_control_vars_pt__U167"
          },
          "op_hcompute_lgxy_stencil":{
            "modref":"global.cu_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_exe_start":{
            "modref":"global.op_hcompute_lgxy_stencil_1_exe_start_pt__U309"
          },
          "op_hcompute_lgxy_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_1_exe_start_control_vars_pt__U310"
          },
          "op_hcompute_lgxy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U284"
          },
          "op_hcompute_lgxy_stencil_1_read_ready":{
            "modref":"global.op_hcompute_lgxy_stencil_1_read_ready_pt__U306"
          },
          "op_hcompute_lgxy_stencil_1_read_start":{
            "modref":"global.op_hcompute_lgxy_stencil_1_read_start_pt__U307"
          },
          "op_hcompute_lgxy_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_1_read_start_control_vars_pt__U308"
          },
          "op_hcompute_lgxy_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgxy_stencil_1_write_start":{
            "modref":"global.op_hcompute_lgxy_stencil_1_write_start_pt__U311"
          },
          "op_hcompute_lgxy_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_1_write_start_control_vars_pt__U312"
          },
          "op_hcompute_lgxy_stencil_exe_start":{
            "modref":"global.op_hcompute_lgxy_stencil_exe_start_pt__U280"
          },
          "op_hcompute_lgxy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_exe_start_control_vars_pt__U281"
          },
          "op_hcompute_lgxy_stencil_port_controller":{
            "modref":"global.affine_controller__U255"
          },
          "op_hcompute_lgxy_stencil_read_ready":{
            "modref":"global.op_hcompute_lgxy_stencil_read_ready_pt__U277"
          },
          "op_hcompute_lgxy_stencil_read_start":{
            "modref":"global.op_hcompute_lgxy_stencil_read_start_pt__U278"
          },
          "op_hcompute_lgxy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_read_start_control_vars_pt__U279"
          },
          "op_hcompute_lgxy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_write_start":{
            "modref":"global.op_hcompute_lgxy_stencil_write_start_pt__U282"
          },
          "op_hcompute_lgxy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lgxy_stencil_write_start_control_vars_pt__U283"
          },
          "op_hcompute_lgyy_stencil":{
            "modref":"global.cu_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_exe_start":{
            "modref":"global.op_hcompute_lgyy_stencil_1_exe_start_pt__U396"
          },
          "op_hcompute_lgyy_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_1_exe_start_control_vars_pt__U397"
          },
          "op_hcompute_lgyy_stencil_1_port_controller":{
            "modref":"global.affine_controller__U371"
          },
          "op_hcompute_lgyy_stencil_1_read_ready":{
            "modref":"global.op_hcompute_lgyy_stencil_1_read_ready_pt__U393"
          },
          "op_hcompute_lgyy_stencil_1_read_start":{
            "modref":"global.op_hcompute_lgyy_stencil_1_read_start_pt__U394"
          },
          "op_hcompute_lgyy_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_1_read_start_control_vars_pt__U395"
          },
          "op_hcompute_lgyy_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lgyy_stencil_1_write_start":{
            "modref":"global.op_hcompute_lgyy_stencil_1_write_start_pt__U398"
          },
          "op_hcompute_lgyy_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_1_write_start_control_vars_pt__U399"
          },
          "op_hcompute_lgyy_stencil_exe_start":{
            "modref":"global.op_hcompute_lgyy_stencil_exe_start_pt__U367"
          },
          "op_hcompute_lgyy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_exe_start_control_vars_pt__U368"
          },
          "op_hcompute_lgyy_stencil_port_controller":{
            "modref":"global.affine_controller__U342"
          },
          "op_hcompute_lgyy_stencil_read_ready":{
            "modref":"global.op_hcompute_lgyy_stencil_read_ready_pt__U364"
          },
          "op_hcompute_lgyy_stencil_read_start":{
            "modref":"global.op_hcompute_lgyy_stencil_read_start_pt__U365"
          },
          "op_hcompute_lgyy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_read_start_control_vars_pt__U366"
          },
          "op_hcompute_lgyy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_write_start":{
            "modref":"global.op_hcompute_lgyy_stencil_write_start_pt__U369"
          },
          "op_hcompute_lgyy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lgyy_stencil_write_start_control_vars_pt__U370"
          },
          "op_hcompute_lxx_stencil":{
            "modref":"global.cu_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_exe_start":{
            "modref":"global.op_hcompute_lxx_stencil_exe_start_pt__U135"
          },
          "op_hcompute_lxx_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lxx_stencil_exe_start_control_vars_pt__U136"
          },
          "op_hcompute_lxx_stencil_port_controller":{
            "modref":"global.affine_controller__U110"
          },
          "op_hcompute_lxx_stencil_read_ready":{
            "modref":"global.op_hcompute_lxx_stencil_read_ready_pt__U132"
          },
          "op_hcompute_lxx_stencil_read_start":{
            "modref":"global.op_hcompute_lxx_stencil_read_start_pt__U133"
          },
          "op_hcompute_lxx_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lxx_stencil_read_start_control_vars_pt__U134"
          },
          "op_hcompute_lxx_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxx_stencil_write_start":{
            "modref":"global.op_hcompute_lxx_stencil_write_start_pt__U137"
          },
          "op_hcompute_lxx_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lxx_stencil_write_start_control_vars_pt__U138"
          },
          "op_hcompute_lxy_stencil":{
            "modref":"global.cu_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_exe_start":{
            "modref":"global.op_hcompute_lxy_stencil_exe_start_pt__U251"
          },
          "op_hcompute_lxy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lxy_stencil_exe_start_control_vars_pt__U252"
          },
          "op_hcompute_lxy_stencil_port_controller":{
            "modref":"global.affine_controller__U226"
          },
          "op_hcompute_lxy_stencil_read_ready":{
            "modref":"global.op_hcompute_lxy_stencil_read_ready_pt__U248"
          },
          "op_hcompute_lxy_stencil_read_start":{
            "modref":"global.op_hcompute_lxy_stencil_read_start_pt__U249"
          },
          "op_hcompute_lxy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lxy_stencil_read_start_control_vars_pt__U250"
          },
          "op_hcompute_lxy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lxy_stencil_write_start":{
            "modref":"global.op_hcompute_lxy_stencil_write_start_pt__U253"
          },
          "op_hcompute_lxy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lxy_stencil_write_start_control_vars_pt__U254"
          },
          "op_hcompute_lyy_stencil":{
            "modref":"global.cu_op_hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_exe_start":{
            "modref":"global.op_hcompute_lyy_stencil_exe_start_pt__U338"
          },
          "op_hcompute_lyy_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_lyy_stencil_exe_start_control_vars_pt__U339"
          },
          "op_hcompute_lyy_stencil_port_controller":{
            "modref":"global.affine_controller__U313"
          },
          "op_hcompute_lyy_stencil_read_ready":{
            "modref":"global.op_hcompute_lyy_stencil_read_ready_pt__U335"
          },
          "op_hcompute_lyy_stencil_read_start":{
            "modref":"global.op_hcompute_lyy_stencil_read_start_pt__U336"
          },
          "op_hcompute_lyy_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_lyy_stencil_read_start_control_vars_pt__U337"
          },
          "op_hcompute_lyy_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_lyy_stencil"
          },
          "op_hcompute_lyy_stencil_write_start":{
            "modref":"global.op_hcompute_lyy_stencil_write_start_pt__U340"
          },
          "op_hcompute_lyy_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_lyy_stencil_write_start_control_vars_pt__U341"
          },
          "op_hcompute_padded16_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U77"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars_pt__U78"
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U52"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_ready_pt__U74"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U75"
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars_pt__U76"
          },
          "op_hcompute_padded16_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U79"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars_pt__U80"
          },
          "padded16_global_wrapper_stencil":{
            "modref":"global.padded16_global_wrapper_stencil_ub"
          }
        },
        "connections":[
          ["self.flush","cim_output_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write","cim_output_stencil.op_hcompute_cim_output_stencil_write"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write_ready","cim_output_stencil.op_hcompute_cim_output_stencil_write_data_ready"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write_valid","cim_output_stencil.op_hcompute_cim_output_stencil_write_data_valid"],
          ["op_hcompute_cim_output_stencil_write_start.out","cim_output_stencil.op_hcompute_cim_output_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read","cim_output_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","cim_output_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read_ready","cim_output_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read_valid","cim_output_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","cim_output_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_cim_output_stencil","cim_output_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","cim_output_stencil.rst_n"],
          ["self.flush","cim_stencil.flush"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read","cim_stencil.op_hcompute_cim_output_stencil_read"],
          ["op_hcompute_cim_output_stencil_port_controller.d","cim_stencil.op_hcompute_cim_output_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read_ready","cim_stencil.op_hcompute_cim_output_stencil_read_data_ready"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read_valid","cim_stencil.op_hcompute_cim_output_stencil_read_data_valid"],
          ["op_hcompute_cim_output_stencil_read_start.out","cim_stencil.op_hcompute_cim_output_stencil_read_ren"],
          ["op_hcompute_cim_output_stencil_ready_join.ready_in_cim_stencil","cim_stencil.op_hcompute_cim_output_stencil_read_rready"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write","cim_stencil.op_hcompute_cim_stencil_write"],
          ["op_hcompute_cim_stencil_write_start_control_vars.out","cim_stencil.op_hcompute_cim_stencil_write_ctrl_vars"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write_ready","cim_stencil.op_hcompute_cim_stencil_write_data_ready"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write_valid","cim_stencil.op_hcompute_cim_stencil_write_data_valid"],
          ["op_hcompute_cim_stencil_write_start.out","cim_stencil.op_hcompute_cim_stencil_write_wen"],
          ["self.rst_n","cim_stencil.rst_n"],
          ["self.flush","grad_x_stencil.flush"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write","grad_x_stencil.op_hcompute_grad_x_stencil_write"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write_ready","grad_x_stencil.op_hcompute_grad_x_stencil_write_data_ready"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write_valid","grad_x_stencil.op_hcompute_grad_x_stencil_write_data_valid"],
          ["op_hcompute_grad_x_stencil_write_start.out","grad_x_stencil.op_hcompute_grad_x_stencil_write_wen"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read","grad_x_stencil.op_hcompute_lxx_stencil_read"],
          ["op_hcompute_lxx_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxx_stencil_read_ctrl_vars"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read_ready","grad_x_stencil.op_hcompute_lxx_stencil_read_data_ready"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read_valid","grad_x_stencil.op_hcompute_lxx_stencil_read_data_valid"],
          ["op_hcompute_lxx_stencil_read_start.out","grad_x_stencil.op_hcompute_lxx_stencil_read_ren"],
          ["op_hcompute_lxx_stencil_ready_join.ready_in_grad_x_stencil","grad_x_stencil.op_hcompute_lxx_stencil_read_rready"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read","grad_x_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_x_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read_ready","grad_x_stencil.op_hcompute_lxy_stencil_read_data_ready"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read_valid","grad_x_stencil.op_hcompute_lxy_stencil_read_data_valid"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_x_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["op_hcompute_lxy_stencil_ready_join.ready_in_grad_x_stencil","grad_x_stencil.op_hcompute_lxy_stencil_read_rready"],
          ["self.rst_n","grad_x_stencil.rst_n"],
          ["self.flush","grad_y_stencil.flush"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write","grad_y_stencil.op_hcompute_grad_y_stencil_write"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_ctrl_vars"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write_ready","grad_y_stencil.op_hcompute_grad_y_stencil_write_data_ready"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write_valid","grad_y_stencil.op_hcompute_grad_y_stencil_write_data_valid"],
          ["op_hcompute_grad_y_stencil_write_start.out","grad_y_stencil.op_hcompute_grad_y_stencil_write_wen"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read","grad_y_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lxy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lxy_stencil_read_ctrl_vars"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read_ready","grad_y_stencil.op_hcompute_lxy_stencil_read_data_ready"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read_valid","grad_y_stencil.op_hcompute_lxy_stencil_read_data_valid"],
          ["op_hcompute_lxy_stencil_read_start.out","grad_y_stencil.op_hcompute_lxy_stencil_read_ren"],
          ["op_hcompute_lxy_stencil_ready_join.ready_in_grad_y_stencil","grad_y_stencil.op_hcompute_lxy_stencil_read_rready"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read","grad_y_stencil.op_hcompute_lyy_stencil_read"],
          ["op_hcompute_lyy_stencil_port_controller.d","grad_y_stencil.op_hcompute_lyy_stencil_read_ctrl_vars"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read_ready","grad_y_stencil.op_hcompute_lyy_stencil_read_data_ready"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read_valid","grad_y_stencil.op_hcompute_lyy_stencil_read_data_valid"],
          ["op_hcompute_lyy_stencil_read_start.out","grad_y_stencil.op_hcompute_lyy_stencil_read_ren"],
          ["op_hcompute_lyy_stencil_ready_join.ready_in_grad_y_stencil","grad_y_stencil.op_hcompute_lyy_stencil_read_rready"],
          ["self.rst_n","grad_y_stencil.rst_n"],
          ["self.flush","lgxx_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read","lgxx_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxx_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read_ready","lgxx_stencil.op_hcompute_cim_stencil_read_data_ready"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read_valid","lgxx_stencil.op_hcompute_cim_stencil_read_data_valid"],
          ["op_hcompute_cim_stencil_read_start.out","lgxx_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_cim_stencil_ready_join.ready_in_lgxx_stencil","lgxx_stencil.op_hcompute_cim_stencil_read_rready"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write","lgxx_stencil.op_hcompute_lgxx_stencil_1_write"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_ready","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_data_ready"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write_valid","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_data_valid"],
          ["op_hcompute_lgxx_stencil_1_write_start.out","lgxx_stencil.op_hcompute_lgxx_stencil_1_write_wen"],
          ["self.rst_n","lgxx_stencil.rst_n"],
          ["self.flush","lgxx_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_ready","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_data_ready"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read_valid","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_data_valid"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lgxx_stencil_1_ready_join.ready_in_lgxx_stencil_clkwrk_dsa0","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read_rready"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_ready","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_data_ready"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write_valid","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_data_valid"],
          ["op_hcompute_lgxx_stencil_write_start.out","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write_wen"],
          ["self.rst_n","lgxx_stencil_clkwrk_dsa0.rst_n"],
          ["self.flush","lgxy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read","lgxy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgxy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read_ready","lgxy_stencil.op_hcompute_cim_stencil_read_data_ready"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read_valid","lgxy_stencil.op_hcompute_cim_stencil_read_data_valid"],
          ["op_hcompute_cim_stencil_read_start.out","lgxy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_cim_stencil_ready_join.ready_in_lgxy_stencil","lgxy_stencil.op_hcompute_cim_stencil_read_rready"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write","lgxy_stencil.op_hcompute_lgxy_stencil_1_write"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_ready","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_data_ready"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write_valid","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_data_valid"],
          ["op_hcompute_lgxy_stencil_1_write_start.out","lgxy_stencil.op_hcompute_lgxy_stencil_1_write_wen"],
          ["self.rst_n","lgxy_stencil.rst_n"],
          ["self.flush","lgxy_stencil_clkwrk_dsa1.flush"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_ready","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_data_ready"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read_valid","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_data_valid"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lgxy_stencil_1_ready_join.ready_in_lgxy_stencil_clkwrk_dsa1","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read_rready"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_ready","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_data_ready"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write_valid","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_data_valid"],
          ["op_hcompute_lgxy_stencil_write_start.out","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write_wen"],
          ["self.rst_n","lgxy_stencil_clkwrk_dsa1.rst_n"],
          ["self.flush","lgyy_stencil.flush"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read","lgyy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_cim_stencil_port_controller.d","lgyy_stencil.op_hcompute_cim_stencil_read_ctrl_vars"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read_ready","lgyy_stencil.op_hcompute_cim_stencil_read_data_ready"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read_valid","lgyy_stencil.op_hcompute_cim_stencil_read_data_valid"],
          ["op_hcompute_cim_stencil_read_start.out","lgyy_stencil.op_hcompute_cim_stencil_read_ren"],
          ["op_hcompute_cim_stencil_ready_join.ready_in_lgyy_stencil","lgyy_stencil.op_hcompute_cim_stencil_read_rready"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write","lgyy_stencil.op_hcompute_lgyy_stencil_1_write"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_ready","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_data_ready"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write_valid","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_data_valid"],
          ["op_hcompute_lgyy_stencil_1_write_start.out","lgyy_stencil.op_hcompute_lgyy_stencil_1_write_wen"],
          ["self.rst_n","lgyy_stencil.rst_n"],
          ["self.flush","lgyy_stencil_clkwrk_dsa2.flush"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_ready","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_data_ready"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read_valid","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_data_valid"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lgyy_stencil_1_ready_join.ready_in_lgyy_stencil_clkwrk_dsa2","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read_rready"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_ready","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_data_ready"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write_valid","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_data_valid"],
          ["op_hcompute_lgyy_stencil_write_start.out","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write_wen"],
          ["self.rst_n","lgyy_stencil_clkwrk_dsa2.rst_n"],
          ["self.flush","lxx_stencil.flush"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read","lxx_stencil.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read_ready","lxx_stencil.op_hcompute_lgxx_stencil_1_read_data_ready"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read_valid","lxx_stencil.op_hcompute_lgxx_stencil_1_read_data_valid"],
          ["op_hcompute_lgxx_stencil_1_read_start.out","lxx_stencil.op_hcompute_lgxx_stencil_1_read_ren"],
          ["op_hcompute_lgxx_stencil_1_ready_join.ready_in_lxx_stencil","lxx_stencil.op_hcompute_lgxx_stencil_1_read_rready"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write","lxx_stencil.op_hcompute_lxx_stencil_write"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.out","lxx_stencil.op_hcompute_lxx_stencil_write_ctrl_vars"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write_ready","lxx_stencil.op_hcompute_lxx_stencil_write_data_ready"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write_valid","lxx_stencil.op_hcompute_lxx_stencil_write_data_valid"],
          ["op_hcompute_lxx_stencil_write_start.out","lxx_stencil.op_hcompute_lxx_stencil_write_wen"],
          ["self.rst_n","lxx_stencil.rst_n"],
          ["self.flush","lxy_stencil.flush"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read","lxy_stencil.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read_ready","lxy_stencil.op_hcompute_lgxy_stencil_1_read_data_ready"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read_valid","lxy_stencil.op_hcompute_lgxy_stencil_1_read_data_valid"],
          ["op_hcompute_lgxy_stencil_1_read_start.out","lxy_stencil.op_hcompute_lgxy_stencil_1_read_ren"],
          ["op_hcompute_lgxy_stencil_1_ready_join.ready_in_lxy_stencil","lxy_stencil.op_hcompute_lgxy_stencil_1_read_rready"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write","lxy_stencil.op_hcompute_lxy_stencil_write"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.out","lxy_stencil.op_hcompute_lxy_stencil_write_ctrl_vars"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write_ready","lxy_stencil.op_hcompute_lxy_stencil_write_data_ready"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write_valid","lxy_stencil.op_hcompute_lxy_stencil_write_data_valid"],
          ["op_hcompute_lxy_stencil_write_start.out","lxy_stencil.op_hcompute_lxy_stencil_write_wen"],
          ["self.rst_n","lxy_stencil.rst_n"],
          ["self.flush","lyy_stencil.flush"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read","lyy_stencil.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ctrl_vars"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read_ready","lyy_stencil.op_hcompute_lgyy_stencil_1_read_data_ready"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read_valid","lyy_stencil.op_hcompute_lgyy_stencil_1_read_data_valid"],
          ["op_hcompute_lgyy_stencil_1_read_start.out","lyy_stencil.op_hcompute_lgyy_stencil_1_read_ren"],
          ["op_hcompute_lgyy_stencil_1_ready_join.ready_in_lyy_stencil","lyy_stencil.op_hcompute_lgyy_stencil_1_read_rready"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write","lyy_stencil.op_hcompute_lyy_stencil_write"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.out","lyy_stencil.op_hcompute_lyy_stencil_write_ctrl_vars"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write_ready","lyy_stencil.op_hcompute_lyy_stencil_write_data_ready"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write_valid","lyy_stencil.op_hcompute_lyy_stencil_write_data_valid"],
          ["op_hcompute_lyy_stencil_write_start.out","lyy_stencil.op_hcompute_lyy_stencil_write_wen"],
          ["self.rst_n","lyy_stencil.rst_n"],
          ["op_hcompute_cim_output_stencil_port_controller.valid","op_hcompute_cim_output_stencil_exe_start.in"],
          ["op_hcompute_cim_output_stencil_port_controller.d","op_hcompute_cim_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_cim_output_stencil_read_start_control_vars.in","op_hcompute_cim_output_stencil_port_controller.d"],
          ["op_hcompute_cim_output_stencil_write_start_control_vars.in","op_hcompute_cim_output_stencil_port_controller.d"],
          ["op_hcompute_cim_output_stencil_read_ready.in","op_hcompute_cim_output_stencil_port_controller.ready"],
          ["op_hcompute_cim_output_stencil_read_start.in","op_hcompute_cim_output_stencil_port_controller.valid"],
          ["op_hcompute_cim_output_stencil_write_start.in","op_hcompute_cim_output_stencil_port_controller.valid"],
          ["op_hcompute_cim_output_stencil_ready_join.ready_out","op_hcompute_cim_output_stencil_read_ready.out"],
          ["op_hcompute_cim_stencil_port_controller.valid","op_hcompute_cim_stencil_exe_start.in"],
          ["op_hcompute_cim_stencil_port_controller.d","op_hcompute_cim_stencil_exe_start_control_vars.in"],
          ["op_hcompute_cim_stencil_read_start_control_vars.in","op_hcompute_cim_stencil_port_controller.d"],
          ["op_hcompute_cim_stencil_write_start_control_vars.in","op_hcompute_cim_stencil_port_controller.d"],
          ["op_hcompute_cim_stencil_read_ready.in","op_hcompute_cim_stencil_port_controller.ready"],
          ["op_hcompute_cim_stencil_read_start.in","op_hcompute_cim_stencil_port_controller.valid"],
          ["op_hcompute_cim_stencil_write_start.in","op_hcompute_cim_stencil_port_controller.valid"],
          ["op_hcompute_cim_stencil_ready_join.ready_out","op_hcompute_cim_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_data_ready","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_ready"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_data_valid","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read_valid"],
          ["op_hcompute_grad_x_stencil_port_controller.valid","op_hcompute_grad_x_stencil_exe_start.in"],
          ["op_hcompute_grad_x_stencil_port_controller.d","op_hcompute_grad_x_stencil_exe_start_control_vars.in"],
          ["op_hcompute_grad_x_stencil_read_start_control_vars.in","op_hcompute_grad_x_stencil_port_controller.d"],
          ["op_hcompute_grad_x_stencil_write_start_control_vars.in","op_hcompute_grad_x_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ctrl_vars","op_hcompute_grad_x_stencil_port_controller.d"],
          ["op_hcompute_grad_x_stencil_read_ready.in","op_hcompute_grad_x_stencil_port_controller.ready"],
          ["op_hcompute_grad_x_stencil_read_start.in","op_hcompute_grad_x_stencil_port_controller.valid"],
          ["op_hcompute_grad_x_stencil_write_start.in","op_hcompute_grad_x_stencil_port_controller.valid"],
          ["op_hcompute_grad_x_stencil_ready_join.ready_out","op_hcompute_grad_x_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_ren","op_hcompute_grad_x_stencil_read_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read_rready","op_hcompute_grad_x_stencil_ready_join.ready_in_padded16_global_wrapper_stencil"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_data_ready","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_ready"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_data_valid","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read_valid"],
          ["op_hcompute_grad_y_stencil_port_controller.valid","op_hcompute_grad_y_stencil_exe_start.in"],
          ["op_hcompute_grad_y_stencil_port_controller.d","op_hcompute_grad_y_stencil_exe_start_control_vars.in"],
          ["op_hcompute_grad_y_stencil_read_start_control_vars.in","op_hcompute_grad_y_stencil_port_controller.d"],
          ["op_hcompute_grad_y_stencil_write_start_control_vars.in","op_hcompute_grad_y_stencil_port_controller.d"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ctrl_vars","op_hcompute_grad_y_stencil_port_controller.d"],
          ["op_hcompute_grad_y_stencil_read_ready.in","op_hcompute_grad_y_stencil_port_controller.ready"],
          ["op_hcompute_grad_y_stencil_read_start.in","op_hcompute_grad_y_stencil_port_controller.valid"],
          ["op_hcompute_grad_y_stencil_write_start.in","op_hcompute_grad_y_stencil_port_controller.valid"],
          ["op_hcompute_grad_y_stencil_ready_join.ready_out","op_hcompute_grad_y_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_ren","op_hcompute_grad_y_stencil_read_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read_rready","op_hcompute_grad_y_stencil_ready_join.ready_in_padded16_global_wrapper_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"],
          ["op_hcompute_lgxx_stencil_1_port_controller.valid","op_hcompute_lgxx_stencil_1_exe_start.in"],
          ["op_hcompute_lgxx_stencil_1_port_controller.d","op_hcompute_lgxx_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_lgxx_stencil_1_read_start_control_vars.in","op_hcompute_lgxx_stencil_1_port_controller.d"],
          ["op_hcompute_lgxx_stencil_1_write_start_control_vars.in","op_hcompute_lgxx_stencil_1_port_controller.d"],
          ["op_hcompute_lgxx_stencil_1_read_ready.in","op_hcompute_lgxx_stencil_1_port_controller.ready"],
          ["op_hcompute_lgxx_stencil_1_read_start.in","op_hcompute_lgxx_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_1_write_start.in","op_hcompute_lgxx_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_1_ready_join.ready_out","op_hcompute_lgxx_stencil_1_read_ready.out"],
          ["op_hcompute_lgxx_stencil_port_controller.valid","op_hcompute_lgxx_stencil_exe_start.in"],
          ["op_hcompute_lgxx_stencil_port_controller.d","op_hcompute_lgxx_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lgxx_stencil_read_start_control_vars.in","op_hcompute_lgxx_stencil_port_controller.d"],
          ["op_hcompute_lgxx_stencil_write_start_control_vars.in","op_hcompute_lgxx_stencil_port_controller.d"],
          ["op_hcompute_lgxx_stencil_read_ready.in","op_hcompute_lgxx_stencil_port_controller.ready"],
          ["op_hcompute_lgxx_stencil_read_start.in","op_hcompute_lgxx_stencil_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_write_start.in","op_hcompute_lgxx_stencil_port_controller.valid"],
          ["op_hcompute_lgxx_stencil_ready_join.ready_out","op_hcompute_lgxx_stencil_read_ready.out"],
          ["op_hcompute_lgxy_stencil_1_port_controller.valid","op_hcompute_lgxy_stencil_1_exe_start.in"],
          ["op_hcompute_lgxy_stencil_1_port_controller.d","op_hcompute_lgxy_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_lgxy_stencil_1_read_start_control_vars.in","op_hcompute_lgxy_stencil_1_port_controller.d"],
          ["op_hcompute_lgxy_stencil_1_write_start_control_vars.in","op_hcompute_lgxy_stencil_1_port_controller.d"],
          ["op_hcompute_lgxy_stencil_1_read_ready.in","op_hcompute_lgxy_stencil_1_port_controller.ready"],
          ["op_hcompute_lgxy_stencil_1_read_start.in","op_hcompute_lgxy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_1_write_start.in","op_hcompute_lgxy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_1_ready_join.ready_out","op_hcompute_lgxy_stencil_1_read_ready.out"],
          ["op_hcompute_lgxy_stencil_port_controller.valid","op_hcompute_lgxy_stencil_exe_start.in"],
          ["op_hcompute_lgxy_stencil_port_controller.d","op_hcompute_lgxy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lgxy_stencil_read_start_control_vars.in","op_hcompute_lgxy_stencil_port_controller.d"],
          ["op_hcompute_lgxy_stencil_write_start_control_vars.in","op_hcompute_lgxy_stencil_port_controller.d"],
          ["op_hcompute_lgxy_stencil_read_ready.in","op_hcompute_lgxy_stencil_port_controller.ready"],
          ["op_hcompute_lgxy_stencil_read_start.in","op_hcompute_lgxy_stencil_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_write_start.in","op_hcompute_lgxy_stencil_port_controller.valid"],
          ["op_hcompute_lgxy_stencil_ready_join.ready_out","op_hcompute_lgxy_stencil_read_ready.out"],
          ["op_hcompute_lgyy_stencil_1_port_controller.valid","op_hcompute_lgyy_stencil_1_exe_start.in"],
          ["op_hcompute_lgyy_stencil_1_port_controller.d","op_hcompute_lgyy_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_lgyy_stencil_1_read_start_control_vars.in","op_hcompute_lgyy_stencil_1_port_controller.d"],
          ["op_hcompute_lgyy_stencil_1_write_start_control_vars.in","op_hcompute_lgyy_stencil_1_port_controller.d"],
          ["op_hcompute_lgyy_stencil_1_read_ready.in","op_hcompute_lgyy_stencil_1_port_controller.ready"],
          ["op_hcompute_lgyy_stencil_1_read_start.in","op_hcompute_lgyy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_1_write_start.in","op_hcompute_lgyy_stencil_1_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_1_ready_join.ready_out","op_hcompute_lgyy_stencil_1_read_ready.out"],
          ["op_hcompute_lgyy_stencil_port_controller.valid","op_hcompute_lgyy_stencil_exe_start.in"],
          ["op_hcompute_lgyy_stencil_port_controller.d","op_hcompute_lgyy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lgyy_stencil_read_start_control_vars.in","op_hcompute_lgyy_stencil_port_controller.d"],
          ["op_hcompute_lgyy_stencil_write_start_control_vars.in","op_hcompute_lgyy_stencil_port_controller.d"],
          ["op_hcompute_lgyy_stencil_read_ready.in","op_hcompute_lgyy_stencil_port_controller.ready"],
          ["op_hcompute_lgyy_stencil_read_start.in","op_hcompute_lgyy_stencil_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_write_start.in","op_hcompute_lgyy_stencil_port_controller.valid"],
          ["op_hcompute_lgyy_stencil_ready_join.ready_out","op_hcompute_lgyy_stencil_read_ready.out"],
          ["op_hcompute_lxx_stencil_port_controller.valid","op_hcompute_lxx_stencil_exe_start.in"],
          ["op_hcompute_lxx_stencil_port_controller.d","op_hcompute_lxx_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lxx_stencil_read_start_control_vars.in","op_hcompute_lxx_stencil_port_controller.d"],
          ["op_hcompute_lxx_stencil_write_start_control_vars.in","op_hcompute_lxx_stencil_port_controller.d"],
          ["op_hcompute_lxx_stencil_read_ready.in","op_hcompute_lxx_stencil_port_controller.ready"],
          ["op_hcompute_lxx_stencil_read_start.in","op_hcompute_lxx_stencil_port_controller.valid"],
          ["op_hcompute_lxx_stencil_write_start.in","op_hcompute_lxx_stencil_port_controller.valid"],
          ["op_hcompute_lxx_stencil_ready_join.ready_out","op_hcompute_lxx_stencil_read_ready.out"],
          ["op_hcompute_lxy_stencil_port_controller.valid","op_hcompute_lxy_stencil_exe_start.in"],
          ["op_hcompute_lxy_stencil_port_controller.d","op_hcompute_lxy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lxy_stencil_read_start_control_vars.in","op_hcompute_lxy_stencil_port_controller.d"],
          ["op_hcompute_lxy_stencil_write_start_control_vars.in","op_hcompute_lxy_stencil_port_controller.d"],
          ["op_hcompute_lxy_stencil_read_ready.in","op_hcompute_lxy_stencil_port_controller.ready"],
          ["op_hcompute_lxy_stencil_read_start.in","op_hcompute_lxy_stencil_port_controller.valid"],
          ["op_hcompute_lxy_stencil_write_start.in","op_hcompute_lxy_stencil_port_controller.valid"],
          ["op_hcompute_lxy_stencil_ready_join.ready_out","op_hcompute_lxy_stencil_read_ready.out"],
          ["op_hcompute_lyy_stencil_port_controller.valid","op_hcompute_lyy_stencil_exe_start.in"],
          ["op_hcompute_lyy_stencil_port_controller.d","op_hcompute_lyy_stencil_exe_start_control_vars.in"],
          ["op_hcompute_lyy_stencil_read_start_control_vars.in","op_hcompute_lyy_stencil_port_controller.d"],
          ["op_hcompute_lyy_stencil_write_start_control_vars.in","op_hcompute_lyy_stencil_port_controller.d"],
          ["op_hcompute_lyy_stencil_read_ready.in","op_hcompute_lyy_stencil_port_controller.ready"],
          ["op_hcompute_lyy_stencil_read_start.in","op_hcompute_lyy_stencil_port_controller.valid"],
          ["op_hcompute_lyy_stencil_write_start.in","op_hcompute_lyy_stencil_port_controller.valid"],
          ["op_hcompute_lyy_stencil_ready_join.ready_out","op_hcompute_lyy_stencil_read_ready.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_data_ready","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_ready"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write_valid"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_ready"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.valid","op_hcompute_padded16_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.d","op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_ready.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_ready_join.ready_out","op_hcompute_padded16_global_wrapper_stencil_read_ready.out"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","op_hcompute_padded16_global_wrapper_stencil_read_start.out"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en_ready","op_hcompute_padded16_global_wrapper_stencil_ready_join.ready_in_padded16_stencil"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_wen","op_hcompute_padded16_global_wrapper_stencil_write_start.out"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars","op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars.out"],
          ["self.flush","padded16_global_wrapper_stencil.flush"],
          ["self.rst_n","padded16_global_wrapper_stencil.rst_n"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_575.out","bitand_575_576_577.in0"],
          ["slt_cim_stencil_3_cim_stencil_2_576.out","bitand_575_576_577.in1"],
          ["bitand_577_578_579.in0","bitand_575_576_577.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578.out","bitand_577_578_579.in1"],
          ["bitand_579_580_581.in0","bitand_577_578_579.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580.out","bitand_579_580_581.in1"],
          ["bitand_581_582_583.in0","bitand_579_580_581.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582.out","bitand_581_582_583.in1"],
          ["bitand_583_584_585.in0","bitand_581_582_583.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584.out","bitand_583_584_585.in1"],
          ["bitand_585_586_587.in0","bitand_583_584_585.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586.out","bitand_585_586_587.in1"],
          ["bitand_587_588_589.in0","bitand_585_586_587.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588.out","bitand_587_588_589.in1"],
          ["bitand_589_591_592.in0","bitand_587_588_589.out"],
          ["sle_590_cim_stencil_2_591.out","bitand_589_591_592.in1"],
          ["mux_5922550.sel","bitand_589_591_592.out"],
          ["mux_5922550.in0","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591.in0","const_p1__590.out"],
          ["mux_5922550.in1","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529.out","add_529_530_535.in0"],
          ["ashr_lgyy_stencil_2_528_530.out","add_529_530_535.in1"],
          ["mul_535_535_536.in0","add_529_530_535.out"],
          ["mul_535_535_536.in1","add_529_530_535.out"],
          ["mul_535_535_536.out","ashr_536_537_538.in0"],
          ["const_p4__537.out","ashr_536_537_538.in1"],
          ["sub_534_538_539.in1","ashr_536_537_538.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529.in0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529.in1"],
          ["mul_529_530_531.in0","ashr_lgxx_stencil_2_528_529.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532.in0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532.in1"],
          ["mul_532_532_533.in0","ashr_lgxy_stencil_2_528_532.out"],
          ["mul_532_532_533.in1","ashr_lgxy_stencil_2_528_532.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530.in0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530.in1"],
          ["mul_529_530_531.in1","ashr_lgyy_stencil_2_528_530.out"],
          ["sub_531_533_534.in0","mul_529_530_531.out"],
          ["sub_531_533_534.in1","mul_532_532_533.out"],
          ["sub_534_538_539.out","self.out_cim_stencil"],
          ["sub_534_538_539.in0","sub_531_533_534.out"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["add_padded16_global_wrapper_stencil_2_274_275.out","add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in0","add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.out","add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["smax_282_283_284.in1","const_n255__283.out"],
          ["smin_280_281_282.in1","const_p255__281.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278.in1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.in1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["sub_277_278_279.in1","mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284.out","self.out_grad_x_stencil"],
          ["smin_280_281_282.out","smax_282_283_284.in0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282.in0"],
          ["sub_277_278_279.in0","sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in0","sub_277_278_279.out"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["add_padded16_global_wrapper_stencil_8_374_375.out","add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in0","add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.out","add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["smax_382_383_384.in1","const_n255__383.out"],
          ["smin_380_381_382.in1","const_p255__381.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378.in1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.in1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["sub_377_378_379.in1","mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384.out","self.out_grad_y_stencil"],
          ["smin_380_381_382.out","smax_382_383_384.in0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382.in0"],
          ["sub_377_378_379.in0","sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in0","sub_377_378_379.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336.in0"],
          ["add_lxx_stencil_2_334_335.out","add_lgxx_stencil_1_335_336.in1"],
          ["add_lxx_stencil_1_336_337.in1","add_lgxx_stencil_1_335_336.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337.in0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335.in0"],
          ["add_lxx_stencil_3_333_334.out","add_lxx_stencil_2_334_335.in1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334.in0"],
          ["add_lxx_stencil_4_332_333.out","add_lxx_stencil_3_333_334.in1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333.in0"],
          ["add_lxx_stencil_5_331_332.out","add_lxx_stencil_4_332_333.in1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332.in0"],
          ["add_lxx_stencil_6_330_331.out","add_lxx_stencil_5_331_332.in1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331.in0"],
          ["add_lxx_stencil_7_329_330.out","add_lxx_stencil_6_330_331.in1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330.in0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329.out","add_lxx_stencil_7_329_330.in1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329.in1"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437.in0"],
          ["add_lxy_stencil_2_435_436.out","add_lgxy_stencil_1_436_437.in1"],
          ["add_lxy_stencil_1_437_438.in1","add_lgxy_stencil_1_436_437.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438.in0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436.in0"],
          ["add_lxy_stencil_3_434_435.out","add_lxy_stencil_2_435_436.in1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435.in0"],
          ["add_lxy_stencil_4_433_434.out","add_lxy_stencil_3_434_435.in1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434.in0"],
          ["add_lxy_stencil_5_432_433.out","add_lxy_stencil_4_433_434.in1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433.in0"],
          ["add_lxy_stencil_6_431_432.out","add_lxy_stencil_5_432_433.in1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432.in0"],
          ["add_lxy_stencil_7_430_431.out","add_lxy_stencil_6_431_432.in1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431.in0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430.out","add_lxy_stencil_7_430_431.in1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430.in1"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491.in0"],
          ["add_lyy_stencil_2_489_490.out","add_lgyy_stencil_1_490_491.in1"],
          ["add_lyy_stencil_1_491_492.in1","add_lgyy_stencil_1_490_491.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492.in0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490.in0"],
          ["add_lyy_stencil_3_488_489.out","add_lyy_stencil_2_489_490.in1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489.in0"],
          ["add_lyy_stencil_4_487_488.out","add_lyy_stencil_3_488_489.in1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488.in0"],
          ["add_lyy_stencil_5_486_487.out","add_lyy_stencil_4_487_488.in1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487.in0"],
          ["add_lyy_stencil_6_485_486.out","add_lyy_stencil_5_486_487.in1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486.in0"],
          ["add_lyy_stencil_7_484_485.out","add_lyy_stencil_6_485_486.in1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485.in0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484.out","add_lyy_stencil_7_484_485.in1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484.in1"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310.out","ashr_310_311_312.in0"],
          ["const_p7__311.out","ashr_310_311_312.in1"],
          ["self.out_lxx_stencil","ashr_310_311_312.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410.out","ashr_410_411_412.in0"],
          ["const_p7__411.out","ashr_410_411_412.in1"],
          ["self.out_lxy_stencil","ashr_410_411_412.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465.out","ashr_465_466_467.in0"],
          ["const_p7__466.out","ashr_465_466_467.in1"],
          ["self.out_lyy_stencil","ashr_465_466_467.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxx_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write_data_ready","Bit"],
          ["op_hcompute_lgxx_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxx_stencil_clkwrk_dsa0_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U848":{
            "modref":"global.aff__U834"
          },
          "lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxx_stencil_clkwrk_dsa0_BANK_0"
          },
          "lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxx_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U831"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxx_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxx_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxx_stencil_write_wen","bank_0.push_data_valid"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_net.in","bank_0.read_data"],
          ["lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U848.out","bank_0.read_idx"],
          ["self.op_hcompute_lgxx_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_lgxx_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxx_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U848.out","bank_0.update_idx"],
          ["self.op_hcompute_lgxx_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_lgxx_stencil_1_read_ctrl_vars","inner_bank_offsetlgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_U848.d"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_ready_net.out","lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.ready_in_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34"],
          ["self.rst_n","lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.rst_n"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_valid_net.in","lgxx_stencil_clkwrk_dsa0_Bank0_read_ctrl_fork.valid_out_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_0","lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_ready_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_0","lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34_valid_net.out"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_ready","op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_valid","op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read_rready","Bit"],
          ["op_hcompute_cim_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxx_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_lgxx_stencil_1_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxx_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U830":{
            "modref":"global.aff__U816"
          },
          "lgxx_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxx_stencil_BANK_0"
          },
          "lgxx_stencil_op_hcompute_cim_stencil_62_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxx_stencil_op_hcompute_cim_stencil_62_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxx_stencil_op_hcompute_cim_stencil_62_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U813"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxx_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxx_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxx_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["lgxx_stencil_op_hcompute_cim_stencil_62_net.in","bank_0.read_data"],
          ["lgxx_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxx_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U830.out","bank_0.read_idx"],
          ["self.op_hcompute_cim_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxx_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U830.out","bank_0.update_idx"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_cim_stencil_read_ctrl_vars","inner_bank_offsetlgxx_stencil_op_hcompute_cim_stencil_62_U830.d"],
          ["lgxx_stencil_op_hcompute_cim_stencil_62_ready_net.out","lgxx_stencil_Bank0_read_ctrl_fork.ready_in_lgxx_stencil_op_hcompute_cim_stencil_62"],
          ["self.rst_n","lgxx_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["lgxx_stencil_op_hcompute_cim_stencil_62_valid_net.in","lgxx_stencil_Bank0_read_ctrl_fork.valid_out_lgxx_stencil_op_hcompute_cim_stencil_62"],
          ["self.op_hcompute_cim_stencil_read.0","lgxx_stencil_op_hcompute_cim_stencil_62_net.out"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.ready_in_0","lgxx_stencil_op_hcompute_cim_stencil_62_ready_net.in"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.valid_in_0","lgxx_stencil_op_hcompute_cim_stencil_62_valid_net.out"],
          ["self.op_hcompute_cim_stencil_read_data_ready","op_hcompute_cim_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_stencil_read_data_valid","op_hcompute_cim_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lgxy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxy_stencil_clkwrk_dsa1_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U884":{
            "modref":"global.aff__U870"
          },
          "lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxy_stencil_clkwrk_dsa1_BANK_0"
          },
          "lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U867"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxy_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxy_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxy_stencil_write_wen","bank_0.push_data_valid"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_net.in","bank_0.read_data"],
          ["lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U884.out","bank_0.read_idx"],
          ["self.op_hcompute_lgxy_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_lgxy_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxy_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U884.out","bank_0.update_idx"],
          ["self.op_hcompute_lgxy_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_lgxy_stencil_1_read_ctrl_vars","inner_bank_offsetlgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_U884.d"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_ready_net.out","lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.ready_in_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22"],
          ["self.rst_n","lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.rst_n"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_valid_net.in","lgxy_stencil_clkwrk_dsa1_Bank0_read_ctrl_fork.valid_out_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_0","lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_ready_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_0","lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22_valid_net.out"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_ready","op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_valid","op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read_rready","Bit"],
          ["op_hcompute_cim_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgxy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_lgxy_stencil_1_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgxy_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U866":{
            "modref":"global.aff__U852"
          },
          "lgxy_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgxy_stencil_BANK_0"
          },
          "lgxy_stencil_op_hcompute_cim_stencil_63_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgxy_stencil_op_hcompute_cim_stencil_63_ready_net":{
            "modref":"corebit.wire"
          },
          "lgxy_stencil_op_hcompute_cim_stencil_63_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U849"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgxy_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgxy_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgxy_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["lgxy_stencil_op_hcompute_cim_stencil_63_net.in","bank_0.read_data"],
          ["lgxy_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgxy_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U866.out","bank_0.read_idx"],
          ["self.op_hcompute_cim_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgxy_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U866.out","bank_0.update_idx"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_cim_stencil_read_ctrl_vars","inner_bank_offsetlgxy_stencil_op_hcompute_cim_stencil_63_U866.d"],
          ["lgxy_stencil_op_hcompute_cim_stencil_63_ready_net.out","lgxy_stencil_Bank0_read_ctrl_fork.ready_in_lgxy_stencil_op_hcompute_cim_stencil_63"],
          ["self.rst_n","lgxy_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["lgxy_stencil_op_hcompute_cim_stencil_63_valid_net.in","lgxy_stencil_Bank0_read_ctrl_fork.valid_out_lgxy_stencil_op_hcompute_cim_stencil_63"],
          ["self.op_hcompute_cim_stencil_read.0","lgxy_stencil_op_hcompute_cim_stencil_63_net.out"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.ready_in_0","lgxy_stencil_op_hcompute_cim_stencil_63_ready_net.in"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.valid_in_0","lgxy_stencil_op_hcompute_cim_stencil_63_valid_net.out"],
          ["self.op_hcompute_cim_stencil_read_data_ready","op_hcompute_cim_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_stencil_read_data_valid","op_hcompute_cim_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgyy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lgyy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgyy_stencil_clkwrk_dsa2_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U920":{
            "modref":"global.aff__U906"
          },
          "lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgyy_stencil_clkwrk_dsa2_BANK_0"
          },
          "lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_ready_net":{
            "modref":"corebit.wire"
          },
          "lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgyy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U903"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgyy_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgyy_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgyy_stencil_write_wen","bank_0.push_data_valid"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_net.in","bank_0.read_data"],
          ["lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U920.out","bank_0.read_idx"],
          ["self.op_hcompute_lgyy_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_lgyy_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgyy_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U920.out","bank_0.update_idx"],
          ["self.op_hcompute_lgyy_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_lgyy_stencil_1_read_ctrl_vars","inner_bank_offsetlgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_U920.d"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_ready_net.out","lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.ready_in_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10"],
          ["self.rst_n","lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.rst_n"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_valid_net.in","lgyy_stencil_clkwrk_dsa2_Bank0_read_ctrl_fork.valid_out_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_0","lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_ready_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_0","lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10_valid_net.out"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_ready","op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_valid","op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_cim_stencil_read_ren","BitIn"],
          ["op_hcompute_cim_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_read_rready","Bit"],
          ["op_hcompute_cim_stencil_read_data_ready","BitIn"],
          ["op_hcompute_cim_stencil_read_data_valid","Bit"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_write_wen","BitIn"],
          ["op_hcompute_lgyy_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_lgyy_stencil_1_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lgyy_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U902":{
            "modref":"global.aff__U888"
          },
          "lgyy_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_lgyy_stencil_BANK_0"
          },
          "lgyy_stencil_op_hcompute_cim_stencil_64_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lgyy_stencil_op_hcompute_cim_stencil_64_ready_net":{
            "modref":"corebit.wire"
          },
          "lgyy_stencil_op_hcompute_cim_stencil_64_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_cim_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U885"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_lgyy_stencil_1_write.0","bank_0.push_data"],
          ["self.op_hcompute_lgyy_stencil_1_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_lgyy_stencil_1_write_data_valid","bank_0.push_data_valid"],
          ["lgyy_stencil_op_hcompute_cim_stencil_64_net.in","bank_0.read_data"],
          ["lgyy_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["lgyy_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U902.out","bank_0.read_idx"],
          ["self.op_hcompute_cim_stencil_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_lgyy_stencil_1_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U902.out","bank_0.update_idx"],
          ["self.op_hcompute_cim_stencil_read_ren","bank_0.update_idx_valid"],
          ["self.op_hcompute_cim_stencil_read_ctrl_vars","inner_bank_offsetlgyy_stencil_op_hcompute_cim_stencil_64_U902.d"],
          ["lgyy_stencil_op_hcompute_cim_stencil_64_ready_net.out","lgyy_stencil_Bank0_read_ctrl_fork.ready_in_lgyy_stencil_op_hcompute_cim_stencil_64"],
          ["self.rst_n","lgyy_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["lgyy_stencil_op_hcompute_cim_stencil_64_valid_net.in","lgyy_stencil_Bank0_read_ctrl_fork.valid_out_lgyy_stencil_op_hcompute_cim_stencil_64"],
          ["self.op_hcompute_cim_stencil_read.0","lgyy_stencil_op_hcompute_cim_stencil_64_net.out"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.ready_in_0","lgyy_stencil_op_hcompute_cim_stencil_64_ready_net.in"],
          ["op_hcompute_cim_stencil_read_flow_ctrl.valid_in_0","lgyy_stencil_op_hcompute_cim_stencil_64_valid_net.out"],
          ["self.op_hcompute_cim_stencil_read_data_ready","op_hcompute_cim_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_cim_stencil_read_data_valid","op_hcompute_cim_stencil_read_flow_ctrl.valid_out_0"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxx_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_write_wen","BitIn"],
          ["op_hcompute_lxx_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write_data_ready","Bit"],
          ["op_hcompute_lxx_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1043":{
            "modref":"corebit.and"
          },
          "and_all__U1044":{
            "modref":"corebit.and"
          },
          "and_all__U1086":{
            "modref":"corebit.and"
          },
          "and_all__U1087":{
            "modref":"corebit.and"
          },
          "and_all__U1129":{
            "modref":"corebit.and"
          },
          "and_all__U1130":{
            "modref":"corebit.and"
          },
          "and_all__U1131":{
            "modref":"corebit.and"
          },
          "and_all__U1132":{
            "modref":"corebit.and"
          },
          "ctrl__U1025":{
            "modref":"global.affine_controller__U1003"
          },
          "ctrl__U1068":{
            "modref":"global.affine_controller__U1046"
          },
          "ctrl__U1111":{
            "modref":"global.affine_controller__U1089"
          },
          "inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1040":{
            "modref":"global.aff__U1026"
          },
          "inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1083":{
            "modref":"global.aff__U1069"
          },
          "inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1126":{
            "modref":"global.aff__U1112"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_35_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_35_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_36_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_36_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1042"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_37_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_38_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_38_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_39_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_39_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1085"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_40_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_41_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_41_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1128"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_42_valid_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_43_ready_net":{
            "modref":"corebit.wire"
          },
          "lxx_stencil_op_hcompute_lgxx_stencil_1_43_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxx_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U921"
          },
          "row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxx_stencil_sr__U1002"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxx_stencil_sr__U1045"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxx_stencil_sr__U1088"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1041":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1084":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1127":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_35_ready_net.out","and_all__U1043.in0"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_ready_net.out","and_all__U1043.in1"],
          ["and_all__U1044.in0","and_all__U1043.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_36_ready_net.out","and_all__U1044.in1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.ready_out","and_all__U1044.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_38_ready_net.out","and_all__U1086.in0"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_ready_net.out","and_all__U1086.in1"],
          ["and_all__U1087.in0","and_all__U1086.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_39_ready_net.out","and_all__U1087.in1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.ready_out","and_all__U1087.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_41_ready_net.out","and_all__U1129.in0"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_ready_net.out","and_all__U1129.in1"],
          ["and_all__U1130.in0","and_all__U1129.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_43_ready_net.out","and_all__U1130.in1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.ready_out","and_all__U1130.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.push_data_ready","and_all__U1131.in0"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.push_data_ready","and_all__U1131.in1"],
          ["and_all__U1132.in0","and_all__U1131.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.push_data_ready","and_all__U1132.in1"],
          ["self.op_hcompute_lxx_stencil_write_data_ready","and_all__U1132.out"],
          ["inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1040.d","ctrl__U1025.d"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_idx_ready","ctrl__U1025.ready"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_idx_valid","ctrl__U1025.valid"],
          ["inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1083.d","ctrl__U1068.d"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_idx_ready","ctrl__U1068.ready"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_idx_valid","ctrl__U1068.valid"],
          ["inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1126.d","ctrl__U1111.d"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_idx_ready","ctrl__U1111.ready"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_idx_valid","ctrl__U1111.valid"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_idx","inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1040.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_idx","inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1083.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_idx","inner_bank_offsetlxx_stencil_op_hcompute_lxx_stencil_7_U1126.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.out_data.2","lxx_stencil_op_hcompute_lgxx_stencil_1_35_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","lxx_stencil_op_hcompute_lgxx_stencil_1_35_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_0","lxx_stencil_op_hcompute_lgxx_stencil_1_35_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_35_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_0","lxx_stencil_op_hcompute_lgxx_stencil_1_35_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.out_data.1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_36_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_1","lxx_stencil_op_hcompute_lgxx_stencil_1_36_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.out_data.0","lxx_stencil_op_hcompute_lgxx_stencil_1_37_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.2","lxx_stencil_op_hcompute_lgxx_stencil_1_37_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_2","lxx_stencil_op_hcompute_lgxx_stencil_1_37_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.in_data"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_ready_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.ready_in"],
          ["self.rst_n","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.rst_n"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_valid_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_37_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr.valid_out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_data","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_net.in"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_data_ready","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_ready_net.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_data_valid","lxx_stencil_op_hcompute_lgxx_stencil_1_37_sr_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_2","lxx_stencil_op_hcompute_lgxx_stencil_1_37_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.out_data.2","lxx_stencil_op_hcompute_lgxx_stencil_1_38_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","lxx_stencil_op_hcompute_lgxx_stencil_1_38_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_3","lxx_stencil_op_hcompute_lgxx_stencil_1_38_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_38_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_3","lxx_stencil_op_hcompute_lgxx_stencil_1_38_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.out_data.1","lxx_stencil_op_hcompute_lgxx_stencil_1_39_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","lxx_stencil_op_hcompute_lgxx_stencil_1_39_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_4","lxx_stencil_op_hcompute_lgxx_stencil_1_39_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_39_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_4","lxx_stencil_op_hcompute_lgxx_stencil_1_39_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.out_data.0","lxx_stencil_op_hcompute_lgxx_stencil_1_40_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.5","lxx_stencil_op_hcompute_lgxx_stencil_1_40_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_5","lxx_stencil_op_hcompute_lgxx_stencil_1_40_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.in_data"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_ready_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.ready_in"],
          ["self.rst_n","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.rst_n"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_valid_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_40_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr.valid_out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_data","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_net.in"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_data_ready","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_ready_net.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_data_valid","lxx_stencil_op_hcompute_lgxx_stencil_1_40_sr_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_5","lxx_stencil_op_hcompute_lgxx_stencil_1_40_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.out_data.2","lxx_stencil_op_hcompute_lgxx_stencil_1_41_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","lxx_stencil_op_hcompute_lgxx_stencil_1_41_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_6","lxx_stencil_op_hcompute_lgxx_stencil_1_41_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_out","lxx_stencil_op_hcompute_lgxx_stencil_1_41_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_6","lxx_stencil_op_hcompute_lgxx_stencil_1_41_valid_net.out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.out_data.0","lxx_stencil_op_hcompute_lgxx_stencil_1_42_net.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.7","lxx_stencil_op_hcompute_lgxx_stencil_1_42_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_7","lxx_stencil_op_hcompute_lgxx_stencil_1_42_ready_net.in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.in_data"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_43_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.out_data.1"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_ready_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.ready_in"],
          ["self.rst_n","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.rst_n"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_valid_net.out","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_in"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_42_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_out"],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_43_valid_net.in","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr.valid_out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_data","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_net.in"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_data_ready","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_ready_net.out"],
          ["row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_data_valid","lxx_stencil_op_hcompute_lgxx_stencil_1_42_sr_valid_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_7","lxx_stencil_op_hcompute_lgxx_stencil_1_42_valid_net.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","lxx_stencil_op_hcompute_lgxx_stencil_1_43_net.out"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_in_8","lxx_stencil_op_hcompute_lgxx_stencil_1_43_ready_net.in"],
          ["op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_in_8","lxx_stencil_op_hcompute_lgxx_stencil_1_43_valid_net.out"],
          ["self.op_hcompute_lgxx_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_ready","op_hcompute_lgxx_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxx_stencil_1_read_data_valid","op_hcompute_lgxx_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.nreset_i"],
          ["self.op_hcompute_lxx_stencil_write.0","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.push_data"],
          ["self.op_hcompute_lxx_stencil_write_data_valid","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.push_data_valid"],
          ["zero_cst_U1041.out","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.read_will_update"],
          ["self.rst_n","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.nreset_i"],
          ["self.op_hcompute_lxx_stencil_write.0","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.push_data"],
          ["self.op_hcompute_lxx_stencil_write_data_valid","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.push_data_valid"],
          ["zero_cst_U1084.out","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_40.read_will_update"],
          ["self.rst_n","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.nreset_i"],
          ["self.op_hcompute_lxx_stencil_write.0","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.push_data"],
          ["self.op_hcompute_lxx_stencil_write_data_valid","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.push_data_valid"],
          ["zero_cst_U1127.out","row_buf_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_42.read_will_update"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgxy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_write_wen","BitIn"],
          ["op_hcompute_lxy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lxy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1255":{
            "modref":"corebit.and"
          },
          "and_all__U1256":{
            "modref":"corebit.and"
          },
          "and_all__U1298":{
            "modref":"corebit.and"
          },
          "and_all__U1299":{
            "modref":"corebit.and"
          },
          "and_all__U1341":{
            "modref":"corebit.and"
          },
          "and_all__U1342":{
            "modref":"corebit.and"
          },
          "and_all__U1343":{
            "modref":"corebit.and"
          },
          "and_all__U1344":{
            "modref":"corebit.and"
          },
          "ctrl__U1237":{
            "modref":"global.affine_controller__U1215"
          },
          "ctrl__U1280":{
            "modref":"global.affine_controller__U1258"
          },
          "ctrl__U1323":{
            "modref":"global.affine_controller__U1301"
          },
          "inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1252":{
            "modref":"global.aff__U1238"
          },
          "inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1295":{
            "modref":"global.aff__U1281"
          },
          "inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1338":{
            "modref":"global.aff__U1324"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_23_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_23_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_24_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_24_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_24_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1254"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_25_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_26_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_26_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_27_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_27_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1297"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_28_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_29_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_29_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1340"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_30_valid_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_31_ready_net":{
            "modref":"corebit.wire"
          },
          "lxy_stencil_op_hcompute_lgxy_stencil_1_31_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgxy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1133"
          },
          "row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxy_stencil_sr__U1214"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxy_stencil_sr__U1257"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lxy_stencil_sr__U1300"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1253":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1296":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1339":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_23_ready_net.out","and_all__U1255.in0"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_ready_net.out","and_all__U1255.in1"],
          ["and_all__U1256.in0","and_all__U1255.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_24_ready_net.out","and_all__U1256.in1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.ready_out","and_all__U1256.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_26_ready_net.out","and_all__U1298.in0"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_ready_net.out","and_all__U1298.in1"],
          ["and_all__U1299.in0","and_all__U1298.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_27_ready_net.out","and_all__U1299.in1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.ready_out","and_all__U1299.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_29_ready_net.out","and_all__U1341.in0"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_ready_net.out","and_all__U1341.in1"],
          ["and_all__U1342.in0","and_all__U1341.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_31_ready_net.out","and_all__U1342.in1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.ready_out","and_all__U1342.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.push_data_ready","and_all__U1343.in0"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.push_data_ready","and_all__U1343.in1"],
          ["and_all__U1344.in0","and_all__U1343.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.push_data_ready","and_all__U1344.in1"],
          ["self.op_hcompute_lxy_stencil_write_data_ready","and_all__U1344.out"],
          ["inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1252.d","ctrl__U1237.d"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_idx_ready","ctrl__U1237.ready"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_idx_valid","ctrl__U1237.valid"],
          ["inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1295.d","ctrl__U1280.d"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_idx_ready","ctrl__U1280.ready"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_idx_valid","ctrl__U1280.valid"],
          ["inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1338.d","ctrl__U1323.d"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_idx_ready","ctrl__U1323.ready"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_idx_valid","ctrl__U1323.valid"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_idx","inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1252.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_idx","inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1295.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_idx","inner_bank_offsetlxy_stencil_op_hcompute_lxy_stencil_4_U1338.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.out_data.2","lxy_stencil_op_hcompute_lgxy_stencil_1_23_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","lxy_stencil_op_hcompute_lgxy_stencil_1_23_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_0","lxy_stencil_op_hcompute_lgxy_stencil_1_23_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_23_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_0","lxy_stencil_op_hcompute_lgxy_stencil_1_23_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.out_data.1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_24_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_1","lxy_stencil_op_hcompute_lgxy_stencil_1_24_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.out_data.0","lxy_stencil_op_hcompute_lgxy_stencil_1_25_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.2","lxy_stencil_op_hcompute_lgxy_stencil_1_25_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_2","lxy_stencil_op_hcompute_lgxy_stencil_1_25_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.in_data"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_ready_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.ready_in"],
          ["self.rst_n","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.rst_n"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_valid_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_25_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr.valid_out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_data","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_net.in"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_data_ready","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_ready_net.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_data_valid","lxy_stencil_op_hcompute_lgxy_stencil_1_25_sr_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_2","lxy_stencil_op_hcompute_lgxy_stencil_1_25_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.out_data.2","lxy_stencil_op_hcompute_lgxy_stencil_1_26_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","lxy_stencil_op_hcompute_lgxy_stencil_1_26_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_3","lxy_stencil_op_hcompute_lgxy_stencil_1_26_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_26_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_3","lxy_stencil_op_hcompute_lgxy_stencil_1_26_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.out_data.1","lxy_stencil_op_hcompute_lgxy_stencil_1_27_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","lxy_stencil_op_hcompute_lgxy_stencil_1_27_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_4","lxy_stencil_op_hcompute_lgxy_stencil_1_27_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_27_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_4","lxy_stencil_op_hcompute_lgxy_stencil_1_27_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.out_data.0","lxy_stencil_op_hcompute_lgxy_stencil_1_28_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.5","lxy_stencil_op_hcompute_lgxy_stencil_1_28_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_5","lxy_stencil_op_hcompute_lgxy_stencil_1_28_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.in_data"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_ready_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.ready_in"],
          ["self.rst_n","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.rst_n"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_valid_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_28_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr.valid_out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_data","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_net.in"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_data_ready","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_ready_net.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_data_valid","lxy_stencil_op_hcompute_lgxy_stencil_1_28_sr_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_5","lxy_stencil_op_hcompute_lgxy_stencil_1_28_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.out_data.2","lxy_stencil_op_hcompute_lgxy_stencil_1_29_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","lxy_stencil_op_hcompute_lgxy_stencil_1_29_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_6","lxy_stencil_op_hcompute_lgxy_stencil_1_29_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_out","lxy_stencil_op_hcompute_lgxy_stencil_1_29_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_6","lxy_stencil_op_hcompute_lgxy_stencil_1_29_valid_net.out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.out_data.0","lxy_stencil_op_hcompute_lgxy_stencil_1_30_net.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.7","lxy_stencil_op_hcompute_lgxy_stencil_1_30_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_7","lxy_stencil_op_hcompute_lgxy_stencil_1_30_ready_net.in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.in_data"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_31_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.out_data.1"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_ready_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.ready_in"],
          ["self.rst_n","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.rst_n"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_valid_net.out","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_in"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_30_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_out"],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_31_valid_net.in","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr.valid_out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_data","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_net.in"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_data_ready","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_ready_net.out"],
          ["row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_data_valid","lxy_stencil_op_hcompute_lgxy_stencil_1_30_sr_valid_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_7","lxy_stencil_op_hcompute_lgxy_stencil_1_30_valid_net.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","lxy_stencil_op_hcompute_lgxy_stencil_1_31_net.out"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_in_8","lxy_stencil_op_hcompute_lgxy_stencil_1_31_ready_net.in"],
          ["op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_in_8","lxy_stencil_op_hcompute_lgxy_stencil_1_31_valid_net.out"],
          ["self.op_hcompute_lgxy_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_ready","op_hcompute_lgxy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgxy_stencil_1_read_data_valid","op_hcompute_lgxy_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.nreset_i"],
          ["self.op_hcompute_lxy_stencil_write.0","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.push_data"],
          ["self.op_hcompute_lxy_stencil_write_data_valid","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.push_data_valid"],
          ["zero_cst_U1253.out","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.read_will_update"],
          ["self.rst_n","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.nreset_i"],
          ["self.op_hcompute_lxy_stencil_write.0","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.push_data"],
          ["self.op_hcompute_lxy_stencil_write_data_valid","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.push_data_valid"],
          ["zero_cst_U1296.out","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_28.read_will_update"],
          ["self.rst_n","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.nreset_i"],
          ["self.op_hcompute_lxy_stencil_write.0","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.push_data"],
          ["self.op_hcompute_lxy_stencil_write_data_valid","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.push_data_valid"],
          ["zero_cst_U1339.out","row_buf_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_30.read_will_update"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ren","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_read_rready","Bit"],
          ["op_hcompute_lgyy_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_write_wen","BitIn"],
          ["op_hcompute_lyy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write_data_ready","Bit"],
          ["op_hcompute_lyy_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1467":{
            "modref":"corebit.and"
          },
          "and_all__U1468":{
            "modref":"corebit.and"
          },
          "and_all__U1510":{
            "modref":"corebit.and"
          },
          "and_all__U1511":{
            "modref":"corebit.and"
          },
          "and_all__U1553":{
            "modref":"corebit.and"
          },
          "and_all__U1554":{
            "modref":"corebit.and"
          },
          "and_all__U1555":{
            "modref":"corebit.and"
          },
          "and_all__U1556":{
            "modref":"corebit.and"
          },
          "ctrl__U1449":{
            "modref":"global.affine_controller__U1427"
          },
          "ctrl__U1492":{
            "modref":"global.affine_controller__U1470"
          },
          "ctrl__U1535":{
            "modref":"global.affine_controller__U1513"
          },
          "inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1464":{
            "modref":"global.aff__U1450"
          },
          "inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1507":{
            "modref":"global.aff__U1493"
          },
          "inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1550":{
            "modref":"global.aff__U1536"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_11_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_11_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_12_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_12_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1466"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_13_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_14_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_14_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_15_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_15_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1509"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_16_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_17_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_17_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1552"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_18_valid_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_19_ready_net":{
            "modref":"corebit.wire"
          },
          "lyy_stencil_op_hcompute_lgyy_stencil_1_19_valid_net":{
            "modref":"corebit.wire"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_lgyy_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1345"
          },
          "row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lyy_stencil_sr__U1426"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lyy_stencil_sr__U1469"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","lyy_stencil_sr__U1512"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1465":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1508":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1551":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_ready_net.out","and_all__U1467.in0"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_11_ready_net.out","and_all__U1467.in1"],
          ["and_all__U1468.in0","and_all__U1467.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_12_ready_net.out","and_all__U1468.in1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.ready_out","and_all__U1468.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_ready_net.out","and_all__U1510.in0"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_14_ready_net.out","and_all__U1510.in1"],
          ["and_all__U1511.in0","and_all__U1510.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_15_ready_net.out","and_all__U1511.in1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.ready_out","and_all__U1511.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_17_ready_net.out","and_all__U1553.in0"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_ready_net.out","and_all__U1553.in1"],
          ["and_all__U1554.in0","and_all__U1553.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_19_ready_net.out","and_all__U1554.in1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.ready_out","and_all__U1554.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.push_data_ready","and_all__U1555.in0"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.push_data_ready","and_all__U1555.in1"],
          ["and_all__U1556.in0","and_all__U1555.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.push_data_ready","and_all__U1556.in1"],
          ["self.op_hcompute_lyy_stencil_write_data_ready","and_all__U1556.out"],
          ["inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1464.d","ctrl__U1449.d"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_idx_ready","ctrl__U1449.ready"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_idx_valid","ctrl__U1449.valid"],
          ["inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1507.d","ctrl__U1492.d"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_idx_ready","ctrl__U1492.ready"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_idx_valid","ctrl__U1492.valid"],
          ["inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1550.d","ctrl__U1535.d"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_idx_ready","ctrl__U1535.ready"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_idx_valid","ctrl__U1535.valid"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_idx","inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1464.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_idx","inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1507.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_idx","inner_bank_offsetlyy_stencil_op_hcompute_lyy_stencil_2_U1550.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.out_data.2","lyy_stencil_op_hcompute_lgyy_stencil_1_11_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","lyy_stencil_op_hcompute_lgyy_stencil_1_11_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_0","lyy_stencil_op_hcompute_lgyy_stencil_1_11_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_11_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_0","lyy_stencil_op_hcompute_lgyy_stencil_1_11_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.out_data.1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_12_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_1","lyy_stencil_op_hcompute_lgyy_stencil_1_12_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.out_data.0","lyy_stencil_op_hcompute_lgyy_stencil_1_13_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.2","lyy_stencil_op_hcompute_lgyy_stencil_1_13_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_2","lyy_stencil_op_hcompute_lgyy_stencil_1_13_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.in_data"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_ready_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.ready_in"],
          ["self.rst_n","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.rst_n"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_valid_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_13_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr.valid_out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_data","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_net.in"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_data_ready","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_ready_net.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_data_valid","lyy_stencil_op_hcompute_lgyy_stencil_1_13_sr_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_2","lyy_stencil_op_hcompute_lgyy_stencil_1_13_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.out_data.2","lyy_stencil_op_hcompute_lgyy_stencil_1_14_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","lyy_stencil_op_hcompute_lgyy_stencil_1_14_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_3","lyy_stencil_op_hcompute_lgyy_stencil_1_14_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_14_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_3","lyy_stencil_op_hcompute_lgyy_stencil_1_14_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.out_data.1","lyy_stencil_op_hcompute_lgyy_stencil_1_15_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","lyy_stencil_op_hcompute_lgyy_stencil_1_15_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_4","lyy_stencil_op_hcompute_lgyy_stencil_1_15_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_15_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_4","lyy_stencil_op_hcompute_lgyy_stencil_1_15_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.out_data.0","lyy_stencil_op_hcompute_lgyy_stencil_1_16_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.5","lyy_stencil_op_hcompute_lgyy_stencil_1_16_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_5","lyy_stencil_op_hcompute_lgyy_stencil_1_16_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.in_data"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_ready_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.ready_in"],
          ["self.rst_n","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.rst_n"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_valid_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_16_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr.valid_out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_data","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_net.in"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_data_ready","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_ready_net.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_data_valid","lyy_stencil_op_hcompute_lgyy_stencil_1_16_sr_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_5","lyy_stencil_op_hcompute_lgyy_stencil_1_16_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.out_data.2","lyy_stencil_op_hcompute_lgyy_stencil_1_17_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","lyy_stencil_op_hcompute_lgyy_stencil_1_17_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_6","lyy_stencil_op_hcompute_lgyy_stencil_1_17_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_out","lyy_stencil_op_hcompute_lgyy_stencil_1_17_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_6","lyy_stencil_op_hcompute_lgyy_stencil_1_17_valid_net.out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.out_data.0","lyy_stencil_op_hcompute_lgyy_stencil_1_18_net.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.7","lyy_stencil_op_hcompute_lgyy_stencil_1_18_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_7","lyy_stencil_op_hcompute_lgyy_stencil_1_18_ready_net.in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.in_data"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_19_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.out_data.1"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_ready_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.ready_in"],
          ["self.rst_n","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.rst_n"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_valid_net.out","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_in"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_18_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_out"],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_19_valid_net.in","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr.valid_out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_data","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_net.in"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_data_ready","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_ready_net.out"],
          ["row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_data_valid","lyy_stencil_op_hcompute_lgyy_stencil_1_18_sr_valid_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_7","lyy_stencil_op_hcompute_lgyy_stencil_1_18_valid_net.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","lyy_stencil_op_hcompute_lgyy_stencil_1_19_net.out"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_in_8","lyy_stencil_op_hcompute_lgyy_stencil_1_19_ready_net.in"],
          ["op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_in_8","lyy_stencil_op_hcompute_lgyy_stencil_1_19_valid_net.out"],
          ["self.op_hcompute_lgyy_stencil_1_read_rready","one_cst.out"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_ready","op_hcompute_lgyy_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_lgyy_stencil_1_read_data_valid","op_hcompute_lgyy_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.rst_n","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.nreset_i"],
          ["self.op_hcompute_lyy_stencil_write.0","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.push_data"],
          ["self.op_hcompute_lyy_stencil_write_data_valid","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.push_data_valid"],
          ["zero_cst_U1465.out","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.read_will_update"],
          ["self.rst_n","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.nreset_i"],
          ["self.op_hcompute_lyy_stencil_write.0","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.push_data"],
          ["self.op_hcompute_lyy_stencil_write_data_valid","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.push_data_valid"],
          ["zero_cst_U1508.out","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_16.read_will_update"],
          ["self.rst_n","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.nreset_i"],
          ["self.op_hcompute_lyy_stencil_write.0","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.push_data"],
          ["self.op_hcompute_lyy_stencil_write_data_valid","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.push_data_valid"],
          ["zero_cst_U1551.out","row_buf_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_18.read_will_update"]
        ]
      },
      "op_hcompute_cim_output_stencil_exe_start_control_vars_pt__U455":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_exe_start_pt__U454":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_read_ready_pt__U451":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_read_start_control_vars_pt__U453":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_read_start_pt__U452":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_write_start_control_vars_pt__U457":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_output_stencil_write_start_pt__U456":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_exe_start_control_vars_pt__U426":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_exe_start_pt__U425":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_read_ready_pt__U422":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_read_start_control_vars_pt__U424":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_read_start_pt__U423":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_write_start_control_vars_pt__U428":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_cim_stencil_write_start_pt__U427":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_exe_start_control_vars_pt__U107":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_exe_start_pt__U106":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_read_ready_pt__U103":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_read_start_control_vars_pt__U105":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_read_start_pt__U104":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_write_start_control_vars_pt__U109":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_x_stencil_write_start_pt__U108":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_exe_start_control_vars_pt__U223":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_exe_start_pt__U222":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_read_ready_pt__U219":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_read_start_control_vars_pt__U221":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_read_start_pt__U220":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_write_start_control_vars_pt__U225":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_grad_y_stencil_write_start_pt__U224":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U484":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U483":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U480":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U482":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U481":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U486":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U485":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_exe_start_control_vars_pt__U194":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_exe_start_pt__U193":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_read_ready_pt__U190":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_read_start_control_vars_pt__U192":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_read_start_pt__U191":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_write_start_control_vars_pt__U196":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_1_write_start_pt__U195":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_exe_start_control_vars_pt__U165":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_exe_start_pt__U164":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_read_ready_pt__U161":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_read_start_control_vars_pt__U163":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_read_start_pt__U162":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_write_start_control_vars_pt__U167":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxx_stencil_write_start_pt__U166":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_exe_start_control_vars_pt__U310":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_exe_start_pt__U309":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_read_ready_pt__U306":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_read_start_control_vars_pt__U308":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_read_start_pt__U307":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_write_start_control_vars_pt__U312":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_1_write_start_pt__U311":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_exe_start_control_vars_pt__U281":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_exe_start_pt__U280":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_read_ready_pt__U277":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_read_start_control_vars_pt__U279":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_read_start_pt__U278":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_write_start_control_vars_pt__U283":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgxy_stencil_write_start_pt__U282":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_exe_start_control_vars_pt__U397":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_exe_start_pt__U396":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_read_ready_pt__U393":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_read_start_control_vars_pt__U395":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_read_start_pt__U394":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_write_start_control_vars_pt__U399":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_1_write_start_pt__U398":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_exe_start_control_vars_pt__U368":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_exe_start_pt__U367":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_read_ready_pt__U364":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_read_start_control_vars_pt__U366":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_read_start_pt__U365":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_write_start_control_vars_pt__U370":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lgyy_stencil_write_start_pt__U369":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_exe_start_control_vars_pt__U136":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_exe_start_pt__U135":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_read_ready_pt__U132":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_read_start_control_vars_pt__U134":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_read_start_pt__U133":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_write_start_control_vars_pt__U138":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxx_stencil_write_start_pt__U137":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_exe_start_control_vars_pt__U252":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_exe_start_pt__U251":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_read_ready_pt__U248":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_read_start_control_vars_pt__U250":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_read_start_pt__U249":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_write_start_control_vars_pt__U254":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lxy_stencil_write_start_pt__U253":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_exe_start_control_vars_pt__U339":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_exe_start_pt__U338":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_read_ready_pt__U335":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_read_start_control_vars_pt__U337":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_read_start_pt__U336":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_write_start_control_vars_pt__U341":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_lyy_stencil_write_start_pt__U340":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_control_vars_pt__U78":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U77":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_ready_pt__U74":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_control_vars_pt__U76":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U75":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_control_vars_pt__U80":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U79":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_x_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_read_rready","Bit"],
          ["op_hcompute_grad_x_stencil_read_data_ready","BitIn"],
          ["op_hcompute_grad_x_stencil_read_data_valid","Bit"],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_ren","BitIn"],
          ["op_hcompute_grad_y_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_read_rready","Bit"],
          ["op_hcompute_grad_y_stencil_read_data_ready","BitIn"],
          ["op_hcompute_grad_y_stencil_read_data_valid","Bit"],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "and_all__U1670":{
            "modref":"corebit.and"
          },
          "and_all__U1671":{
            "modref":"corebit.and"
          },
          "and_all__U1672":{
            "modref":"corebit.and"
          },
          "and_all__U1673":{
            "modref":"corebit.and"
          },
          "and_all__U1715":{
            "modref":"corebit.and"
          },
          "and_all__U1716":{
            "modref":"corebit.and"
          },
          "and_all__U1717":{
            "modref":"corebit.and"
          },
          "and_all__U1718":{
            "modref":"corebit.and"
          },
          "and_all__U1760":{
            "modref":"corebit.and"
          },
          "and_all__U1761":{
            "modref":"corebit.and"
          },
          "and_all__U1762":{
            "modref":"corebit.and"
          },
          "ctrl__U1652":{
            "modref":"global.affine_controller__U1630"
          },
          "ctrl__U1697":{
            "modref":"global.affine_controller__U1675"
          },
          "ctrl__U1742":{
            "modref":"global.affine_controller__U1720"
          },
          "inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1667":{
            "modref":"global.aff__U1653"
          },
          "inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1712":{
            "modref":"global.aff__U1698"
          },
          "inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1757":{
            "modref":"global.aff__U1743"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_grad_x_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1557"
          },
          "op_hcompute_grad_y_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U1593"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1669"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1714"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr":{
            "genref":"cgralib.SIPO_reg",
            "genargs":{"ID":["String","_U1759"], "data_width":["Int",16], "depth":["Int",2]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_valid_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_ready_net":{
            "modref":"corebit.wire"
          },
          "padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_valid_net":{
            "modref":"corebit.wire"
          },
          "row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","padded16_global_wrapper_stencil_sr__U1629"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","padded16_global_wrapper_stencil_sr__U1674"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","padded16_global_wrapper_stencil_sr__U1719"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "zero_cst_U1668":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1713":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1758":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_ready_net.out","and_all__U1670.in0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_ready_net.out","and_all__U1670.in1"],
          ["and_all__U1671.in0","and_all__U1670.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_ready_net.out","and_all__U1671.in1"],
          ["and_all__U1672.in0","and_all__U1671.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_ready_net.out","and_all__U1672.in1"],
          ["and_all__U1673.in0","and_all__U1672.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_ready_net.out","and_all__U1673.in1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.ready_out","and_all__U1673.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_ready_net.out","and_all__U1715.in0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_ready_net.out","and_all__U1715.in1"],
          ["and_all__U1716.in0","and_all__U1715.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_ready_net.out","and_all__U1716.in1"],
          ["and_all__U1717.in0","and_all__U1716.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_ready_net.out","and_all__U1717.in1"],
          ["and_all__U1718.in0","and_all__U1717.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_ready_net.out","and_all__U1718.in1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.ready_out","and_all__U1718.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_ready_net.out","and_all__U1760.in0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_ready_net.out","and_all__U1760.in1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.ready_out","and_all__U1760.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.push_data_ready","and_all__U1761.in0"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.push_data_ready","and_all__U1761.in1"],
          ["and_all__U1762.in0","and_all__U1761.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.push_data_ready","and_all__U1762.in1"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_ready","and_all__U1762.out"],
          ["inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1667.d","ctrl__U1652.d"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_idx_ready","ctrl__U1652.ready"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_idx_valid","ctrl__U1652.valid"],
          ["inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1712.d","ctrl__U1697.d"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_idx_ready","ctrl__U1697.ready"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_idx_valid","ctrl__U1697.valid"],
          ["inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1757.d","ctrl__U1742.d"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_idx_ready","ctrl__U1742.ready"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_idx_valid","ctrl__U1742.valid"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_idx","inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1667.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_idx","inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1712.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_idx","inner_bank_offsetpadded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_U1757.out"],
          ["self.op_hcompute_grad_x_stencil_read_rready","one_cst.out"],
          ["self.op_hcompute_grad_y_stencil_read_rready","one_cst.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_ready_net.in","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_in_5"],
          ["self.op_hcompute_grad_x_stencil_read_data_ready","op_hcompute_grad_x_stencil_read_flow_ctrl.ready_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_valid_net.out","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_in_5"],
          ["self.op_hcompute_grad_x_stencil_read_data_valid","op_hcompute_grad_x_stencil_read_flow_ctrl.valid_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_ready_net.in","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_in_5"],
          ["self.op_hcompute_grad_y_stencil_read_data_ready","op_hcompute_grad_y_stencil_read_flow_ctrl.ready_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_3"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_4"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_valid_net.out","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_in_5"],
          ["self.op_hcompute_grad_y_stencil_read_data_valid","op_hcompute_grad_y_stencil_read_flow_ctrl.valid_out_0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_net.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.in_data"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_ready_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.ready_in"],
          ["self.rst_n","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.rst_n"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_valid_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr.valid_out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_data","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_net.in"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_data_ready","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_ready_net.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_data_valid","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_sr_valid_net.in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.1","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_net.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.in_data"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.0"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.1"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_ready_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.ready_in"],
          ["self.rst_n","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.rst_n"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_valid_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr.valid_out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_data","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_net.in"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_data_ready","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_ready_net.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_data_valid","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56_sr_valid_net.in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.out_data.0","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.2","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_net.out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.in_data"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.out_data.2"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_ready_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.ready_in"],
          ["self.rst_n","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.rst_n"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_valid_net.out","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.valid_in"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.valid_out"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_valid_net.in","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr.valid_out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_data","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_net.in"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_data_ready","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_ready_net.out"],
          ["row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_data_valid","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57_sr_valid_net.in"],
          ["self.op_hcompute_grad_x_stencil_read.3","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_58_net.out"],
          ["self.op_hcompute_grad_x_stencil_read.4","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_59_net.out"],
          ["self.op_hcompute_grad_x_stencil_read.5","padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_60_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.0","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_48_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.1","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_49_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.2","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_50_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.3","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_51_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.4","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_52_net.out"],
          ["self.op_hcompute_grad_y_stencil_read.5","padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_53_net.out"],
          ["self.rst_n","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.nreset_i"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.push_data"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.push_data_valid"],
          ["zero_cst_U1668.out","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.read_will_update"],
          ["self.rst_n","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.nreset_i"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.push_data"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.push_data_valid"],
          ["zero_cst_U1713.out","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_56.read_will_update"],
          ["self.rst_n","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.nreset_i"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.push_data"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write_data_valid","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.push_data_valid"],
          ["zero_cst_U1758.out","row_buf_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_57.read_will_update"]
        ]
      },
      "ready_and_mod_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["ready_in_cim_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_cim_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["ready_in_lgxx_stencil","BitIn"],
          ["ready_in_lgxy_stencil","BitIn"],
          ["ready_in_lgyy_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1770":{
            "modref":"corebit.and"
          },
          "and_all__U1771":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgxx_stencil","and_all__U1770.in0"],
          ["self.ready_in_lgxy_stencil","and_all__U1770.in1"],
          ["and_all__U1771.in0","and_all__U1770.out"],
          ["self.ready_in_lgyy_stencil","and_all__U1771.in1"],
          ["self.ready_out","and_all__U1771.out"]
        ]
      },
      "ready_and_mod_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["ready_in_padded16_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_padded16_global_wrapper_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["ready_in_padded16_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_padded16_global_wrapper_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_cim_output_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_cim_output_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1763":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U1763.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["ready_in_lgxx_stencil_clkwrk_dsa0","BitIn"],
          ["ready_in_lxx_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1764":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgxx_stencil_clkwrk_dsa0","and_all__U1764.in0"],
          ["self.ready_in_lxx_stencil","and_all__U1764.in1"],
          ["self.ready_out","and_all__U1764.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1766":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U1766.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["ready_in_lgxy_stencil_clkwrk_dsa1","BitIn"],
          ["ready_in_lxy_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1767":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgxy_stencil_clkwrk_dsa1","and_all__U1767.in0"],
          ["self.ready_in_lxy_stencil","and_all__U1767.in1"],
          ["self.ready_out","and_all__U1767.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1768":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U1768.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["ready_in_lgyy_stencil_clkwrk_dsa2","BitIn"],
          ["ready_in_lyy_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1769":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_lgyy_stencil_clkwrk_dsa2","and_all__U1769.in0"],
          ["self.ready_in_lyy_stencil","and_all__U1769.in1"],
          ["self.ready_out","and_all__U1769.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["ready_in_grad_x_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_grad_x_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["ready_in_grad_x_stencil","BitIn"],
          ["ready_in_grad_y_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U1765":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_grad_x_stencil","and_all__U1765.in0"],
          ["self.ready_in_grad_y_stencil","and_all__U1765.in1"],
          ["self.ready_out","and_all__U1765.out"]
        ]
      },
      "ready_and_mod_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["ready_in_grad_y_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_grad_y_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_padded16_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_padded16_stencil"]
        ]
      },
      "update_drain_fork_mod_cim_output_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_cim_output_stencil_op_hcompute_hw_output_stencil_46","BitIn"],
          ["valid_out_cim_output_stencil_op_hcompute_hw_output_stencil_46","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_cim_output_stencil_op_hcompute_hw_output_stencil_46"],
          ["self.valid_out_cim_output_stencil_op_hcompute_hw_output_stencil_46","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxx_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxx_stencil_op_hcompute_cim_stencil_62","BitIn"],
          ["valid_out_lgxx_stencil_op_hcompute_cim_stencil_62","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxx_stencil_op_hcompute_cim_stencil_62"],
          ["self.valid_out_lgxx_stencil_op_hcompute_cim_stencil_62","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxx_stencil_clkwrk_dsa0_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34","BitIn"],
          ["valid_out_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34"],
          ["self.valid_out_lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_34","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxy_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxy_stencil_op_hcompute_cim_stencil_63","BitIn"],
          ["valid_out_lgxy_stencil_op_hcompute_cim_stencil_63","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxy_stencil_op_hcompute_cim_stencil_63"],
          ["self.valid_out_lgxy_stencil_op_hcompute_cim_stencil_63","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgxy_stencil_clkwrk_dsa1_BANK_0":{
        "type":["Record",[
          ["ready_in_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22","BitIn"],
          ["valid_out_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22"],
          ["self.valid_out_lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_22","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgyy_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_lgyy_stencil_op_hcompute_cim_stencil_64","BitIn"],
          ["valid_out_lgyy_stencil_op_hcompute_cim_stencil_64","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgyy_stencil_op_hcompute_cim_stencil_64"],
          ["self.valid_out_lgyy_stencil_op_hcompute_cim_stencil_64","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_lgyy_stencil_clkwrk_dsa2_BANK_0":{
        "type":["Record",[
          ["ready_in_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10","BitIn"],
          ["valid_out_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10"],
          ["self.valid_out_lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_10","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
