Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c1ccf83a7ade48f2b3c0f9d08edb0cc7 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 30 for port numi [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 30 for port numo [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/cmp.v" Line 1. Module cmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/cmp.v" Line 1. Module cmp doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkcounter
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.clktop
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_behav
