<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>kernel_cholesky_0</TopModelName>
        <TargetClockPeriod>6.00</TargetClockPeriod>
        <ClockUncertainty>0.60</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.388</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>372</Best-caseLatency>
            <Average-caseLatency>450</Average-caseLatency>
            <Worst-caseLatency>528</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.232 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.700 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.168 us</Worst-caseRealTimeLatency>
            <Interval-min>373</Interval-min>
            <Interval-max>529</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>14</DSP>
            <FF>6830</FF>
            <LUT>10846</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>kernel_cholesky_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_dout</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_empty_n</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixAStrm_read</name>
            <Object>matrixAStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_din</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_full_n</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>matrixLStrm_write</name>
            <Object>matrixLStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_cholesky_0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1_fu_44</InstName>
                    <ModuleName>kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>44</ID>
                    <BindInstances>icmp_ln724_fu_137_p2 add_ln724_fu_143_p2 sub_ln727_fu_158_p2 add_ln727_fu_174_p2 add_ln727_1_fu_180_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54</InstName>
                    <ModuleName>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>54</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477</InstName>
                            <ModuleName>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>477</ID>
                            <BindInstances>xor_ln471_1_fu_226_p2 add_ln474_fu_232_p2 sparsemux_7_2_16_1_1_U4 sparsemux_7_2_16_1_1_U5 tmp_re_5_fu_294_p2 tmp_im_5_fu_300_p2 icmp_ln352_fu_250_p2 tmp_re_2_fu_317_p3 tmp_im_2_fu_306_p3 sub_ln345_fu_311_p2 mul_16s_16s_32_2_1_U6 icmp_ln99_fu_373_p2 or_ln99_fu_453_p2 and_ln99_fu_458_p2 mul_16s_16s_32_2_1_U7 icmp_ln100_fu_393_p2 or_ln100_fu_482_p2 and_ln100_fu_487_p2 mul_16s_16s_32_2_1_U8 icmp_ln101_fu_413_p2 or_ln101_fu_507_p2 and_ln101_fu_512_p2 mul_16s_16s_32_2_1_U9 icmp_ln102_fu_433_p2 or_ln102_fu_536_p2 and_ln102_fu_541_p2 select_ln100_fu_551_p3 add_ln103_fu_559_p2 add_ln103_3_fu_565_p2 add_ln180_fu_625_p2 xor_ln180_fu_651_p2 and_ln180_fu_657_p2 xor_ln180_1_fu_663_p2 select_ln180_fu_669_p3 tmp2_re_5_fu_677_p3 add_ln181_fu_693_p2 xor_ln181_fu_719_p2 and_ln181_fu_725_p2 xor_ln181_1_fu_731_p2 select_ln181_fu_737_p3 tmp2_im_4_fu_745_p3 xor_ln471_fu_256_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln449_fu_538_p2 i_2_fu_544_p2 sub_ln499_fu_642_p2 i_sub1_fu_550_p2 mul_2s_2s_3_1_1_U29 sub_ln453_fu_565_p2 add_ln453_fu_574_p2 sub_ln453_1_fu_592_p2 sub_ln453_2_fu_655_p2 select_ln453_fu_660_p3 add_ln453_2_fu_670_p2 add_ln453_1_fu_675_p2 icmp_ln458_fu_685_p2 j_1_fu_690_p2 add_ln494_fu_731_p2 j_sub1_fu_753_p2 mul_2s_2s_2_1_1_U30 xor_ln463_fu_765_p2 add_ln463_fu_774_p2 sub_ln345_fu_788_p2 icmp_ln59_4_fu_883_p2 icmp_ln59_5_fu_889_p2 or_ln59_3_fu_895_p2 xor_ln59_6_fu_901_p2 and_ln59_8_fu_907_p2 xor_ln59_7_fu_913_p2 or_ln59_4_fu_919_p2 and_ln59_9_fu_925_p2 select_ln59_4_fu_931_p3 or_ln59_5_fu_939_p2 tmp2_re_18_fu_945_p3 icmp_ln59_6_fu_989_p2 icmp_ln59_7_fu_995_p2 or_ln59_6_fu_1001_p2 xor_ln59_8_fu_1007_p2 and_ln59_10_fu_1013_p2 xor_ln59_9_fu_1019_p2 or_ln59_7_fu_1025_p2 and_ln59_11_fu_1031_p2 select_ln59_6_fu_1037_p3 or_ln59_8_fu_1045_p2 tmp2_im_5_fu_1051_p3 icmp_ln482_fu_794_p2 B_fu_1059_p3 mul_34s_33s_67_3_1_U27 icmp_ln284_fu_1136_p2 or_ln284_fu_1259_p2 and_ln284_fu_1264_p2 real_temp_fu_1274_p2 xor_ln284_fu_1288_p2 and_ln284_1_fu_1294_p2 icmp_ln284_1_fu_1141_p2 icmp_ln284_2_fu_1146_p2 icmp_ln284_3_fu_1151_p2 select_ln284_fu_1307_p3 xor_ln284_1_fu_1313_p2 and_ln284_2_fu_1319_p2 select_ln284_1_fu_1324_p3 and_ln284_3_fu_1464_p2 xor_ln284_2_fu_1331_p2 or_ln284_1_fu_1337_p2 xor_ln284_3_fu_1343_p2 and_ln284_4_fu_1348_p2 and_ln284_5_fu_1354_p2 or_ln284_3_fu_1468_p2 xor_ln284_4_fu_1473_p2 and_ln284_6_fu_1479_p2 select_ln284_2_fu_1584_p3 or_ln284_2_fu_1484_p2 real_temp_2_fu_1591_p3 mul_34s_33s_67_3_1_U28 icmp_ln285_fu_1172_p2 or_ln285_fu_1184_p2 and_ln285_fu_1190_p2 imag_temp_fu_1200_p2 xor_ln285_fu_1367_p2 and_ln285_1_fu_1372_p2 icmp_ln285_1_fu_1214_p2 icmp_ln285_2_fu_1219_p2 icmp_ln285_3_fu_1224_p2 select_ln285_fu_1385_p3 xor_ln285_1_fu_1391_p2 and_ln285_2_fu_1397_p2 select_ln285_1_fu_1402_p3 and_ln285_3_fu_1409_p2 xor_ln285_2_fu_1414_p2 or_ln285_1_fu_1420_p2 xor_ln285_3_fu_1425_p2 and_ln285_4_fu_1430_p2 and_ln285_5_fu_1436_p2 or_ln285_3_fu_1441_p2 xor_ln285_4_fu_1447_p2 and_ln285_6_fu_1453_p2 select_ln285_2_fu_1489_p3 or_ln285_2_fu_1458_p2 imag_temp_2_fu_1496_p3 icmp_ln59_8_fu_1627_p2 or_ln59_9_fu_1649_p2 and_ln59_12_fu_1655_p2 add_ln59_1_fu_1665_p2 xor_ln59_10_fu_1772_p2 and_ln59_13_fu_1777_p2 xor_ln59_11_fu_1782_p2 select_ln59_8_fu_1787_p3 select_ln59_9_fu_1794_p3 xor_ln59_12_fu_1801_p2 or_ln59_10_fu_1806_p2 xor_ln59_13_fu_1811_p2 or_ln59_11_fu_1817_p2 and_ln59_15_fu_1822_p2 and_ln59_16_fu_1828_p2 xor_ln59_22_fu_1833_p2 and_ln59_17_fu_1839_p2 select_ln59_10_fu_1844_p3 or_ln59_12_fu_1852_p2 tmp2_re_19_fu_1858_p3 icmp_ln59_9_fu_1532_p2 or_ln59_13_fu_1554_p2 and_ln59_18_fu_1560_p2 add_ln59_2_fu_1570_p2 xor_ln59_15_fu_1679_p2 and_ln59_19_fu_1684_p2 xor_ln59_16_fu_1689_p2 select_ln59_12_fu_1694_p3 select_ln59_13_fu_1701_p3 xor_ln59_17_fu_1708_p2 or_ln59_14_fu_1713_p2 xor_ln59_18_fu_1718_p2 or_ln59_15_fu_1724_p2 and_ln59_21_fu_1729_p2 and_ln59_22_fu_1735_p2 xor_ln59_23_fu_1740_p2 and_ln59_23_fu_1746_p2 select_ln59_14_fu_1751_p3 or_ln59_16_fu_1759_p2 tmp2_im_6_fu_1765_p3 sub_ln345_1_fu_1868_p2 xor_ln345_fu_1894_p2 and_ln345_fu_1900_p2 xor_ln345_1_fu_1906_p2 select_ln345_fu_1912_p3 tmp_im_7_fu_1920_p3 mul_16s_16s_32_2_1_U31 icmp_ln99_fu_1961_p2 or_ln99_fu_2024_p2 and_ln99_fu_2029_p2 tmp1_1_fu_2039_p2 xor_ln99_fu_2053_p2 and_ln99_1_fu_2059_p2 xor_ln99_1_fu_2064_p2 select_ln99_fu_2069_p3 select_ln99_1_fu_2076_p3 xor_ln99_2_fu_2083_p2 or_ln99_1_fu_2088_p2 xor_ln99_3_fu_2094_p2 or_ln99_2_fu_2100_p2 and_ln99_2_fu_2106_p2 and_ln99_3_fu_2112_p2 xor_ln99_4_fu_2118_p2 and_ln99_4_fu_2274_p2 select_ln99_2_fu_2278_p3 or_ln99_3_fu_2285_p2 tmp1_2_fu_2290_p3 mul_16s_16s_32_2_1_U32 icmp_ln100_fu_1987_p2 or_ln100_fu_2147_p2 and_ln100_fu_2152_p2 tmp2_3_fu_2162_p2 xor_ln100_fu_2176_p2 and_ln100_1_fu_2182_p2 xor_ln100_1_fu_2187_p2 select_ln100_fu_2192_p3 select_ln100_1_fu_2199_p3 xor_ln100_2_fu_2206_p2 or_ln100_1_fu_2211_p2 xor_ln100_3_fu_2217_p2 or_ln100_2_fu_2223_p2 and_ln100_2_fu_2229_p2 and_ln100_3_fu_2235_p2 xor_ln100_4_fu_2241_p2 and_ln100_4_fu_2247_p2 select_ln100_2_fu_2252_p3 or_ln100_3_fu_2260_p2 tmp2_4_fu_2266_p3 sub_ln103_fu_2304_p2 xor_ln103_fu_2326_p2 and_ln103_fu_2332_p2 xor_ln103_1_fu_2338_p2 select_ln103_fu_2348_p3 select_ln103_1_fu_2360_p3 add_ln189_fu_2380_p2 xor_ln189_fu_2410_p2 and_ln189_fu_2415_p2 xor_ln189_1_fu_2420_p2 select_ln189_fu_2424_p3 tmp2_re_20_fu_2432_p3 add_ln488_fu_740_p2 sub_ln223_fu_2480_p2 xor_ln223_fu_2506_p2 and_ln223_fu_2512_p2 xor_ln223_1_fu_2518_p2 select_ln223_fu_2524_p3 tmp2_re_21_fu_2532_p3 icmp_ln59_fu_2602_p2 or_ln59_fu_2621_p2 and_ln59_fu_2627_p2 add_ln59_fu_2637_p2 xor_ln59_fu_2651_p2 and_ln59_1_fu_2657_p2 icmp_ln59_1_fu_2560_p2 icmp_ln59_2_fu_2574_p2 icmp_ln59_3_fu_2580_p2 select_ln59_fu_2670_p3 xor_ln59_1_fu_2675_p2 and_ln59_2_fu_2681_p2 select_ln59_1_fu_2686_p3 and_ln59_3_fu_2692_p2 xor_ln59_2_fu_2696_p2 or_ln59_1_fu_2702_p2 xor_ln59_3_fu_2707_p2 and_ln59_4_fu_2712_p2 and_ln59_5_fu_2718_p2 or_ln59_17_fu_2723_p2 xor_ln59_4_fu_2729_p2 and_ln59_6_fu_2735_p2 select_ln59_2_fu_2740_p3 or_ln59_2_fu_2748_p2 tmp2_re_22_fu_2754_p3 icmp_ln89_fu_2802_p2 sub_ln89_fu_2769_p2 tmp_1_fu_2812_p1 ctlz_17_17_1_1_U33 add_ln89_fu_2828_p2 shl_ln89_fu_2868_p2 select_ln89_1_fu_2916_p3 sub_ln89_1_fu_2924_p2 add_ln89_1_fu_2933_p2 x_assign_fu_2962_p3 dsqrt_64ns_64ns_64_57_no_dsp_1_U25 sub_ln89_2_fu_3075_p2 select_ln89_2_fu_3221_p3 icmp_ln89_1_fu_3081_p2 sub_ln89_3_fu_3087_p2 icmp_ln89_2_fu_3107_p2 add_ln89_3_fu_3226_p2 sub_ln89_4_fu_3235_p2 select_ln89_3_fu_3240_p3 icmp_ln89_3_fu_3247_p2 icmp_ln89_4_fu_3538_p2 select_ln89_6_fu_3635_p3 ashr_ln89_fu_3546_p2 select_ln89_4_fu_3645_p3 icmp_ln89_5_fu_3256_p2 icmp_ln89_6_fu_3652_p2 shl_ln89_1_fu_3660_p2 select_ln89_5_fu_3665_p3 add_ln89_4_fu_3262_p2 bitselect_1ns_54ns_32s_1_1_1_U35 cond64_i_i_fu_3673_p3 icmp_ln89_7_fu_3279_p2 add_ln89_5_fu_3113_p2 icmp_ln89_8_fu_3119_p2 sub_ln89_10_fu_3284_p2 select_ln89_10_fu_3289_p3 lshr_ln89_5_fu_3300_p2 and_ln89_34_fu_3551_p2 icmp_ln89_9_fu_3555_p2 cond86_i_i_fu_3678_p2 or_ln89_fu_3694_p2 and_ln89_fu_3700_p2 add_ln89_6_fu_3710_p2 xor_ln89_fu_3724_p2 xor_ln89_2_fu_3730_p2 and_ln89_1_fu_3735_p2 sparsemux_7_2_17_1_1_U39 and_ln89_11_fu_3740_p2 carry_1_i_i_fu_3746_p2 select_ln89_15_fu_3306_p3 icmp_ln89_10_fu_3561_p2 add_ln89_8_fu_3329_p2 add_ln89_9_fu_3338_p2 icmp_ln89_11_fu_3343_p2 xor_ln89_18_fu_3752_p2 icmp_ln89_12_fu_3357_p2 bitselect_1ns_54ns_32s_1_1_1_U36 lD_0_i_i_fu_3371_p2 icmp_ln89_13_fu_3757_p2 icmp_ln89_14_fu_3762_p2 neg_src_0_i_i_fu_4093_p2 lshr_ln89_fu_3573_p2 lshr_ln89_1_fu_3578_p2 icmp_ln89_15_fu_3767_p2 xor_ln89_19_fu_3778_p2 Range2_all_ones_1_i_i_fu_3784_p3 and_ln89_3_fu_3952_p2 Range1_all_ones_2_i_i_fu_3997_p2 xor_ln89_1_fu_3960_p2 icmp_ln89_16_fu_3792_p2 Range1_all_zeros_2_i_i_fu_4015_p2 icmp_ln89_17_fu_3797_p2 icmp_ln89_18_fu_3584_p2 Range1_all_zeros_2_i_i_fu_4015_p6 xor_ln89_20_fu_3974_p2 or_ln89_10_fu_3979_p2 and_ln89_22_fu_3984_p2 sparsemux_7_2_1_1_1_U40 sparsemux_7_2_1_1_1_U41 select_ln89_7_fu_4035_p3 or_ln89_2_fu_4042_p2 and_ln89_6_fu_4047_p2 cond193_i_i_fu_4052_p3 and_ln89_7_fu_4059_p2 neg_src_0_i_i_fu_4093_p4 not_icmp_ln89_11184_fu_4070_p2 deleted_ones_0_i_i_fu_4075_p2 and_ln89_23_fu_4081_p2 sparsemux_7_2_1_1_1_U42 xor_ln89_5_fu_4113_p2 and_ln89_24_fu_4119_p2 or_ln89_3_fu_4124_p2 xor_ln89_6_fu_4130_p2 and_ln89_8_fu_4135_p2 and_ln89_9_fu_4141_p2 xor_ln89_7_fu_4147_p2 and_ln89_10_fu_4357_p2 or_ln89_4_fu_4361_p2 ref_tmp4_4_i_fu_4396_p4 xor_ln89_10_fu_4373_p2 and_ln89_25_fu_4378_p2 and_ln89_26_fu_4384_p2 sparsemux_7_2_17_1_1_U46 storemerge_i240_fu_4423_p3 return_code_1_fu_2775_p3 and_ln59_7_fu_4472_p2 add_ln59_3_fu_4482_p2 xor_ln59_5_fu_4649_p2 and_ln59_14_fu_4654_p2 xor_ln59_14_fu_4659_p2 select_ln59_5_fu_4664_p3 select_ln59_7_fu_4671_p3 xor_ln59_19_fu_4678_p2 or_ln59_18_fu_4683_p2 xor_ln59_20_fu_4688_p2 or_ln59_19_fu_4694_p2 and_ln59_20_fu_4699_p2 and_ln59_24_fu_4705_p2 xor_ln59_21_fu_4710_p2 and_ln59_25_fu_4716_p2 select_ln59_11_fu_4721_p3 or_ln59_20_fu_4729_p2 tmp2_re_23_fu_4735_p3 icmp_ln89_19_fu_2834_p2 sub_ln89_5_fu_2791_p2 tmp_4_fu_2844_p1 ctlz_34_34_1_1_U34 add_ln89_10_fu_2856_p2 shl_ln89_2_fu_2890_p2 select_ln89_18_fu_2979_p3 sub_ln89_6_fu_2987_p2 add_ln89_11_fu_2996_p2 x_assign_1_fu_3025_p3 dsqrt_64ns_64ns_64_57_no_dsp_1_U26 sub_ln89_7_fu_3172_p2 select_ln89_11_fu_3382_p3 icmp_ln89_20_fu_3178_p2 sub_ln89_8_fu_3184_p2 icmp_ln89_21_fu_3194_p2 add_ln89_13_fu_3387_p2 sub_ln89_9_fu_3396_p2 select_ln89_12_fu_3401_p3 icmp_ln89_22_fu_3408_p2 icmp_ln89_23_fu_3802_p2 select_ln89_19_fu_3807_p3 ashr_ln89_1_fu_3592_p2 select_ln89_13_fu_3817_p3 icmp_ln89_24_fu_3417_p2 icmp_ln89_25_fu_3825_p2 shl_ln89_3_fu_3833_p2 select_ln89_14_fu_3838_p3 add_ln89_14_fu_3423_p2 bitselect_1ns_54ns_32s_1_1_1_U37 cond64_i_i144_fu_3846_p3 icmp_ln89_26_fu_3440_p2 add_ln89_15_fu_3200_p2 icmp_ln89_27_fu_3206_p2 sub_ln89_11_fu_3445_p2 select_ln89_20_fu_3450_p3 lshr_ln89_6_fu_3461_p2 and_ln89_35_fu_3597_p2 icmp_ln89_28_fu_3601_p2 cond86_i_i153_fu_3851_p2 or_ln89_5_fu_3859_p2 and_ln89_12_fu_3865_p2 add_ln89_16_fu_4163_p2 xor_ln89_8_fu_4176_p2 xor_ln89_11_fu_4182_p2 and_ln89_27_fu_4187_p2 sparsemux_7_2_34_1_1_U43 and_ln89_28_fu_4217_p2 carry_1_i_i166_fu_4223_p2 select_ln89_21_fu_3467_p3 icmp_ln89_29_fu_3607_p2 add_ln89_18_fu_3490_p2 add_ln89_19_fu_3499_p2 icmp_ln89_30_fu_3504_p2 xor_ln89_21_fu_4237_p2 icmp_ln89_31_fu_3518_p2 bitselect_1ns_54ns_32s_1_1_1_U38 lD_0_i_i168_fu_3532_p2 icmp_ln89_32_fu_3871_p2 icmp_ln89_33_fu_3876_p2 neg_src_0_i_i1_fu_4526_p2 lshr_ln89_2_fu_3619_p2 lshr_ln89_4_fu_3624_p2 icmp_ln89_34_fu_3881_p2 xor_ln89_22_fu_3892_p2 Range2_all_ones_1_i_i173_fu_3898_p3 and_ln89_14_fu_4242_p2 Range1_all_ones_2_i_i1_fu_4289_p2 xor_ln89_9_fu_4251_p2 icmp_ln89_35_fu_3906_p2 Range1_all_zeros_2_i_i1_fu_4308_p2 icmp_ln89_36_fu_3911_p2 icmp_ln89_37_fu_3630_p2 Range1_all_zeros_2_i_i1_fu_4308_p6 xor_ln89_23_fu_4266_p2 or_ln89_11_fu_4271_p2 and_ln89_29_fu_4276_p2 sparsemux_7_2_1_1_1_U44 sparsemux_7_2_1_1_1_U45 select_ln89_16_fu_4500_p3 or_ln89_7_fu_4328_p2 and_ln89_17_fu_4333_p2 cond192_i_i_fu_4338_p3 and_ln89_18_fu_4505_p2 neg_src_0_i_i1_fu_4526_p4 not_icmp_ln89_33196_fu_4346_p2 deleted_ones_0_i_i185_fu_4351_p2 and_ln89_30_fu_4515_p2 sparsemux_7_2_1_1_1_U47 xor_ln89_16_fu_4546_p2 and_ln89_31_fu_4552_p2 or_ln89_8_fu_4557_p2 xor_ln89_14_fu_4562_p2 and_ln89_19_fu_4567_p2 and_ln89_20_fu_4573_p2 xor_ln89_15_fu_4577_p2 and_ln89_21_fu_4583_p2 or_ln89_9_fu_4589_p2 sqrt_res_fu_4626_p4 xor_ln89_17_fu_4603_p2 and_ln89_32_fu_4608_p2 and_ln89_33_fu_4614_p2 sparsemux_7_2_34_1_1_U48 icmp_ln267_fu_4763_p2 or_ln267_fu_4775_p2 and_ln267_fu_4781_p2 sqrt_res_cast_fu_4791_p2 sdiv_34ns_19s_34_38_1_U49 xor_ln269_fu_4826_p2 and_ln269_fu_4832_p2 select_ln269_fu_4838_p3 xor_ln269_1_fu_4846_p2 new_L_diag_recip_fu_4852_p3 icmp_ln514_fu_4860_p2 diag_internal_4_fu_4865_p3 icmp_ln514_1_fu_4872_p2 diag_internal_3_fu_4877_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3_fu_62</InstName>
                    <ModuleName>kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>62</ID>
                    <BindInstances>icmp_ln734_fu_139_p2 add_ln734_fu_145_p2 sub_ln737_fu_163_p2 add_ln737_fu_183_p2 add_ln737_1_fu_194_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_re_U A_im_U L_re_U L_im_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1</Name>
            <Loops>
                <VITIS_LOOP_724_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_1>
                        <Name>VITIS_LOOP_724_1</Name>
                        <Slack>5.40</Slack>
                        <TripCount>3</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724~../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_724_1>
                            <Name>VITIS_LOOP_724_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724~../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                        </VITIS_LOOP_724_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_724_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln724_fu_137_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln724" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_143_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln724" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln727_fu_158_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln727" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_fu_174_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln727" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_1_fu_180_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln727_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s</Name>
            <Loops>
                <sum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.284</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 2</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_loop>
                        <Name>sum_loop</Name>
                        <Slack>5.40</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 6</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 36.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179~D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sum_loop>
                            <Name>sum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471</SourceLocation>
                        </sum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>765</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>655</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln471_1_fu_226_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln471_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln474_fu_232_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln474" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="sum_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U4" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:259" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="sum_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U5" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:259" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_re_5_fu_294_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:260" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_im_5_fu_300_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:261" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln352_fu_250_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln352" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_re_2_fu_317_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_re_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_im_2_fu_306_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_fu_311_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U6" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln99_fu_373_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_fu_453_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_458_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U7" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln100_fu_393_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_fu_482_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_fu_487_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U8" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln101_fu_413_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_fu_507_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_fu_512_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U9" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln102_fu_433_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_fu_536_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_fu_541_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_551_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_559_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_565_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_625_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_fu_651_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln180_fu_657_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln180_1_fu_663_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_669_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_5_fu_677_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_693_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln181_fu_719_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln181_fu_725_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln181_1_fu_731_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln181_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln181_fu_737_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sum_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_4_fu_745_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sum_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln471_fu_256_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln471" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s</Name>
            <Loops>
                <row_loop>
                    <col_loop/>
                </row_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.388</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>343</Best-caseLatency>
                    <Average-caseLatency>421</Average-caseLatency>
                    <Worst-caseLatency>499</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.058 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.526 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.994 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>343 ~ 499</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_loop>
                        <Name>row_loop</Name>
                        <Slack>5.40</Slack>
                        <TripCount>3</TripCount>
                        <Latency>342 ~ 498</Latency>
                        <AbsoluteTimeLatency>2.052 us ~ 2.988 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>114</min>
                                <max>166</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>114 ~ 166</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <col_loop>
                            <Name>col_loop</Name>
                            <Slack>5.40</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>2</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 52</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.312 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>20</min>
                                    <max>26</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>20 ~ 26</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_477</Instance>
                            </InstanceList>
                        </col_loop>
                    </row_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:423</SourceLocation>
                    <SummaryOfLoopViolations>
                        <row_loop>
                            <Name>row_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499</SourceLocation>
                            <col_loop>
                                <Name>col_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458</SourceLocation>
                            </col_loop>
                        </row_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>6620</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>10169</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln449_fu_538_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln449" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_544_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln499_fu_642_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln499" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_sub1_fu_550_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:452" STORAGESUBTYPE="" URAM="0" VARIABLE="i_sub1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_3_1_1_U29" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln453_fu_565_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_fu_574_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln453_1_fu_592_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln453_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln453_2_fu_655_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln453_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_660_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_2_fu_670_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_1_fu_675_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln458_fu_685_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln458" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_690_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln494_fu_731_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln494" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_sub1_fu_753_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:462" STORAGESUBTYPE="" URAM="0" VARIABLE="j_sub1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2s_2s_2_1_1_U30" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln463_fu_765_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln463" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln463_fu_774_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_fu_788_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_4_fu_883_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_5_fu_889_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_3_fu_895_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_6_fu_901_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_8_fu_907_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_7_fu_913_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_4_fu_919_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_9_fu_925_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_4_fu_931_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_5_fu_939_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_18_fu_945_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_6_fu_989_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_7_fu_995_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_6_fu_1001_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_8_fu_1007_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_10_fu_1013_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_9_fu_1019_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_7_fu_1025_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_11_fu_1031_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_6_fu_1037_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_8_fu_1045_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_5_fu_1051_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln482_fu_794_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln482" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="B_fu_1059_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="B" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="2" LOOP="col_loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_34s_33s_67_3_1_U27" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln284_fu_1136_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln284_fu_1259_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_fu_1264_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="real_temp_fu_1274_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="real_temp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln284_fu_1288_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_1_fu_1294_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln284_1_fu_1141_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln284_2_fu_1146_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln284_3_fu_1151_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln284_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln284_fu_1307_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln284_1_fu_1313_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln284_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_2_fu_1319_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln284_1_fu_1324_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln284_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_3_fu_1464_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln284_2_fu_1331_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln284_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln284_1_fu_1337_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln284_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln284_3_fu_1343_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln284_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_4_fu_1348_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_5_fu_1354_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln284_3_fu_1468_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln284_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln284_4_fu_1473_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln284_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln284_6_fu_1479_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln284_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln284_2_fu_1584_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln284_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln284_2_fu_1484_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln284_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="real_temp_2_fu_1591_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="real_temp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="2" LOOP="col_loop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_34s_33s_67_3_1_U28" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln285_fu_1172_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln285_fu_1184_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_fu_1190_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="imag_temp_fu_1200_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="imag_temp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln285_fu_1367_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_1_fu_1372_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln285_1_fu_1214_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln285_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln285_2_fu_1219_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln285_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln285_3_fu_1224_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln285_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln285_fu_1385_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln285_1_fu_1391_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln285_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_2_fu_1397_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln285_1_fu_1402_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln285_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_3_fu_1409_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln285_2_fu_1414_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln285_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln285_1_fu_1420_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln285_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln285_3_fu_1425_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln285_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_4_fu_1430_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_5_fu_1436_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln285_3_fu_1441_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln285_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln285_4_fu_1447_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln285_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln285_6_fu_1453_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln285_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln285_2_fu_1489_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln285_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln285_2_fu_1458_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln285_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="imag_temp_2_fu_1496_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="imag_temp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_8_fu_1627_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_9_fu_1649_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_12_fu_1655_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_1665_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_10_fu_1772_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_13_fu_1777_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_11_fu_1782_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_8_fu_1787_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_9_fu_1794_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_12_fu_1801_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_10_fu_1806_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_13_fu_1811_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_11_fu_1817_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_15_fu_1822_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_16_fu_1828_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_22_fu_1833_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_17_fu_1839_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_10_fu_1844_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_12_fu_1852_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_19_fu_1858_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_9_fu_1532_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_13_fu_1554_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_18_fu_1560_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_1570_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_15_fu_1679_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_19_fu_1684_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_16_fu_1689_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_12_fu_1694_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_13_fu_1701_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_17_fu_1708_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_14_fu_1713_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_18_fu_1718_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_15_fu_1724_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_21_fu_1729_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_22_fu_1735_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_23_fu_1740_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_23_fu_1746_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_14_fu_1751_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_16_fu_1759_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_im_6_fu_1765_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_im_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln345_1_fu_1868_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln345_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_fu_1894_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln345_fu_1900_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln345_1_fu_1906_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln345_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln345_fu_1912_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_im_7_fu_1920_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_im_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U31" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln99_fu_1961_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_fu_2024_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_2029_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_1_fu_2039_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_fu_2053_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_1_fu_2059_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_1_fu_2064_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_2069_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_1_fu_2076_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_2_fu_2083_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_1_fu_2088_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_3_fu_2094_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_2_fu_2100_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_2_fu_2106_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_3_fu_2112_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln99_4_fu_2118_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_4_fu_2274_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_2_fu_2278_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln99_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln99_3_fu_2285_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln99_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp1_2_fu_2290_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_2_1_U32" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln100_fu_1987_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_fu_2147_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_fu_2152_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_3_fu_2162_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_fu_2176_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_1_fu_2182_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_1_fu_2187_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_fu_2192_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_1_fu_2199_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_2_fu_2206_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_1_fu_2211_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_3_fu_2217_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_2_fu_2223_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_2_fu_2229_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_3_fu_2235_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_4_fu_2241_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_4_fu_2247_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_2_fu_2252_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln100_3_fu_2260_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln100_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_4_fu_2266_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_2304_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_2326_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_2332_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_1_fu_2338_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_2348_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_2360_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_2380_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln189_fu_2410_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln189_fu_2415_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln189_1_fu_2420_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln189_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_fu_2424_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="col_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_20_fu_2432_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln488_fu_740_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln488" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln223_fu_2480_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_fu_2506_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_fu_2512_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_1_fu_2518_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_fu_2524_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_21_fu_2532_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln59_fu_2602_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_fu_2621_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_fu_2627_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_2637_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_fu_2651_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_1_fu_2657_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_1_fu_2560_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_2_fu_2574_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_3_fu_2580_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_2670_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_1_fu_2675_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_2_fu_2681_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_2686_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_3_fu_2692_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_2_fu_2696_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_1_fu_2702_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_3_fu_2707_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_4_fu_2712_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_5_fu_2718_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_17_fu_2723_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_4_fu_2729_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_6_fu_2735_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_2_fu_2740_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_2_fu_2748_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_22_fu_2754_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_2802_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_2769_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_1_fu_2812_p1" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_17_17_1_1_U33" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_2828_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln89_fu_2868_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_1_fu_2916_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_1_fu_2924_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_2933_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_fu_2962_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="row_loop" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U25" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_2_fu_3075_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_2_fu_3221_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_1_fu_3081_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_3_fu_3087_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_2_fu_3107_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_3_fu_3226_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_4_fu_3235_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_3_fu_3240_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_3_fu_3247_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_4_fu_3538_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_6_fu_3635_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln89_fu_3546_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_4_fu_3645_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_5_fu_3256_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_6_fu_3652_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln89_1_fu_3660_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_5_fu_3665_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_4_fu_3262_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U35" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_i_fu_3673_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_7_fu_3279_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_5_fu_3113_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_8_fu_3119_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_10_fu_3284_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_10_fu_3289_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln89_5_fu_3300_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln89_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_34_fu_3551_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln89_9_fu_3555_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="cond86_i_i_fu_3678_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="cond86_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_fu_3694_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_fu_3700_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_6_fu_3710_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_fu_3724_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_2_fu_3730_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_1_fu_3735_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_17_1_1_U39" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp4_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_11_fu_3740_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_i_fu_3746_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_15_fu_3306_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_10_fu_3561_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_8_fu_3329_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_9_fu_3338_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_11_fu_3343_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_18_fu_3752_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_12_fu_3357_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U36" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool134_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_i_fu_3371_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_13_fu_3757_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_14_fu_3762_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_i_fu_4093_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln89_fu_3573_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln89_1_fu_3578_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_15_fu_3767_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_19_fu_3778_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_i_fu_3784_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_3_fu_3952_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_i_fu_3997_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_1_fu_3960_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_16_fu_3792_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i_fu_4015_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_17_fu_3797_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_18_fu_3584_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i_fu_4015_p6" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_20_fu_3974_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_10_fu_3979_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_22_fu_3984_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U40" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U41" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_7_fu_4035_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_2_fu_4042_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_6_fu_4047_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond193_i_i_fu_4052_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="cond193_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_7_fu_4059_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_i_fu_4093_p4" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln89_11184_fu_4070_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln89_11184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_i_fu_4075_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_23_fu_4081_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U42" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_5_fu_4113_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_24_fu_4119_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_3_fu_4124_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_6_fu_4130_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_8_fu_4135_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_9_fu_4141_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_7_fu_4147_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_10_fu_4357_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_4_fu_4361_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp4_4_i_fu_4396_p4" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_10_fu_4373_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_25_fu_4378_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_26_fu_4384_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_17_1_1_U46" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp4_4_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_i240_fu_4423_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge_i240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="return_code_1_fu_2775_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="return_code_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_7_fu_4472_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_4482_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_5_fu_4649_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_14_fu_4654_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_14_fu_4659_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_5_fu_4664_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_7_fu_4671_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_19_fu_4678_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_18_fu_4683_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_20_fu_4688_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_19_fu_4694_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_20_fu_4699_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_24_fu_4705_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_21_fu_4710_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_25_fu_4716_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_11_fu_4721_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln59_20_fu_4729_p2" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp2_re_23_fu_4735_p3" SOURCE="D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_re_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_19_fu_2834_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_5_fu_2791_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="tmp_4_fu_2844_p1" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_34_34_1_1_U34" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_10_fu_2856_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln89_2_fu_2890_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_18_fu_2979_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_6_fu_2987_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_11_fu_2996_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_1_fu_3025_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="row_loop" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U26" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_7_fu_3172_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_11_fu_3382_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_20_fu_3178_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_8_fu_3184_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_21_fu_3194_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_13_fu_3387_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_9_fu_3396_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_12_fu_3401_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_22_fu_3408_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_23_fu_3802_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_19_fu_3807_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln89_1_fu_3592_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_13_fu_3817_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_24_fu_3417_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_25_fu_3825_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln89_3_fu_3833_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln89_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_14_fu_3838_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_14_fu_3423_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U37" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond64_i_i144_fu_3846_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="cond64_i_i144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_26_fu_3440_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_15_fu_3200_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_27_fu_3206_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_11_fu_3445_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln89_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_20_fu_3450_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln89_6_fu_3461_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_35_fu_3597_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln89_28_fu_3601_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="cond86_i_i153_fu_3851_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="cond86_i_i153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_5_fu_3859_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_12_fu_3865_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_16_fu_4163_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_8_fu_4176_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_11_fu_4182_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_27_fu_4187_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_34_1_1_U43" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_28_fu_4217_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_i166_fu_4223_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i_i166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_21_fu_3467_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln89_29_fu_3607_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_18_fu_3490_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_19_fu_3499_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_30_fu_3504_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_21_fu_4237_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_31_fu_3518_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_32s_1_1_1_U38" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool133_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_i168_fu_3532_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i_i168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_32_fu_3871_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_33_fu_3876_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_i1_fu_4526_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln89_2_fu_3619_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="row_loop" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln89_4_fu_3624_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_34_fu_3881_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_22_fu_3892_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_i173_fu_3898_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i_i173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_14_fu_4242_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_i1_fu_4289_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_9_fu_4251_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_35_fu_3906_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i1_fu_4308_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_36_fu_3911_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_37_fu_3630_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_i1_fu_4308_p6" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_23_fu_4266_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_11_fu_4271_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_29_fu_4276_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U44" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U45" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_16_fu_4500_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_7_fu_4328_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_17_fu_4333_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="cond192_i_i_fu_4338_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="cond192_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_18_fu_4505_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_i1_fu_4526_p4" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln89_33196_fu_4346_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln89_33196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_i185_fu_4351_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i_i185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_30_fu_4515_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U47" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_16_fu_4546_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_31_fu_4552_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_8_fu_4557_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_14_fu_4562_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_19_fu_4567_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_20_fu_4573_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_15_fu_4577_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_21_fu_4583_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln89_9_fu_4589_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln89_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="sqrt_res_fu_4626_p4" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_17_fu_4603_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_32_fu_4608_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_33_fu_4614_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="row_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_34_1_1_U48" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sqrt_res" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln267_fu_4763_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln267_fu_4775_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln267_fu_4781_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop" OPTYPE="add" PRAGMA="" RTLNAME="sqrt_res_cast_fu_4791_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="sqrt_res_cast" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="37" LOOP="row_loop" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_34ns_19s_34_38_1_U49" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln269_fu_4826_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln269_fu_4832_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln269_fu_4838_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln269_1_fu_4846_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln269_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="new_L_diag_recip_fu_4852_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="new_L_diag_recip" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln514_fu_4860_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln514" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="diag_internal_4_fu_4865_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="diag_internal_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln514_1_fu_4872_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln514_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop" OPTYPE="select" PRAGMA="" RTLNAME="diag_internal_3_fu_4877_p3" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="diag_internal_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3</Name>
            <Loops>
                <VITIS_LOOP_734_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_734_3>
                        <Name>VITIS_LOOP_734_3</Name>
                        <Slack>5.40</Slack>
                        <TripCount>3</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_734_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734~../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_734_3>
                            <Name>VITIS_LOOP_734_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734~../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26</SourceLocation>
                        </VITIS_LOOP_734_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>196</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_734_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln734_fu_139_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln734" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_734_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln734_fu_145_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln734" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_734_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln737_fu_163_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln737" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_734_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln737_fu_183_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln737" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_734_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln737_1_fu_194_p2" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln737_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cholesky_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>5.388</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>372</Best-caseLatency>
                    <Average-caseLatency>450</Average-caseLatency>
                    <Worst-caseLatency>528</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.232 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>373 ~ 529</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>6830</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>10846</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_re_U" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:721" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_im_U" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:721" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_re_U" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:722" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="L_im_U" SOURCE="D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:722" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="L_im" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="syn"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="matrixAStrm" index="0" direction="in" srcType="stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, AP_RND_CONV, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="matrixAStrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="matrixLStrm" index="1" direction="out" srcType="stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, AP_RND_CONV, AP_WRAP, 0&gt; &gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="matrixLStrm" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="matrixAStrm" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="matrixAStrm_">
            <portMaps>
                <portMap portMapName="matrixAStrm_dout">RD_DATA</portMap>
                <portMap portMapName="matrixAStrm_empty_n">EMPTY_N</portMap>
                <portMap portMapName="matrixAStrm_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>matrixAStrm_dout</port>
                <port>matrixAStrm_empty_n</port>
                <port>matrixAStrm_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="matrixAStrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="matrixLStrm" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="matrixLStrm_">
            <portMaps>
                <portMap portMapName="matrixLStrm_din">WR_DATA</portMap>
                <portMap portMapName="matrixLStrm_full_n">FULL_N</portMap>
                <portMap portMapName="matrixLStrm_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>matrixLStrm_din</port>
                <port>matrixLStrm_full_n</port>
                <port>matrixLStrm_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="matrixLStrm"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="matrixAStrm">in, 32</column>
                    <column name="matrixLStrm">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="matrixAStrm">in, stream&lt;hls::x_complex&lt;ap_fixed&lt;16 1 AP_RND_CONV AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="matrixLStrm">out, stream&lt;hls::x_complex&lt;ap_fixed&lt;16 1 AP_RND_CONV AP_WRAP 0&gt; &gt; 0&gt;&amp;</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="matrixAStrm">matrixAStrm, interface</column>
                    <column name="matrixLStrm">matrixLStrm, interface</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="../solver/L1/include/hw/back_substitute.hpp:234" status="valid" parentFunction="backsubstitutebasic" variable="" isDirective="0" options="II = BackSubstituteTraits::INNER_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/back_substitute.hpp:287" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="II = BackSubstituteTraits::DIAG_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/back_substitute.hpp:303" status="valid" parentFunction="backsubstitutealt" variable="" isDirective="0" options="II = BackSubstituteTraits::INNER_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/back_substitute.hpp:382" status="valid" parentFunction="backsubstitute" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/back_substitute.hpp:391" status="valid" parentFunction="backsubstitute" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:268" status="valid" parentFunction="cholesky_rsqrt" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_op" location="../solver/L1/include/hw/cholesky.hpp:278" status="valid" parentFunction="cholesky_prod_sum_mult" variable="C" isDirective="0" options="variable=C op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../solver/L1/include/hw/cholesky.hpp:286" status="valid" parentFunction="cholesky_prod_sum_mult" variable="real_temp" isDirective="0" options="variable=real_temp op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../solver/L1/include/hw/cholesky.hpp:287" status="valid" parentFunction="cholesky_prod_sum_mult" variable="imag_temp" isDirective="0" options="variable=imag_temp op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../solver/L1/include/hw/cholesky.hpp:296" status="valid" parentFunction="cholesky_prod_sum_mult" variable="real_temp" isDirective="0" options="variable=real_temp op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../solver/L1/include/hw/cholesky.hpp:297" status="valid" parentFunction="cholesky_prod_sum_mult" variable="imag_temp" isDirective="0" options="variable=imag_temp op=mul impl=dsp"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:377" status="valid" parentFunction="choleskybasic" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:450" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/cholesky.hpp:459" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:460" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/cholesky.hpp:472" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:473" status="valid" parentFunction="choleskyalt" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/cholesky.hpp:548" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = A cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/cholesky.hpp:549" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = L cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/cholesky.hpp:550" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = L_internal cyclic dim = CholeskyTraits::UNROLL_DIM factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/cholesky.hpp:552" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = square_sum_array cyclic dim = 1 factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/cholesky.hpp:553" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="variable = product_sum_array cyclic dim = 1 factor = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/cholesky.hpp:586" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="loop_flatten" location="../solver/L1/include/hw/cholesky.hpp:601" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:602" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="II = CholeskyTraits::INNER_II"/>
        <Pragma type="unroll" location="../solver/L1/include/hw/cholesky.hpp:603" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="FACTOR = CholeskyTraits::UNROLL_FACTOR"/>
        <Pragma type="dependence" location="../solver/L1/include/hw/cholesky.hpp:604" status="valid" parentFunction="choleskyalt2" variable="product_sum_array" isDirective="0" options="variable=product_sum_array inter false"/>
        <Pragma type="dependence" location="../solver/L1/include/hw/cholesky.hpp:605" status="valid" parentFunction="choleskyalt2" variable="L_internal" isDirective="0" options="variable=L_internal inter false"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/cholesky.hpp:669" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options="max = 1 + RowsColsA / 2"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:670" status="valid" parentFunction="choleskyalt2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:725" status="valid" parentFunction="cholesky" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/cholesky.hpp:735" status="valid" parentFunction="cholesky" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../solver/L1/include/hw/cholesky_inverse.hpp:220" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../solver/L1/include/hw/cholesky_inverse.hpp:222" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixUStrm depth = 16"/>
        <Pragma type="stream" location="../solver/L1/include/hw/cholesky_inverse.hpp:224" status="valid" parentFunction="choleskyinverse" variable="" isDirective="0" options="variable = matrixInverseUStrm depth = 16"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:244" status="valid" parentFunction="matrixmultiplydefault" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:296" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = B cyclic dim = MULTIPLIER_TRAITS::B_UNROLL_DIM factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:298" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = C cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:299" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="variable = sum_mult cyclic dim = 1 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:307" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="unroll" location="../solver/L1/include/hw/matrix_multiply.hpp:308" status="valid" parentFunction="matrixmultiplyalt1" variable="" isDirective="0" options="FACTOR = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:358" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = B cyclic dim = MULTIPLIER_TRAITS::B_UNROLL_DIM factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:360" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = C cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:361" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="variable = sum_mult cyclic dim = 2 factor = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:369" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="II = MULTIPLIER_TRAITS::INNER_II"/>
        <Pragma type="unroll" location="../solver/L1/include/hw/matrix_multiply.hpp:370" status="valid" parentFunction="matrixmultiplyalt2" variable="" isDirective="0" options="FACTOR = MULTIPLIER_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:416" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="variable = A complete dim = MULTIPLIER_TRAITS::A_FULL_UNROLL_DIM"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:417" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="variable = B complete dim = MULTIPLIER_TRAITS::B_FULL_UNROLL_DIM"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:436" status="valid" parentFunction="matrixmultiplyaddtree" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:499" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="variable = A complete dim = MULTIPLIER_TRAITS::A_FULL_UNROLL_DIM"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/matrix_multiply.hpp:500" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="variable = B complete dim = MULTIPLIER_TRAITS::B_FULL_UNROLL_DIM"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:507" status="valid" parentFunction="matrixmultiplyfull" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:605" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:614" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:660" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:666" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/matrix_multiply.hpp:674" status="valid" parentFunction="matrixmultiply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:54" status="valid" parentFunction="pseudosqrt" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:56" status="valid" parentFunction="pseudosqrt" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/pseudosqrt.hpp:76" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="variable = matA cyclic factor = unrollNm"/>
        <Pragma type="bind_storage" location="../solver/L1/include/hw/pseudosqrt.hpp:77" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="variable = matA type = xpm_memory impl = uram"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:84" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:87" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate/TO max = rowTemplate/TO"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:90" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = TO max = TO"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/pseudosqrt.hpp:91" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:111" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate max = rowTemplate"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:114" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = rowTemplate/TO max = rowTemplate/TO"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/pseudosqrt.hpp:117" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="min = TO max = TO"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/pseudosqrt.hpp:118" status="valid" parentFunction="pseudosqrtstrm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="../solver/L1/include/hw/qr_inverse.hpp:105" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../solver/L1/include/hw/qr_inverse.hpp:108" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixQStrm depth = 16"/>
        <Pragma type="stream" location="../solver/L1/include/hw/qr_inverse.hpp:110" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixRStrm depth = 16"/>
        <Pragma type="stream" location="../solver/L1/include/hw/qr_inverse.hpp:112" status="valid" parentFunction="qrinverse" variable="" isDirective="0" options="variable = matrixInverseRStrm depth = 16"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:617" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:626" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:660" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:669" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:685" status="valid" parentFunction="qrf_basic" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/qrf.hpp:720" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = q_i cyclic dim = 2 factor = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="array_partition" location="../solver/L1/include/hw/qrf.hpp:721" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = r_i cyclic dim = 2 factor = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="stream" location="../solver/L1/include/hw/qrf.hpp:724" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = to_rot depth = RowsA / 2"/>
        <Pragma type="stream" location="../solver/L1/include/hw/qrf.hpp:733" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="variable = rotations depth = RowsA / 2"/>
        <Pragma type="loop_merge" location="../solver/L1/include/hw/qrf.hpp:741" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:744" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:753" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/qrf.hpp:763" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="min = 1 max = RowsA / 2"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:764" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::CALC_ROT_II"/>
        <Pragma type="loop_tripcount" location="../solver/L1/include/hw/qrf.hpp:787" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="min = 1 max = RowsA / 2"/>
        <Pragma type="loop_merge" location="../solver/L1/include/hw/qrf.hpp:804" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:807" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="unroll" location="../solver/L1/include/hw/qrf.hpp:808" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="FACTOR = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:817" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="II = QRF_TRAITS::UPDATE_II"/>
        <Pragma type="unroll" location="../solver/L1/include/hw/qrf.hpp:818" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="FACTOR = QRF_TRAITS::UNROLL_FACTOR"/>
        <Pragma type="loop_merge" location="../solver/L1/include/hw/qrf.hpp:828" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options="force"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/qrf.hpp:831" status="valid" parentFunction="qrf_alt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../solver/L1/include/hw/svd.hpp:335" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../solver/L1/include/hw/svd.hpp:448" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../solver/L1/include/hw/svd.hpp:645" status="valid" parentFunction="svd2x2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:945" status="valid" parentFunction="svdbasic" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:974" status="valid" parentFunction="svdbasic" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1134" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1185" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="II = SVDTraits::DIAG_II"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1250" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="II = SVDTraits::OFF_DIAG_II"/>
        <Pragma type="inline" location="../solver/L1/include/hw/svd.hpp:1252" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1476" status="valid" parentFunction="svdpairs" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1548" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1556" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1562" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L1/include/hw/svd.hpp:1568" status="valid" parentFunction="svd" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../solver/L1/include/hw/utils/x_matrix_utils.hpp:88" status="valid" parentFunction="x_sqrt" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:37" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="min = 1 max = 8"/>
        <Pragma type="bind_storage" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:39" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = tmp_i type = ram_2p impl = lutram"/>
        <Pragma type="loop_tripcount" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:43" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="min = 1 max = N"/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:44" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:45" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = tmp_i inter false"/>
        <Pragma type="dependence" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:46" status="valid" parentFunction="chol_col" variable="" isDirective="0" options="variable = dataA inter false"/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:52" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:58" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:64" status="valid" parentFunction="chol_col" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:77" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = tmp type = ram_2p impl = lutram"/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:81" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:82" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = tmp inter false"/>
        <Pragma type="dependence" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:83" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options="variable = dataA inter false"/>
        <Pragma type="unroll" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:87" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:94" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:100" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:106" status="valid" parentFunction="chol_jj" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:131" status="valid" parentFunction="chol_col_wrapper" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:135" status="valid" parentFunction="chol_col_wrapper" variable="" isDirective="0" options="factor = NCU"/>
        <Pragma type="array_partition" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:143" status="valid" parentFunction="cholesky_core" variable="" isDirective="0" options="variable = dataj cyclic factor = NCU"/>
        <Pragma type="array_partition" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:175" status="valid" parentFunction="potrf" variable="" isDirective="0" options="variable = matA cyclic factor = NCU"/>
        <Pragma type="bind_storage" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:176" status="valid" parentFunction="potrf" variable="" isDirective="0" options="variable = matA type = xpm_memory impl = uram"/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:181" status="valid" parentFunction="potrf" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../solver/L2/include/hw/MatrixDecomposition/potrf.hpp:191" status="valid" parentFunction="potrf" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="xf::solver::choleskyalt&lt;false, 3, xf::solver::choleskytraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;" options="dim=1 type=complete  variable=L_internal.im" pragmaLocId="../solver/L1/include/hw/cholesky.hpp:430:0" srcPragmaType="pipeline" srcPragmaLoc="../solver/L1/include/hw/cholesky.hpp:473:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="L_internal.im" varLoc=""/>
    </AutoPragmaReport>
</profile>

