verilog work "CLA_4bit.v"
