// Seed: 3758774756
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input wire id_7
);
  type_11(
      "" ^ 1, (id_7[1'h0]), id_4.id_5
  );
  logic id_8;
  assign id_2 = id_3;
endmodule
