
*** Running vivado
    with args -log vga_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_controller.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vga_controller.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dumpherv/Desktop/452Project/ensc-452/Multicore/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/dumpherv/desktop/452project/ensc-452/multicore/adventures_with_ip/adventures_with_ip.tmp/vga_controller_v1_0_project/vga_controller_v1_0_project.cache/ip 
Command: synth_design -top vga_controller -part xc7z020clg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci

INFO: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_generator_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controller' [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:97]
	Parameter image_buffer1_baseaddr bound to: 32'b00000000000000000000000000000000 
	Parameter image_buffer2_baseaddr bound to: 32'b00000001000011101001000000000001 
ERROR: [Synth 8-78] a value must be associated with generic horizontal_length [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:22]
ERROR: [Synth 8-78] a value must be associated with generic vertical_length [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:23]
ERROR: [Synth 8-78] a value must be associated with generic h_front_porch [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:24]
ERROR: [Synth 8-78] a value must be associated with generic h_sync_pulse [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:25]
ERROR: [Synth 8-78] a value must be associated with generic h_back_porch [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:26]
ERROR: [Synth 8-78] a value must be associated with generic v_front_porch [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:27]
ERROR: [Synth 8-78] a value must be associated with generic v_sync_pulse [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:28]
ERROR: [Synth 8-78] a value must be associated with generic v_back_porch [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'vga_controller' [u:/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_controller_ip/vga_controller_ip.srcs/sources_1/imports/new/vga_controller.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.434 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 2 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 17:12:07 2025...
