\hypertarget{union__hw__port__dfwr}{}\section{\+\_\+hw\+\_\+port\+\_\+dfwr Union Reference}
\label{union__hw__port__dfwr}\index{\+\_\+hw\+\_\+port\+\_\+dfwr@{\+\_\+hw\+\_\+port\+\_\+dfwr}}


H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+D\+F\+WR -\/ Digital Filter Width Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+port.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields}{\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__port__dfwr_a3e229480eac71e9d6f2f4ec23303ffee}{}\label{union__hw__port__dfwr_a3e229480eac71e9d6f2f4ec23303ffee}

\item 
struct \hyperlink{struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields}{\+\_\+hw\+\_\+port\+\_\+dfwr\+::\+\_\+hw\+\_\+port\+\_\+dfwr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__port__dfwr_ae636867c4fedffb5e6ca318669fb2121}{}\label{union__hw__port__dfwr_ae636867c4fedffb5e6ca318669fb2121}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+D\+F\+WR -\/ Digital Filter Width Register (RW) 

Reset value\+: 0x00000000U

This register is read only for ports that do not support a digital filter. The digital filter configuration is valid in all digital pin muxing modes. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
