# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SS_VGA.srcs/sources_1/imports/vga_initials/clkdiv.vhd" \
"../../../../SS_VGA.srcs/sources_1/imports/new/vga_640x480.vhd" \
"../../../../SS_VGA.srcs/sources_1/imports/vga_initials/vga_initials.vhd" \
"../../../../SS_VGA.srcs/sim_1/new/vga_initials_tb.vhd" \

# Do not sort compile order
nosort
