# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_final_final.srcs/sources_1/new/buses.vhd" \
"../../../../final_final_final.srcs/sources_1/new/processor_components.vhd" \
"../../../../final_final_final.srcs/sources_1/new/op_codes.vhd" \
"../../../../final_final_final.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../final_final_final.srcs/sim_1/new/ID_tb.vhd" \

# Do not sort compile order
nosort
