{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705978051264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705978051268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 18:47:31 2024 " "Processing started: Mon Jan 22 18:47:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705978051268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705978051268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partI -c partI " "Command: quartus_map --read_settings_files=on --write_settings_files=off partI -c partI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705978051268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705978051662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705978051662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tao wang/desktop/eec180/lab3/hdl/lzd4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab3/hdl/lzd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lzd4 " "Found entity 1: lzd4" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705978057927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705978057927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 lzd4.v(9) " "Verilog HDL Implicit Net warning at lzd4.v(9): created implicit net for \"w1\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 lzd4.v(10) " "Verilog HDL Implicit Net warning at lzd4.v(10): created implicit net for \"w2\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 lzd4.v(11) " "Verilog HDL Implicit Net warning at lzd4.v(11): created implicit net for \"w3\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 lzd4.v(12) " "Verilog HDL Implicit Net warning at lzd4.v(12): created implicit net for \"w4\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 lzd4.v(15) " "Verilog HDL Implicit Net warning at lzd4.v(15): created implicit net for \"f1\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f2 lzd4.v(16) " "Verilog HDL Implicit Net warning at lzd4.v(16): created implicit net for \"f2\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3 lzd4.v(20) " "Verilog HDL Implicit Net warning at lzd4.v(20): created implicit net for \"f3\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f4 lzd4.v(21) " "Verilog HDL Implicit Net warning at lzd4.v(21): created implicit net for \"f4\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f5 lzd4.v(25) " "Verilog HDL Implicit Net warning at lzd4.v(25): created implicit net for \"f5\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f6 lzd4.v(26) " "Verilog HDL Implicit Net warning at lzd4.v(26): created implicit net for \"f6\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f7 lzd4.v(27) " "Verilog HDL Implicit Net warning at lzd4.v(27): created implicit net for \"f7\"" {  } { { "../../hdl/lzd4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd4.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978057931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parti.v 1 1 " "Using design file parti.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 partI " "Found entity 1: partI" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705978057984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705978057984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partI " "Elaborating entity \"partI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705978057993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] parti.v(9) " "Output port \"LEDR\[9..3\]\" at parti.v(9) has no driver" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705978058003 "|partI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzd4 lzd4:mylzd " "Elaborating entity \"lzd4\" for hierarchy \"lzd4:mylzd\"" {  } { { "parti.v" "mylzd" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978058040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705978058398 "|partI|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705978058398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705978058442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705978058943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705978058943 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705978059122 "|partI|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705978059122 "|partI|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705978059122 "|partI|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705978059122 "|partI|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705978059122 "|partI|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "parti.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab3/synthesis/partI/parti.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705978059122 "|partI|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705978059122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705978059122 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705978059122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705978059122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705978059122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705978059138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 22 18:47:39 2024 " "Processing ended: Mon Jan 22 18:47:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705978059138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705978059138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705978059138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705978059138 ""}
