read -sv run_verilog_mid/adder_32b_10_89_69540558a53d5b0224714357194ded70.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_89_69540558a53d5b0224714357194ded70_yosys.v
