// Seed: 1403125507
module module_0;
  parameter id_1 = 1;
  wire id_2;
  assign id_2 = -1;
  assign module_1.id_3 = 0;
  logic id_3;
  ;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output supply0 id_2,
    input uwire id_3
);
  wire id_5;
  ;
  wire id_6;
  module_0 modCall_1 ();
  parameter id_7 = -1;
endmodule
module module_2 #(
    parameter id_13 = 32'd58,
    parameter id_14 = 32'd36,
    parameter id_24 = 32'd90,
    parameter id_4  = 32'd60,
    parameter id_6  = 32'd26,
    parameter id_9  = 32'd14
) (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wand _id_4,
    output tri id_5,
    output uwire _id_6,
    input wire id_7,
    input supply0 id_8,
    output supply0 _id_9
);
  logic [1 'b0 : 1 'b0] id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wand id_12, _id_13, _id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, _id_24;
  logic [id_9  !=  id_13 : id_13] id_25;
  assign id_17 = id_8;
  wire id_26;
  logic [id_6 : -1  +  id_14] id_27;
  ;
  assign id_24 = id_21;
  wire id_28 = id_14;
  wire id_29;
  ;
  logic [id_4 : id_24] id_30;
  ;
  assign id_22 = id_25 == -1'b0;
  final $unsigned(id_24);
  ;
  assign id_20 = id_25;
endmodule
