V 000033 3 1638 1051907640479 r8
#VLB_VERSION 58
#INFO
R8
P 1051907640479
55
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~NATURAL~range~15~downto~0~15 0 5 52 1 . 34
reg16 1 5 246 1 . 34
~NATURAL~range~3~downto~0~15 2 5 465 1 . 35
reg4 3 5 658 1 . 35
instruction 4 4 876 1 . 39
add 5 61 1297 1 . 40
sub 6 61 1322 1 . 40
and_i 7 61 1347 1 . 40
or_i 8 61 1372 1 . 40
xor_i 9 61 1397 1 . 40
addi 10 61 1422 1 . 40
subi 11 61 1448 1 . 40
ldl 12 61 1474 1 . 40
ldh 13 61 1500 1 . 40
ld 14 61 1526 1 . 40
st 15 61 1552 1 . 40
sl0 16 61 1578 1 . 40
sl1 17 61 1604 1 . 40
sr0 18 61 1630 1 . 40
sr1 19 61 1656 1 . 40
notA 20 61 1682 1 . 41
nop 21 61 1708 1 . 41
halt 22 61 1734 1 . 41
ldsp 23 61 1760 1 . 41
rts 24 61 1786 1 . 41
pop 25 61 1812 1 . 41
push 26 61 1838 1 . 41
jumpR 27 61 1864 1 . 41
jump 28 61 1890 1 . 41
jumpD 29 61 1916 1 . 41
jsrr 30 61 1942 1 . 41
jsr 31 61 1968 1 . 41
jsrd 32 61 1994 1 . 41
~std_logic_vector{1~downto~0}~15 33 5 2021 1 . 44
~NATURAL~range~1~downto~0~15 34 5 2243 1 . 44
~std_logic_vector{1~downto~0}~152 35 5 2437 1 . 46
~NATURAL~range~1~downto~0~151 36 5 2659 1 . 46
~std_logic_vector{1~downto~0}~154 37 5 2853 1 . 50
~NATURAL~range~1~downto~0~153 38 5 3075 1 . 50
microinstruction 39 4 3269 1 . 43
register16 40 18 3962 1 . 64
ck 41 29 3992 0 . 65
rst 42 29 4087 0 . 65
ce 43 29 4182 0 . 65
D 44 29 4277 0 . 66
Q 45 29 4356 0 . 67
addAB 46 9 4436 1 . 70 0 0 0 0
A 47 26 4476 0 . 70
B 48 26 4551 0 . 70
Cin 49 26 4629 0 . 70
S 50 26 4720 0 . 71
Cout 51 26 4795 0 . 71
Ov 52 26 4886 0 . 71
is_zero 53 10 4982 1 . 73 0 0 0 0
A 54 26 5081 0 . 73
#SPECIFICATION 
#END
V 000022 54 5155 0 r8
15
1
15
00000032
1
./src/r8.vhd
0
0 0 0 0 0 0
1
1
5
520
5
15 ~ ~ 0 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
0
5
15 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
0
5
15 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
4
0
4
15 ~ ~ 4 2
2
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4628293042053316608
0
0
0
0
1
15 ~ ~ 4 2
1
1
add
0
1
1
sub
1
1
1
and_i
2
1
1
or_i
3
1
1
xor_i
4
1
1
addi
5
1
1
subi
6
1
1
ldl
7
1
1
ldh
8
1
1
ld
9
1
1
st
10
1
1
sl0
11
1
1
sl1
12
1
1
sr0
13
1
1
sr1
14
1
1
notA
15
1
1
nop
16
1
1
halt
17
1
1
ldsp
18
1
1
rts
19
1
1
pop
20
1
1
push
21
1
1
jumpR
22
1
1
jump
23
1
1
jumpD
24
1
1
jsrr
25
1
1
jsr
26
1
1
jsrd
27
0
64512 0
0
1
1
61
0
61
15 ~ ~ 5 0
0
0
1
61
0
61
15 ~ ~ 6 0
0
0
1
61
0
61
15 ~ ~ 7 0
0
0
1
61
0
61
15 ~ ~ 8 0
0
0
1
61
0
61
15 ~ ~ 9 0
0
0
1
61
0
61
15 ~ ~ 10 0
0
0
1
61
0
61
15 ~ ~ 11 0
0
0
1
61
0
61
15 ~ ~ 12 0
0
0
1
61
0
61
15 ~ ~ 13 0
0
0
1
61
0
61
15 ~ ~ 14 0
0
0
1
61
0
61
15 ~ ~ 15 0
0
0
1
61
0
61
15 ~ ~ 16 0
0
0
1
61
0
61
15 ~ ~ 17 0
0
0
1
61
0
61
15 ~ ~ 18 0
0
0
1
61
0
61
15 ~ ~ 19 0
0
0
1
61
0
61
15 ~ ~ 20 0
0
0
1
61
0
61
15 ~ ~ 21 0
0
0
1
61
0
61
15 ~ ~ 22 0
0
0
1
61
0
61
15 ~ ~ 23 0
0
0
1
61
0
61
15 ~ ~ 24 0
0
0
1
61
0
61
15 ~ ~ 25 0
0
0
1
61
0
61
15 ~ ~ 26 0
0
0
1
61
0
61
15 ~ ~ 27 0
0
0
1
61
0
61
15 ~ ~ 28 0
0
0
1
61
0
61
15 ~ ~ 29 0
0
0
1
61
0
61
15 ~ ~ 30 0
0
0
1
61
0
61
15 ~ ~ 31 0
0
0
1
61
0
61
15 ~ ~ 32 0
0
0
0
1
5
512
5
15 ~ ~ 33 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
512
5
15 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
512
5
15 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
4
0
4
15 ~ ~ 39 6
6
6
1
6
0
1
1
mpc
1
1
15 ~ ~ 33 3
1
1
msp
2
1
15 ieee std_logic_1164 4 2
1
1
mad
3
1
15 ~ ~ 35 4
1
1
mreg
4
1
15 ieee std_logic_1164 4 2
1
1
ms2
5
1
15 ieee std_logic_1164 4 2
1
1
ma
6
1
15 ieee std_logic_1164 4 2
1
1
mb
7
1
15 ~ ~ 37 5
1
1
wpc
8
1
15 ieee std_logic_1164 4 2
1
1
wsp
9
1
15 ieee std_logic_1164 4 2
1
1
wir
10
1
15 ieee std_logic_1164 4 2
1
1
wab
11
1
15 ieee std_logic_1164 4 2
1
1
walu
12
1
15 ieee std_logic_1164 4 2
1
1
wreg
13
1
15 ieee std_logic_1164 4 2
1
1
wnz
14
1
15 ieee std_logic_1164 4 2
1
1
wcv
15
1
15 ieee std_logic_1164 4 2
1
1
ce
16
1
15 ieee std_logic_1164 4 2
1
1
rw
17
1
15 ieee std_logic_1164 4 2
1
1
alu
18
1
15 ~ ~ 4 2
0
3072 0
0
0
1
18
0
18
15 ~ ~ 40 0
0
0
5
1
1
29
16384
29
15 ~ ~ 41 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
16384
29
15 ~ ~ 42 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
16384
29
15 ~ ~ 43 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
16384
29
15 ~ ~ 44 0
0
67
0
1
15 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
16384
29
15 ~ ~ 45 0
0
68
0
1
15 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
1
9
0
9
15 ~ ~ 46 0
0
0
0
6
0
0
52
0
1
1
26
0
26
15 ~ ~ 47 0
0
67
0
1
15 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
26
8192
26
15 ~ ~ 48 0
0
67
0
1
15 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
26
0
26
15 ~ ~ 49 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
26
0
26
15 ~ ~ 50 0
0
68
0
1
15 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
26
0
26
15 ~ ~ 51 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
26
8192
26
15 ~ ~ 52 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
10
0
10
15 ~ ~ 53 1
1
0
0
1
0
0
54
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
26
0
26
15 ~ ~ 54 0
0
67
0
1
15 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
V 000051 52 44            1051907640612 register16
0_______
58
register16
0
5
std
.
.
0
0
0
V 000041 11 158 1051907640589 register16
E register16 VHDL
L IEEE;R8;
U ieee.std_logic_1164;r8.r8;
P ck _in std_logic
P rst _in std_logic
P ce _in std_logic
P D _in reg16
P Q _out reg16
X register16
V 000041 11 260 1051907640589 register16
#VLB_VERSION 58
#INFO
register16
E 1051907640589
5
#ACCESS
~
R8
R8 all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ck 0 29 53 1 . 108
rst 1 29 143 1 . 108
ce 2 29 233 1 . 108
D 3 29 323 1 . 109
Q 4 29 398 1 . 110
#SPECIFICATION 
#END
V 000029 54 470 0 register16
12
1
12
00000107
1
./src/r8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000049 52 2263          1051907640662 reg_bank
81______
58
reg_bank
1
11
std
.
.
1
1
5
~INTEGER~range~0~to~15~13
521
5
13 ~ ~ 0 0
140
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4624633867356078080
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
0
0
805371389 0
0
1
4
bank
1
4
13 ~ ~ 1 0
140
0
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4624633867356078080
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ~ r8 1 0
11
3584 0
0
1
3
reg
1
3
13 ~ ~ 2 0
141
8
1
13 ~ ~ 1 0
1
0
0
1
3
wen
1
3
13 ~ ~ 3 1
142
9
1
15 ~ r8 1 0
3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 4 1
143
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 5 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
destB
1
3
13 ~ ~ 6 2
143
10
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 8 0
146
0
1
r1
0
1
1
i
1
0
1
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
1
1
5
~INTEGER~range~0~to~15~135
513
5
13 ~ ~ 9 2
146
2
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4624633867356078080
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 10 0
146
0
0
1
13 ~ ~ 9 2
0
15 STD STANDARD 75 4
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 80 0
148
0
1
rx
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ reg_bank 0 0
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ reg_bank 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
0
1
1
1
0
0
0
0
1
wen
0
0
1
3
13 ~ ~ 3 1
1
0
1
1
142
1
139
0
0
0
0
1
i
0
0
1
1
13 ~ ~ 10 0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
inREG
0
0
1
29
12 ~ reg_bank 5 5
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
1
1
1
0
0
0
0
1
reg
0
0
1
3
13 ~ ~ 2 0
1
0
1
1
142
1
139
0
0
0
0
1
i
0
0
1
1
13 ~ ~ 10 0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
V 000039 11 222 1051907640630 reg_bank
E reg_bank VHDL
L IEEE;R8;
U ieee.std_logic_1164;r8.r8;
P ck _in std_logic
P rst _in std_logic
P wreg _in std_logic
P rs2 _in std_logic
P ir _in reg16
P inREG _in reg16
P source1 _out reg16
P source2 _out reg16
X reg_bank
V 000039 11 365 1051907640630 reg_bank
#VLB_VERSION 58
#INFO
reg_bank
E 1051907640630
8
#ACCESS
~
R8
R8 all .
.
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
ck 0 29 53 1 . 134
rst 1 29 143 1 . 134
wreg 2 29 233 1 . 134
rs2 3 29 323 1 . 134
ir 4 29 413 1 . 135
inREG 5 29 488 1 . 135
source1 6 29 563 1 . 136
source2 7 29 638 1 . 136
#SPECIFICATION 
#END
V 000027 54 710 0 reg_bank
12
1
12
00000133
1
./src/r8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000049 52 6950          1051907640823 datapath
37______
58
datapath
0
28
std
.
.
1
1
18
reg_bank
1
18
13 ~ ~ 0 0
181
0
1
29
ck
16385
29
13 ~ ~ 1 0
182
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
rst
16385
29
13 ~ ~ 2 0
182
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
wreg
16385
29
13 ~ ~ 3 0
182
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
rs2
16385
29
13 ~ ~ 4 0
182
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
183
4
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
inREG
16385
29
13 ~ ~ 6 0
183
5
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
source1
16385
29
13 ~ ~ 7 0
184
6
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
source2
16385
29
13 ~ ~ 8 0
184
7
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
8
1
3
dtreg
1
3
13 ~ ~ 9 0
187
8
1
15 ~ r8 1 0
3
0
0
1
3
dtpc
1
3
13 ~ ~ 10 1
187
9
1
15 ~ r8 1 0
3
0
0
1
3
dtsp
1
3
13 ~ ~ 11 2
187
10
1
15 ~ r8 1 0
3
0
0
1
3
s1
1
3
13 ~ ~ 12 3
187
11
1
15 ~ r8 1 0
3
0
0
1
3
s2
1
3
13 ~ ~ 13 4
187
12
1
15 ~ r8 1 0
3
0
0
1
3
outalu
1
3
13 ~ ~ 14 5
187
13
1
15 ~ r8 1 0
3
0
0
1
3
pc
1
3
13 ~ ~ 15 6
187
14
1
15 ~ r8 1 0
3
0
0
1
3
sp
1
3
13 ~ ~ 16 7
187
15
1
15 ~ r8 1 0
3
0
0
1
3
ir
1
3
13 ~ ~ 17 8
187
16
1
15 ~ r8 1 0
3
0
0
1
3
rA
1
3
13 ~ ~ 18 9
187
17
1
15 ~ r8 1 0
3
0
0
1
3
rB
1
3
13 ~ ~ 19 10
187
18
1
15 ~ r8 1 0
3
0
0
1
3
ralu
1
3
13 ~ ~ 20 11
187
19
1
15 ~ r8 1 0
3
0
0
1
3
opA
1
3
13 ~ ~ 21 12
188
20
1
15 ~ r8 1 0
3
0
0
1
3
opB
1
3
13 ~ ~ 22 13
188
21
1
15 ~ r8 1 0
3
0
0
1
3
addA
1
3
13 ~ ~ 23 14
188
22
1
15 ~ r8 1 0
3
0
0
1
3
addB
1
3
13 ~ ~ 24 15
188
23
1
15 ~ r8 1 0
3
0
0
1
3
add
1
3
13 ~ ~ 25 16
188
24
1
15 ~ r8 1 0
3
0
0
1
3
Cin
1
3
13 ~ ~ 26 17
189
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Cout
1
3
13 ~ ~ 27 18
189
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
overflow
1
3
13 ~ ~ 28 19
189
27
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
7
1
39
39
39
~
1
39
13 ~ ~ 30 0
198
0
1
REGS
1
114
1
reg_bank
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
0
0
0
0
1
ck
0
0
1
29
13 ~ ~ 1 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
13 ~ ~ 2 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
wreg
0
0
1
29
13 ~ ~ 3 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
wreg
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
rs2
0
0
1
29
13 ~ ~ 4 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
ms2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
ir
0
0
1
29
13 ~ ~ 5 0
1
0
1
1
1
1
139
0
0
0
0
1
ir
0
0
1
3
13 ~ ~ 17 8
1
0
0
0
0
11
1
1
0
0
0
0
1
inREG
0
0
1
29
13 ~ ~ 6 0
1
0
1
1
1
1
139
0
0
0
0
1
dtreg
0
0
1
3
13 ~ ~ 9 0
1
0
0
0
0
11
1
1
0
0
0
0
1
source1
0
0
1
29
13 ~ ~ 7 0
1
0
1
1
1
1
139
0
0
0
0
1
s1
0
0
1
3
13 ~ ~ 12 3
1
0
0
0
0
11
1
1
0
0
0
0
1
source2
0
0
1
29
13 ~ ~ 8 0
1
0
1
1
1
1
139
0
0
0
0
1
s2
0
0
1
3
13 ~ ~ 13 4
1
0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 31 0
201
1
1
RPC
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
wpc
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
dtpc
0
0
1
3
13 ~ ~ 10 1
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
0
0
0
1
pc
0
0
1
3
13 ~ ~ 15 6
1
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 32 0
203
2
1
RSP
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
wsp
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
dtsp
0
0
1
3
13 ~ ~ 11 2
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
0
0
0
1
sp
0
0
1
3
13 ~ ~ 16 7
1
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 33 0
205
3
1
RIR
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
wir
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
dataIN
0
0
1
29
12 ~ datapath 5 5
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
0
0
0
1
ir
0
0
1
3
13 ~ ~ 17 8
1
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 34 0
207
4
1
REG_A
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
wab
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
s1
0
0
1
3
13 ~ ~ 12 3
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
0
0
0
1
rA
0
0
1
3
13 ~ ~ 18 9
1
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 35 0
209
5
1
REG_B
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
wab
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
s2
0
0
1
3
13 ~ ~ 13 4
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
0
0
0
1
rB
0
0
1
3
13 ~ ~ 19 10
1
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 36 0
211
6
1
REG_alu
1
114
1
register16
0
1
18
15 ~ r8 40 0
0
0
1
5
11
1
1
0
0
0
0
1
ck
0
0
1
29
15 ~ r8 41 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ datapath 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
15 ~ r8 42 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ datapath 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
15 ~ r8 43 0
1
0
1
1
1
1
139
1
1
1
0
0
0
0
1
uins
0
0
1
29
12 ~ datapath 0 0
1
0
1
1
walu
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
11
1
1
0
0
0
0
1
D
0
0
1
29
15 ~ r8 44 0
1
0
1
1
1
1
139
0
0
0
0
1
outalu
0
0
1
3
13 ~ ~ 14 5
1
0
0
0
0
11
1
1
0
0
0
0
1
Q
0
0
1
29
15 ~ r8 45 0
1
0
1
1
1
1
139
0
0
0
0
1
ralu
0
0
1
3
13 ~ ~ 20 11
1
0
0
0
0
0
0
0
0
V 000039 11 237 1051907640689 datapath
E datapath VHDL
L R8;IEEE;
U r8.r8;ieee.std_logic_1164;
P uins _in microinstruction
P ck _in std_logic
P rst _in std_logic
P instruction _out reg16
P address _out reg16
P dataIN _in reg16
P dataOUT _out reg16
P flag _out reg4
X datapath
V 000039 11 376 1051907640689 datapath
#VLB_VERSION 58
#INFO
datapath
E 1051907640689
8
#ACCESS
~
R8
R8 all .
.
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
uins 0 29 53 1 . 171
ck 1 29 102 1 . 172
rst 2 29 192 1 . 172
instruction 3 29 282 1 . 173
address 4 29 357 1 . 173
dataIN 5 29 432 1 . 174
dataOUT 6 29 507 1 . 175
flag 7 29 582 1 . 176
#SPECIFICATION 
#END
V 000027 54 654 0 datapath
12
1
12
00000170
1
./src/r8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ~ r8 39 6
1
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ~ r8 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 879           1051907640972 control_unit
24______
58
control_unit
0
14
std
.
.
1
1
4
type_state
1
4
13 ~ ~ 0 0
312
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4623507967449235456
0
0
0
0
1
13 ~ ~ 0 0
1
1
Sidle
0
1
1
Sfetch
1
1
1
Srreg
2
1
1
Shalt
3
1
1
Salu
4
1
1
Srts
5
1
1
Spop
6
1
1
Sldsp
7
1
1
Sld
8
1
1
Sst
9
1
1
Swbk
10
1
1
Sjmp
11
1
1
Ssbrt
12
1
1
Spush
13
0
64512 1024
0
1
3
EA
1
3
13 ~ ~ 15 0
315
5
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 16 1
315
6
1
13 ~ ~ 0 0
1
0
0
1
3
fn
1
3
13 ~ ~ 17 2
317
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
fz
1
3
13 ~ ~ 18 3
317
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
fc
1
3
13 ~ ~ 19 4
317
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
fv
1
3
13 ~ ~ 20 5
317
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
inst_la1
1
3
13 ~ ~ 21 6
317
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
inst_la2
1
3
13 ~ ~ 22 7
317
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
i
1
3
13 ~ ~ 23 8
318
13
1
15 ~ r8 4 2
3
0
0
0
0
0
V 000043 11 174 1051907640841 control_unit
E control_unit VHDL
L R8;IEEE;
U r8.r8;ieee.std_logic_1164;
P uins _out microinstruction
P rst _in std_logic
P ck _in std_logic
P flag _in reg4
P ir _in reg16
X control_unit
V 000043 11 294 1051907640841 control_unit
#VLB_VERSION 58
#INFO
control_unit
E 1051907640841
5
#ACCESS
~
R8
R8 all .
.
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
uins 0 29 53 1 . 304
rst 1 29 102 1 . 305
ck 2 29 192 1 . 305
flag 3 29 282 1 . 306
ir 4 29 357 1 . 307
#SPECIFICATION 
#END
V 000031 54 429 0 control_unit
12
1
12
00000303
1
./src/r8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ~ r8 39 6
1
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ~ r8 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 3015          1051907641033 processor
20______
58
processor
0
10
std
.
.
1
1
18
control_unit
1
18
13 ~ ~ 0 0
511
1
1
29
uins
16385
29
13 ~ ~ 1 0
512
0
68
0
1
15 ~ r8 39 6
1
0
1
29
ck
16385
29
13 ~ ~ 2 0
513
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
rst
16385
29
13 ~ ~ 3 0
513
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
flag
16385
29
13 ~ ~ 4 0
514
3
67
0
1
15 ~ r8 3 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
515
4
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
18
datapath
1
18
13 ~ ~ 6 0
518
0
1
29
uins
16385
29
13 ~ ~ 7 0
519
0
67
0
1
15 ~ r8 39 6
1
0
1
29
ck
16385
29
13 ~ ~ 8 0
520
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
rst
16385
29
13 ~ ~ 9 0
520
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
instruction
16385
29
13 ~ ~ 10 0
521
3
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
address
16385
29
13 ~ ~ 11 0
521
4
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
dataIN
16385
29
13 ~ ~ 12 0
522
5
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
dataOUT
16385
29
13 ~ ~ 13 0
523
6
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
flag
16385
29
13 ~ ~ 14 0
524
7
68
0
1
15 ~ r8 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
8
1
3
flag
1
3
13 ~ ~ 15 0
527
7
1
15 ~ r8 3 1
3
0
0
1
3
uins
1
3
13 ~ ~ 16 1
528
8
1
15 ~ r8 39 6
3
0
0
1
3
ir
1
3
13 ~ ~ 17 2
529
9
1
15 ~ r8 1 0
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 18 0
533
0
1
dp
1
114
1
datapath
0
1
18
13 ~ ~ 6 0
0
0
1
8
11
1
1
0
0
0
0
1
uins
0
0
1
29
13 ~ ~ 7 0
1
0
1
1
1
1
139
0
0
0
0
1
uins
0
0
1
3
13 ~ ~ 16 1
1
0
0
0
0
11
1
1
0
0
0
0
1
ck
0
0
1
29
13 ~ ~ 8 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ processor 0 0
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
13 ~ ~ 9 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ processor 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
instruction
0
0
1
29
13 ~ ~ 10 0
1
0
1
1
1
1
139
0
0
0
0
1
ir
0
0
1
3
13 ~ ~ 17 2
1
0
0
0
0
11
1
1
0
0
0
0
1
address
0
0
1
29
13 ~ ~ 11 0
1
0
1
1
1
1
139
0
0
0
0
1
address
0
0
1
29
12 ~ processor 4 4
1
0
0
0
0
11
1
1
0
0
0
0
1
dataIN
0
0
1
29
13 ~ ~ 12 0
1
0
1
1
1
1
139
0
0
0
0
1
dataIN
0
0
1
29
12 ~ processor 2 2
1
0
0
0
0
11
1
1
0
0
0
0
1
dataOUT
0
0
1
29
13 ~ ~ 13 0
1
0
1
1
1
1
139
0
0
0
0
1
dataOUT
0
0
1
29
12 ~ processor 3 3
1
0
0
0
0
11
1
1
0
0
0
0
1
flag
0
0
1
29
13 ~ ~ 14 0
1
0
1
1
1
1
139
0
0
0
0
1
flag
0
0
1
3
13 ~ ~ 15 0
1
0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 19 0
536
1
1
ctrl
1
114
1
control_unit
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
0
0
0
0
1
uins
0
0
1
29
13 ~ ~ 1 0
1
0
1
1
1
1
139
0
0
0
0
1
uins
0
0
1
3
13 ~ ~ 16 1
1
0
0
0
0
11
1
1
0
0
0
0
1
ck
0
0
1
29
13 ~ ~ 2 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
29
12 ~ processor 0 0
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
13 ~ ~ 3 0
1
0
1
1
1
1
139
0
0
0
0
1
rst
0
0
1
29
12 ~ processor 1 1
1
0
0
0
0
11
1
1
0
0
0
0
1
flag
0
0
1
29
13 ~ ~ 4 0
1
0
1
1
1
1
139
0
0
0
0
1
flag
0
0
1
3
13 ~ ~ 15 0
1
0
0
0
0
11
1
1
0
0
0
0
1
ir
0
0
1
29
13 ~ ~ 5 0
1
0
1
1
1
1
139
0
0
0
0
1
ir
0
0
1
3
13 ~ ~ 17 2
1
0
0
0
0
0
1
0
0
V 000040 11 209 1051907640991 processor
E processor VHDL
L IEEE;R8;
U ieee.std_logic_1164;r8.r8;
P ck _in std_logic
P rst _in std_logic
P dataIN _in reg16
P dataOUT _out reg16
P address _out reg16
P ce _out std_logic
P rw _out std_logic
X processor
V 000040 11 317 1051907640991 processor
#VLB_VERSION 58
#INFO
processor
E 1051907640991
7
#ACCESS
~
R8
R8 all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ck 0 29 53 1 . 502
rst 1 29 143 1 . 502
dataIN 2 29 233 1 . 503
dataOUT 3 29 308 1 . 504
address 4 29 383 1 . 505
ce 5 29 458 1 . 506
rw 6 29 548 1 . 506
#SPECIFICATION 
#END
V 000028 54 635 0 processor
12
1
12
00000501
1
./src/r8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000043 52 627           1051907641073 a1
4_______
58
a1
1
6
std
.
.
1
1
1
address_SP
7169
1
13 ~ ~ 0 0
30
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
1023
0
0
0
0
1
5
~INTEGER~range~0~to~address_SP~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4652209618980700160
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
139
0
0
0
0
1
address_SP
0
0
1
1
13 ~ ~ 0 0
1
0
0
0
0
805371389 0
0
1
4
mem1
1
4
13 ~ ~ 2 0
31
0
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4652209618980700160
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
139
0
0
0
0
1
address_SP
0
0
1
1
13 ~ ~ 0 0
1
0
0
0
1
13 ~ ~ 1 0
0
1
15 ~ r8 1 0
11
3584 0
0
1
3
RAM
1
3
13 ~ ~ 3 0
32
5
1
13 ~ ~ 2 0
1
0
0
0
0
0
V 000037 11 166 1051907641060 memram
E memRAM VHDL
L IEEE;R8;
U ieee.std_logic_1164;r8.r8;
P ce_n _in std_logic
P we_n _in std_logic
P oe_n _in std_logic
P address _in reg16
P data _inout reg16
X memRAM
V 000037 11 291 1051907641060 memram
#VLB_VERSION 58
#INFO
memRAM
E 1051907641060
5
#ACCESS
~
R8
r8 all .
.
std
.
ieee
std_logic_1164 all .
std_logic_unsigned all .
.
#OBJECTS
ce_n 0 29 56 1 . 23
we_n 1 29 146 1 . 23
oe_n 2 29 236 1 . 23
address 3 29 326 1 . 24
data 4 29 401 1 . 25
#SPECIFICATION 
#END
V 000025 54 473 0 memram
12
1
12
00000022
1
./src/r8_tb.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000056 52 3690          1051907641153 TB_ARCHITECTURE
32______
58
TB_ARCHITECTURE
3
15
std
.
.
1
1
18
processor
1
18
13 ~ ~ 0 0
64
0
1
29
ck
16385
29
13 ~ ~ 1 0
65
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
rst
16385
29
13 ~ ~ 2 0
65
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
dataIN
16385
29
13 ~ ~ 3 0
66
2
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
dataOUT
16385
29
13 ~ ~ 4 0
67
3
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
address
16385
29
13 ~ ~ 5 0
68
4
68
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
ce
16385
29
13 ~ ~ 6 0
69
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
rw
16385
29
13 ~ ~ 7 0
69
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
7
1
18
memRAM
1
18
13 ~ ~ 8 0
73
1
1
29
ce_n
16385
29
13 ~ ~ 9 0
74
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
we_n
16385
29
13 ~ ~ 10 0
74
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
oe_n
16385
29
13 ~ ~ 11 0
74
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 12 0
75
3
67
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
1
29
data
16385
29
13 ~ ~ 13 0
76
4
69
0
1
15 ~ r8 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
go
1
3
13 ~ ~ 14 0
79
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 15 1
79
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 16 2
79
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ck
1
3
13 ~ ~ 17 3
79
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rst
1
3
13 ~ ~ 18 4
79
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rstR8
1
3
13 ~ ~ 19 5
79
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce_n
1
3
13 ~ ~ 20 6
79
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
we_n
1
3
13 ~ ~ 21 7
79
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
oe_n
1
3
13 ~ ~ 22 8
79
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
dataR8
1
3
13 ~ ~ 23 9
80
9
1
15 ~ r8 1 0
3
0
0
1
3
data
1
3
13 ~ ~ 24 10
80
10
1
15 ~ r8 1 0
3
0
0
1
3
ad
1
3
13 ~ ~ 25 11
80
11
1
15 ~ r8 1 0
3
0
0
1
3
adR8
1
3
13 ~ ~ 26 12
80
12
1
15 ~ r8 1 0
3
0
0
1
3
address
1
3
13 ~ ~ 27 13
80
13
1
15 ~ r8 1 0
3
0
0
1
3
ins
1
3
13 ~ ~ 28 14
80
14
1
15 ~ r8 1 0
3
0
0
1
8
ARQ
1
8
13 ~ ~ 29 0
82
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"vectaddr8.txt"
0
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 30 0
86
0
1
UUT
1
114
1
processor
0
1
18
13 ~ ~ 0 0
0
0
1
7
11
1
1
0
0
0
0
1
ck
0
0
1
29
13 ~ ~ 1 0
1
0
1
1
1
1
139
0
0
0
0
1
ck
0
0
1
3
13 ~ ~ 17 3
1
0
0
0
0
11
1
1
0
0
0
0
1
rst
0
0
1
29
13 ~ ~ 2 0
1
0
1
1
1
1
139
0
0
0
0
1
rstR8
0
0
1
3
13 ~ ~ 19 5
1
0
0
0
0
11
1
1
0
0
0
0
1
dataIN
0
0
1
29
13 ~ ~ 3 0
1
0
1
1
1
1
139
0
0
0
0
1
data
0
0
1
3
13 ~ ~ 24 10
1
0
0
0
0
11
1
1
0
0
0
0
1
dataOUT
0
0
1
29
13 ~ ~ 4 0
1
0
1
1
1
1
139
0
0
0
0
1
dataR8
0
0
1
3
13 ~ ~ 23 9
1
0
0
0
0
11
1
1
0
0
0
0
1
address
0
0
1
29
13 ~ ~ 5 0
1
0
1
1
1
1
139
0
0
0
0
1
adR8
0
0
1
3
13 ~ ~ 26 12
1
0
0
0
0
11
1
1
0
0
0
0
1
ce
0
0
1
29
13 ~ ~ 6 0
1
0
1
1
1
1
139
0
0
0
0
1
ce
0
0
1
3
13 ~ ~ 16 2
1
0
0
0
0
11
1
1
0
0
0
0
1
rw
0
0
1
29
13 ~ ~ 7 0
1
0
1
1
1
1
139
0
0
0
0
1
rw
0
0
1
3
13 ~ ~ 15 1
1
0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 31 0
89
1
1
R1
1
114
1
memRAM
0
1
18
13 ~ ~ 8 0
0
0
1
5
11
1
1
0
0
0
0
1
ce_n
0
0
1
29
13 ~ ~ 9 0
1
0
1
1
1
1
139
0
0
0
0
1
ce_n
0
0
1
3
13 ~ ~ 20 6
1
0
0
0
0
11
1
1
0
0
0
0
1
we_n
0
0
1
29
13 ~ ~ 10 0
1
0
1
1
1
1
139
0
0
0
0
1
we_n
0
0
1
3
13 ~ ~ 21 7
1
0
0
0
0
11
1
1
0
0
0
0
1
oe_n
0
0
1
29
13 ~ ~ 11 0
1
0
1
1
1
1
139
0
0
0
0
1
oe_n
0
0
1
3
13 ~ ~ 22 8
1
0
0
0
0
11
1
1
0
0
0
0
1
data
0
0
1
29
13 ~ ~ 13 0
1
0
1
1
1
1
139
0
0
0
0
1
data
0
0
1
3
13 ~ ~ 24 10
1
0
0
0
0
11
1
1
0
0
0
0
1
address
0
0
1
29
13 ~ ~ 12 0
1
0
1
1
1
1
139
0
0
0
0
1
ad
0
0
1
3
13 ~ ~ 25 11
1
0
0
0
0
0
1
0
0
V 000035 11 21 1051907641091 r8_tb
E R8_tb VHDL
X R8_tb
V 000036 11 215 1051907641091 r8_tb
#VLB_VERSION 58
#INFO
R8_tb
E 1051907641091
0
#ACCESS
~
R8
r8 all .
.
std
textio all .
.
ieee
std_logic_unsigned all .
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000023 54 51 0 r8_tb
12
1
12
00000059
1
./src/r8_tb.vhd
0
0 0 0 0 0 0
0
