<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Intel HEXL for FPGA: fpga.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Intel HEXL for FPGA
   </div>
   <div id="projectbrief">Intel Homomorphic Encryption FPGA Acceleration Library, accelerating the modular arithmetic operations used in homomorphic encryption.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4f7e4242e27b8c8b476722507617a881.html">host</a></li><li class="navelem"><a class="el" href="dir_bab9fa6c07eb83f866f645b068297812.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fpga.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fpga_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright (C) 2020-2021 Intel Corporation</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#ifndef __FPGA_H__</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __FPGA_H__</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;atomic&gt;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;condition_variable&gt;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;deque&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;future&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;mutex&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;thread&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;CL/opencl.h&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">namespace </span>intel {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span>hexl {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span>fpga {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="namespaceintel_1_1hexl_1_1fpga.html#abec5370ea5966ed3c9aee7817e805337">   23</a></span>&#160;__extension__ <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> __int128 <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#abec5370ea5966ed3c9aee7817e805337">fpga_uint128_t</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html">   30</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#af853b928372ebd6d6f7e5f2d7aa8bba7">   31</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#af853b928372ebd6d6f7e5f2d7aa8bba7">modulus</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#aeb4594d54e3df5373014386e6addbaa4">   32</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#aeb4594d54e3df5373014386e6addbaa4">len</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#ac767dd0d3287329d896e6de911c1f4af">   33</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#ac767dd0d3287329d896e6de911c1f4af">barr_lo</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;} <a class="code" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html">moduli_info_t</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object.html">   44</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a> {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html#afa220dffb807566bebbfa2e0349cedf9">Object</a>();</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html#a53dd49a3d2fe50a55d91eda3f139e04f">~Object</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object.html#a8d6495f3b68194f0c38927d76e9c652c">   49</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html#a8d6495f3b68194f0c38927d76e9c652c">ready_</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object.html#ade9313d87b44bc1bfeccca2f5829ceae">   50</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html#ade9313d87b44bc1bfeccca2f5829ceae">id_</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object.html#a0da02feafb293ff8cea005f6312bd638">   51</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html#a0da02feafb293ff8cea005f6312bd638">g_wid_</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;};</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html">   64</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html">Object_NTT</a> : <span class="keyword">public</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a> {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a0e477200da8200247454023763e37cf4">Object_NTT</a>(uint64_t* coeff_poly,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                        <span class="keyword">const</span> uint64_t* root_of_unity_powers,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                        <span class="keyword">const</span> uint64_t* precon_root_of_unity_powers,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                        uint64_t coeff_modulus, uint64_t n);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a456d2d8f4eac2f2f5360ce83b4bed98d">   70</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a456d2d8f4eac2f2f5360ce83b4bed98d">coeff_poly_</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a02ad1422d0256bfe1cee773d45faca5f">   71</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a02ad1422d0256bfe1cee773d45faca5f">root_of_unity_powers_</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#ac7d181c6f3d75a62f42e3115541450a2">   72</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#ac7d181c6f3d75a62f42e3115541450a2">precon_root_of_unity_powers_</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a534bfc6c711a0dd767d511087a86666d">   73</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a534bfc6c711a0dd767d511087a86666d">coeff_modulus_</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a680eca9bf78e81f26426cf0dc9b52f5e">   74</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a680eca9bf78e81f26426cf0dc9b52f5e">n_</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html">   91</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html">Object_INTT</a> : <span class="keyword">public</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a6adb4aade14db1ab41a49f21b7915527">Object_INTT</a>(uint64_t* coeff_poly,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                         <span class="keyword">const</span> uint64_t* inv_root_of_unity_powers,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                         <span class="keyword">const</span> uint64_t* precon_inv_root_of_unity_powers,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                         uint64_t coeff_modulus, uint64_t inv_n,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                         uint64_t inv_n_w, uint64_t n);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4193d2648e27da868ba8790083a6b749">   98</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4193d2648e27da868ba8790083a6b749">coeff_poly_</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4821a007e352a4f2f5eff215476f2d5f">   99</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4821a007e352a4f2f5eff215476f2d5f">inv_root_of_unity_powers_</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a916b6af204fa6a6236b3d7a332bb9999">  100</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a916b6af204fa6a6236b3d7a332bb9999">precon_inv_root_of_unity_powers_</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a32f41552e25ee8102e9844040a3dbce5">  101</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a32f41552e25ee8102e9844040a3dbce5">coeff_modulus_</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a3b21373f1684a50b92b48938b3705fd8">  102</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a3b21373f1684a50b92b48938b3705fd8">inv_n_</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a09781e11982cbac5a01a16610f725f79">  103</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a09781e11982cbac5a01a16610f725f79">inv_n_w_</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a3e0c80ff67c84bbae44082bca8a6a1f5">  104</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a3e0c80ff67c84bbae44082bca8a6a1f5">n_</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;};</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html">  116</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html">Object_DyadicMultiply</a> : <span class="keyword">public</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a> {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#ae5dfbf4542c84cf45cefbbca727d4409">Object_DyadicMultiply</a>(uint64_t* results, <span class="keyword">const</span> uint64_t* operand1,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                   <span class="keyword">const</span> uint64_t* operand2, uint64_t n,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                   <span class="keyword">const</span> uint64_t* moduli, uint64_t n_moduli);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a89aa54444543557280ff1ebcd250a605">  121</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a89aa54444543557280ff1ebcd250a605">results_</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#af4fecd5061fed1e44ff810d214d9bd73">  122</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#af4fecd5061fed1e44ff810d214d9bd73">operand1_</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a6593688f27a8830c1bb8ce0918db40cd">  123</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a6593688f27a8830c1bb8ce0918db40cd">operand2_</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a836ee7996c0ab56d069fce808e9a58e4">  124</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a836ee7996c0ab56d069fce808e9a58e4">n_</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a9cf828fe97ff3a03e38597bb9ed8ecf5">  125</a></span>&#160;    <span class="keyword">const</span> uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a9cf828fe97ff3a03e38597bb9ed8ecf5">moduli_</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#ac3d5d1a291f486d9ca341f2f88ed772e">  126</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#ac3d5d1a291f486d9ca341f2f88ed772e">n_moduli_</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;};</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">  155</a></span>&#160;<span class="keyword">class </span><a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">Buffer</a> {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#ad6b70e490557e9c8035810efdb5fb770">  157</a></span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#ad6b70e490557e9c8035810efdb5fb770">Buffer</a>(uint64_t capacity, uint64_t n_batch_dyadic_multiply,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;           uint64_t n_batch_ntt, uint64_t n_batch_intt)</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        : capacity_(capacity),</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;          n_batch_dyadic_multiply_(n_batch_dyadic_multiply),</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          n_batch_ntt_(n_batch_ntt),</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;          n_batch_intt_(n_batch_intt),</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;          total_worksize_DyadicMultiply_(1),</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;          num_DyadicMultiply_(0),</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;          total_worksize_NTT_(1),</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          num_NTT_(0),</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;          total_worksize_INTT_(1),</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;          num_INTT_(0) {}</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a6644861e903def2ff1aef60c94f4a8f6">push</a>(<a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a>* obj);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a>* <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#abf9ee3bd20574de86aae2dc8af3913be">front</a>();</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    std::vector&lt;Object*&gt; <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#ac60152c34dc6d5ac1275db07293fc7dc">pop</a>();</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint64_t <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a03dbef5789ed9c28bd1b63b35164ab41">size</a>();</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a346da8900c5d0f689de15c754ff22095">  176</a></span>&#160;    uint64_t <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a346da8900c5d0f689de15c754ff22095">get_worksize_DyadicMultiply</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keywordflow">return</span> total_worksize_DyadicMultiply_;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a7814dc29476fa0be598a8f2f99043024">  179</a></span>&#160;    uint64_t <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a7814dc29476fa0be598a8f2f99043024">get_worksize_NTT</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> total_worksize_NTT_; }</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a7147f2da3c6cbeeaf13f70d725622a87">  180</a></span>&#160;    uint64_t <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a7147f2da3c6cbeeaf13f70d725622a87">get_worksize_INTT</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> total_worksize_INTT_; }</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a3ed2fb00d1e5eb733162588d30a395df">  182</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a3ed2fb00d1e5eb733162588d30a395df">set_worksize_DyadicMultiply</a>(uint64_t ws) {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        total_worksize_DyadicMultiply_ = ws;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        num_DyadicMultiply_ = total_worksize_DyadicMultiply_;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#aa6c582210106d0e189630dbd47a2b613">  186</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#aa6c582210106d0e189630dbd47a2b613">set_worksize_NTT</a>(uint64_t ws) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        total_worksize_NTT_ = ws;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        num_NTT_ = total_worksize_NTT_;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#aa9d41687d0a35d75bb12b96373a3ddf4">  190</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#aa9d41687d0a35d75bb12b96373a3ddf4">set_worksize_INTT</a>(uint64_t ws) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        total_worksize_INTT_ = ws;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        num_INTT_ = total_worksize_INTT_;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    uint64_t get_worksize_int_DyadicMultiply()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">return</span> ((num_DyadicMultiply_ &gt; n_batch_dyadic_multiply_)</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                    ? n_batch_dyadic_multiply_</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                    : num_DyadicMultiply_);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    uint64_t get_worksize_int_NTT()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">return</span> ((num_NTT_ &gt; n_batch_ntt_) ? n_batch_ntt_ : num_NTT_);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    uint64_t get_worksize_int_INTT()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="keywordflow">return</span> ((num_INTT_ &gt; n_batch_intt_) ? n_batch_intt_ : num_INTT_);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordtype">void</span> update_work_size(uint64_t ws) { num_DyadicMultiply_ -= ws; }</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordtype">void</span> update_DyadicMultiply_work_size(uint64_t ws) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        num_DyadicMultiply_ -= ws;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordtype">void</span> update_NTT_work_size(uint64_t ws) { num_NTT_ -= ws; }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordtype">void</span> update_INTT_work_size(uint64_t ws) { num_INTT_ -= ws; }</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    std::mutex mu_;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    std::mutex mu_size_;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    std::condition_variable cond_;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    std::deque&lt;Object*&gt; buffer_;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keyword">const</span> uint64_t capacity_;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">const</span> uint64_t n_batch_dyadic_multiply_;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">const</span> uint64_t n_batch_ntt_;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keyword">const</span> uint64_t n_batch_intt_;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    uint64_t total_worksize_DyadicMultiply_;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    uint64_t num_DyadicMultiply_;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    uint64_t total_worksize_NTT_;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    uint64_t num_NTT_;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    uint64_t total_worksize_INTT_;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    uint64_t num_INTT_;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;};</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">  250</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">FPGAObject</a> {</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a1b07c859e7c9205ac12cdb7cd0ba61f7">FPGAObject</a>(<span class="keyword">const</span> cl_context&amp; context, uint64_t n_batch);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#adecdea2bd81579b973e9292045c8d400">~FPGAObject</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#abd665113bfb3b0e7a33e09078f01ae43">fill_in_data</a>(<span class="keyword">const</span> std::vector&lt;Object*&gt;&amp; objs) = 0;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a954c4c75077a7c406f6c81517ea7bb04">fill_out_data</a>(uint64_t* results) = 0;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a0131d230161e662b63af86099177beb7">recycle</a>();</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a87af81d73a95ab1c31c8cd9ebf4b1bba">  258</a></span>&#160;    <span class="keyword">const</span> cl_context&amp; <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a87af81d73a95ab1c31c8cd9ebf4b1bba">context_</a>;</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a246901212706cfac8299f3b47419f33f">  259</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a246901212706cfac8299f3b47419f33f">tag_</a>;</div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a350704607558ab455334aebe055fc2d4">  260</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a350704607558ab455334aebe055fc2d4">n_batch_</a>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a51ecca2b08e9e9d67036d8419acca68b">  262</a></span>&#160;    std::vector&lt;Object*&gt; <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a51ecca2b08e9e9d67036d8419acca68b">in_objs_</a>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a99733056751a8574c4573210bb03d5a3">  264</a></span>&#160;    <span class="keyword">static</span> std::atomic&lt;int&gt; <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a99733056751a8574c4573210bb03d5a3">g_tag_</a>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;};</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html">  282</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html">FPGAObject_NTT</a> : <span class="keyword">public</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">FPGAObject</a> {</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a0ea057e0cc2e3a1b13917ac8f1bd1af3">FPGAObject_NTT</a>(<span class="keyword">const</span> cl_context&amp; context, uint64_t coeff_count,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                            uint64_t batch_size);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#abae77f82236fa240111b32bd1b665a21">~FPGAObject_NTT</a>();</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a3aa5e6c85ae154bcf98ba99205feda16">fill_in_data</a>(<span class="keyword">const</span> std::vector&lt;Object*&gt;&amp; objs) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a4f31676fdaf820560f625d2f468da397">fill_out_data</a>(uint64_t* coeff_poly) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a899dea2730faece216ae48d60bb14b07">  289</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a899dea2730faece216ae48d60bb14b07">coeff_poly_in_svm_</a>;</div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a1263c41528af5e32878a535d5422b33d">  290</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a1263c41528af5e32878a535d5422b33d">root_of_unity_powers_in_svm_</a>;</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a7ac4c0e1180cf9b29998f1e2ae1c074c">  291</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a7ac4c0e1180cf9b29998f1e2ae1c074c">precon_root_of_unity_powers_in_svm_</a>;</div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aef6ec35bf5733224ffd5d1be64de4ab1">  292</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aef6ec35bf5733224ffd5d1be64de4ab1">coeff_modulus_in_svm_</a>;</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aa7b2933a6ad042a0ec97aa5b7eff3c5e">  293</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aa7b2933a6ad042a0ec97aa5b7eff3c5e">n_</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;};</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html">  313</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html">FPGAObject_INTT</a> : <span class="keyword">public</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">FPGAObject</a> {</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a153585cd172743a16e84efd8659aa66c">FPGAObject_INTT</a>(<span class="keyword">const</span> cl_context&amp; context, uint64_t coeff_count,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                             uint64_t batch_size);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a7cedf64bc8c7af8f1a77dd68e9dd2037">~FPGAObject_INTT</a>();</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a3af9d73a583150a06fee9288a7938e31">fill_in_data</a>(<span class="keyword">const</span> std::vector&lt;Object*&gt;&amp; objs) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a18c10384468f7e39f15b2059fe59d5db">fill_out_data</a>(uint64_t* coeff_poly) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a5da6fc4cb5bebebb021c6cc2b94bbd7a">  320</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a5da6fc4cb5bebebb021c6cc2b94bbd7a">coeff_poly_in_svm_</a>;</div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#ab85ed19766b48f1cd854a07786b59f8f">  321</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#ab85ed19766b48f1cd854a07786b59f8f">inv_root_of_unity_powers_in_svm_</a>;</div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a9a18cf43978c3d56bad1e3494e25859a">  322</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a9a18cf43978c3d56bad1e3494e25859a">precon_inv_root_of_unity_powers_in_svm_</a>;</div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a7a893fbe1ec584f7fb59e49dfce3d45e">  323</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a7a893fbe1ec584f7fb59e49dfce3d45e">coeff_modulus_in_svm_</a>;</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#af7b22e09b44bad334bbf2597619b74fd">  324</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#af7b22e09b44bad334bbf2597619b74fd">inv_n_in_svm_</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a4d7e4702797bb9e28dd27436e8d981e6">  325</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a4d7e4702797bb9e28dd27436e8d981e6">inv_n_w_in_svm_</a>;</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a79d41547e934454b4c4719d2a0d1fd4f">  326</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a79d41547e934454b4c4719d2a0d1fd4f">n_</a>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;};</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html">  346</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html">FPGAObject_DyadicMultiply</a> : <span class="keyword">public</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">FPGAObject</a> {</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a2246da0a69a18053fe76d8d5b07a3b14">FPGAObject_DyadicMultiply</a>(<span class="keyword">const</span> cl_context&amp; context,</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                       uint64_t coeff_size,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                       uint32_t modulus_size,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                       uint64_t batch_size);</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#adba71553a77b8e2dea74e6c33fde39f5">~FPGAObject_DyadicMultiply</a>();</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#aa4f825403efabeffbf3c9eee6cf0ecb1">fill_in_data</a>(<span class="keyword">const</span> std::vector&lt;Object*&gt;&amp; objs) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a2a95c53a7a8bcca57da535a5ad6e7692">fill_out_data</a>(uint64_t* results) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a0b6fe933fcb78eefa5296400044bfb72">  355</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a0b6fe933fcb78eefa5296400044bfb72">operand1_in_svm_</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a9ea681f4c0135059114239ee3159fe7c">  356</a></span>&#160;    uint64_t* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a9ea681f4c0135059114239ee3159fe7c">operand2_in_svm_</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a4e248c4090cb01ca4f4a4a927f3a5ee0">  357</a></span>&#160;    <a class="code" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html">moduli_info_t</a>* <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a4e248c4090cb01ca4f4a4a927f3a5ee0">moduli_info_</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#addc32ca18fbc7359effd95d67a50c561">  358</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#addc32ca18fbc7359effd95d67a50c561">n_</a>;</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a1050f5eda0ca0d101a44ba609a1cfed7">  359</a></span>&#160;    uint64_t <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a1050f5eda0ca0d101a44ba609a1cfed7">n_moduli_</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a1a0d9e75b852a481bc7c6676854b3bcc">  360</a></span>&#160;    cl_mem <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a1a0d9e75b852a481bc7c6676854b3bcc">operands_in_ddr_</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a5e4758ba8ce2f59c59c214783b85c9c4">  361</a></span>&#160;    cl_mem <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a5e4758ba8ce2f59c59c214783b85c9c4">results_out_ddr_</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;};</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464">  367</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> { <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464">NONE</a> = 0, <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164">EMU</a>, <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975">FPGA</a> } <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbc">DEV_TYPE</a>;</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1Device.html">  385</a></span>&#160;<span class="keyword">class </span><a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html">Device</a> {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#a444b8a5c92f908f0e61cb5c3513e36a9">Device</a>(<span class="keyword">const</span> cl_device_id&amp; device, <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">Buffer</a>&amp; buffer,</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;           std::shared_future&lt;bool&gt; exit_signal, uint64_t coeff_size,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;           uint32_t modulus_size, uint64_t batch_size_dyadic_multiply,</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;           uint64_t batch_size_ntt, uint64_t batch_size_intt, uint32_t debug);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#ad7adf350f85c3d0b66607424d3281d5f">~Device</a>();</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#a91c2dde32f856517ba1f90e6191d2850">run</a>();</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keyword">enum</span> { CREDIT = 8 };</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keyword">enum class</span> kernel_t { <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87ba94c122cc10319d992712e96232a03f74">INTEGRATED</a>, <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87baf1662e45a778e27ff6afab122707fe50">DYADIC_MULTIPLY</a>, <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87bae87c409c7bdebbc2084ef9f37e8de9ae">NTT</a>, <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87ba766fa95963449b904a3269953efd6a35">INTT</a> };</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordtype">void</span> process_blocking_api();</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordtype">bool</span> process_input(<span class="keywordtype">int</span> index);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordtype">bool</span> process_output();</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordtype">bool</span> process_output_dyadic_multiply();</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordtype">bool</span> process_output_NTT();</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordtype">bool</span> process_output_INTT();</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordtype">void</span> enqueue_input_data(<a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">FPGAObject</a>* fpga_obj);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordtype">void</span> enqueue_input_data_dyadic_multiply(</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html">FPGAObject_DyadicMultiply</a>* fpga_obj);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordtype">void</span> enqueue_input_data_NTT(<a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html">FPGAObject_NTT</a>* fpga_obj);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordtype">void</span> enqueue_input_data_INTT(<a class="code" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html">FPGAObject_INTT</a>* fpga_obj);</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordtype">int</span> device_id() { <span class="keywordflow">return</span> id_; }</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    kernel_t get_kernel_type();</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    std::string get_bitstream_name();</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keyword">const</span> cl_device_id&amp; device_;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">Buffer</a>&amp; buffer_;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> credit_;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    std::shared_future&lt;bool&gt; future_exit_;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordtype">int</span> id_;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">int</span> device_id_;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    kernel_t kernel_type_;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    std::vector&lt;FPGAObject*&gt; fpgaObjects_;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    cl_context context_;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    cl_program program_;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="comment">// DYADIC_MULTIPLY section</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    cl_command_queue dyadic_multiply_input_queue_;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    cl_command_queue dyadic_multiply_output_queue_;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    cl_kernel dyadic_multiply_input_fifo_kernel_;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    cl_kernel dyadic_multiply_output_fifo_nb_kernel_;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    uint64_t* dyadic_multiply_results_out_svm_;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordtype">int</span>* dyadic_multiply_tag_out_svm_;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordtype">int</span>* dyadic_multiply_results_out_valid_svm_;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// NTT section</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    cl_command_queue ntt_load_queue_;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    cl_command_queue ntt_store_queue_;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    cl_kernel ntt_load_kernel_;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    cl_kernel ntt_store_kernel_;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    uint64_t* NTT_coeff_poly_svm_;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="comment">// INTT section</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    cl_command_queue intt_INTT_queue_;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    cl_command_queue intt_load_queue_;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    cl_command_queue intt_store_queue_;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    cl_kernel intt_INTT_kernel_;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    cl_kernel intt_load_kernel_;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    cl_kernel intt_store_kernel_;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    uint64_t* INTT_coeff_poly_svm_;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    uint32_t debug_;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::unordered_map&lt;std::string, kernel_t&gt; kernels;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;};</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">  480</a></span>&#160;<span class="keyword">class </span><a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">DevicePool</a> {</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html#a3561da094204c47678f022a2d5ac26ab">DevicePool</a>(<span class="keywordtype">int</span> choice, <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">Buffer</a>&amp; buffer, std::future&lt;bool&gt;&amp; exit_signal,</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;               uint64_t coeff_size, uint32_t modulus_size,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;               uint64_t batch_size_dyadic_multiply, uint64_t batch_size_ntt,</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;               uint64_t batch_size_intt, uint32_t debug);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html#af8404b1e8d112a2bd8c89e980dd69354">~DevicePool</a>();</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html#a3561da094204c47678f022a2d5ac26ab">DevicePool</a>(<span class="keyword">const</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">DevicePool</a>&amp; d) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">DevicePool</a>&amp; operator=(<span class="keyword">const</span> <a class="code" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">DevicePool</a>&amp; d) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    cl_platform_id platform_;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    cl_uint device_count_;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    cl_device_id* cl_devices_;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classintel_1_1hexl_1_1fpga_1_1Device.html">Device</a>** devices_;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    std::shared_future&lt;bool&gt; future_exit_;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    std::vector&lt;std::thread&gt; runners_;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;};</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#aa7d5b6c103f848f3b642938edf97ae22">attach_fpga_pooling</a>();</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceintel_1_1hexl_1_1fpga.html#a768c1508c039dd1e8664cfec3a7bb159">detach_fpga_pooling</a>();</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}  <span class="comment">// namespace fpga</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;}  <span class="comment">// namespace hexl</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}  <span class="comment">// namespace intel</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_ac3d5d1a291f486d9ca341f2f88ed772e"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#ac3d5d1a291f486d9ca341f2f88ed772e">intel::hexl::fpga::Object_DyadicMultiply::n_moduli_</a></div><div class="ttdeci">uint64_t n_moduli_</div><div class="ttdef"><b>Definition:</b> fpga.h:126</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_addc32ca18fbc7359effd95d67a50c561"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#addc32ca18fbc7359effd95d67a50c561">intel::hexl::fpga::FPGAObject_DyadicMultiply::n_</a></div><div class="ttdeci">uint64_t n_</div><div class="ttdef"><b>Definition:</b> fpga.h:358</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_html_ac767dd0d3287329d896e6de911c1f4af"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#ac767dd0d3287329d896e6de911c1f4af">intel::hexl::fpga::moduli_info_t::barr_lo</a></div><div class="ttdeci">uint64_t barr_lo</div><div class="ttdef"><b>Definition:</b> fpga.h:33</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_ad7adf350f85c3d0b66607424d3281d5f"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#ad7adf350f85c3d0b66607424d3281d5f">intel::hexl::fpga::Device::~Device</a></div><div class="ttdeci">~Device()</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464">intel::hexl::fpga::NONE</a></div><div class="ttdef"><b>Definition:</b> fpga.h:367</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_a836ee7996c0ab56d069fce808e9a58e4"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a836ee7996c0ab56d069fce808e9a58e4">intel::hexl::fpga::Object_DyadicMultiply::n_</a></div><div class="ttdeci">uint64_t n_</div><div class="ttdef"><b>Definition:</b> fpga.h:124</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a0131d230161e662b63af86099177beb7"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a0131d230161e662b63af86099177beb7">intel::hexl::fpga::FPGAObject::recycle</a></div><div class="ttdeci">void recycle()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_adecdea2bd81579b973e9292045c8d400"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#adecdea2bd81579b973e9292045c8d400">intel::hexl::fpga::FPGAObject::~FPGAObject</a></div><div class="ttdeci">virtual ~FPGAObject()=default</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html">intel::hexl::fpga::FPGAObject_NTT</a></div><div class="ttdoc">Struct FPGAObject_NTT stores the NTT blob of objects to be transfered to the FPGA. </div><div class="ttdef"><b>Definition:</b> fpga.h:282</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_a03dbef5789ed9c28bd1b63b35164ab41"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a03dbef5789ed9c28bd1b63b35164ab41">intel::hexl::fpga::Buffer::size</a></div><div class="ttdeci">uint64_t size()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_html_aeb4594d54e3df5373014386e6addbaa4"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#aeb4594d54e3df5373014386e6addbaa4">intel::hexl::fpga::moduli_info_t::len</a></div><div class="ttdeci">uint64_t len</div><div class="ttdef"><b>Definition:</b> fpga.h:32</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a4821a007e352a4f2f5eff215476f2d5f"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4821a007e352a4f2f5eff215476f2d5f">intel::hexl::fpga::Object_INTT::inv_root_of_unity_powers_</a></div><div class="ttdeci">const uint64_t * inv_root_of_unity_powers_</div><div class="ttdef"><b>Definition:</b> fpga.h:99</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164">intel::hexl::fpga::EMU</a></div><div class="ttdef"><b>Definition:</b> fpga.h:367</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_ae5dfbf4542c84cf45cefbbca727d4409"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#ae5dfbf4542c84cf45cefbbca727d4409">intel::hexl::fpga::Object_DyadicMultiply::Object_DyadicMultiply</a></div><div class="ttdeci">Object_DyadicMultiply(uint64_t *results, const uint64_t *operand1, const uint64_t *operand2, uint64_t n, const uint64_t *moduli, uint64_t n_moduli)</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">intel::hexl::fpga::FPGAObject</a></div><div class="ttdoc">Parent Struct FPGAObject stores the blob of objects to be transfered to the FPGA. ...</div><div class="ttdef"><b>Definition:</b> fpga.h:250</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a1050f5eda0ca0d101a44ba609a1cfed7"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a1050f5eda0ca0d101a44ba609a1cfed7">intel::hexl::fpga::FPGAObject_DyadicMultiply::n_moduli_</a></div><div class="ttdeci">uint64_t n_moduli_</div><div class="ttdef"><b>Definition:</b> fpga.h:359</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_aef6ec35bf5733224ffd5d1be64de4ab1"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aef6ec35bf5733224ffd5d1be64de4ab1">intel::hexl::fpga::FPGAObject_NTT::coeff_modulus_in_svm_</a></div><div class="ttdeci">uint64_t * coeff_modulus_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:292</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_af4fecd5061fed1e44ff810d214d9bd73"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#af4fecd5061fed1e44ff810d214d9bd73">intel::hexl::fpga::Object_DyadicMultiply::operand1_</a></div><div class="ttdeci">const uint64_t * operand1_</div><div class="ttdef"><b>Definition:</b> fpga.h:122</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html">intel::hexl::fpga::Object_DyadicMultiply</a></div><div class="ttdoc">struct Object_DyadicMultiply Stores the parameters for the multiplication </div><div class="ttdef"><b>Definition:</b> fpga.h:116</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html">intel::hexl::fpga::Device</a></div><div class="ttdoc">Class Device. </div><div class="ttdef"><b>Definition:</b> fpga.h:385</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a153585cd172743a16e84efd8659aa66c"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a153585cd172743a16e84efd8659aa66c">intel::hexl::fpga::FPGAObject_INTT::FPGAObject_INTT</a></div><div class="ttdeci">FPGAObject_INTT(const cl_context &amp;context, uint64_t coeff_count, uint64_t batch_size)</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a1b07c859e7c9205ac12cdb7cd0ba61f7"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a1b07c859e7c9205ac12cdb7cd0ba61f7">intel::hexl::fpga::FPGAObject::FPGAObject</a></div><div class="ttdeci">FPGAObject(const cl_context &amp;context, uint64_t n_batch)</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_af7b22e09b44bad334bbf2597619b74fd"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#af7b22e09b44bad334bbf2597619b74fd">intel::hexl::fpga::FPGAObject_INTT::inv_n_in_svm_</a></div><div class="ttdeci">uint64_t * inv_n_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:324</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_aa7d5b6c103f848f3b642938edf97ae22"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#aa7d5b6c103f848f3b642938edf97ae22">intel::hexl::fpga::attach_fpga_pooling</a></div><div class="ttdeci">void attach_fpga_pooling()</div><div class="ttdoc">attach_fpga_pooling Attach a device to this thread </div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_abae77f82236fa240111b32bd1b665a21"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#abae77f82236fa240111b32bd1b665a21">intel::hexl::fpga::FPGAObject_NTT::~FPGAObject_NTT</a></div><div class="ttdeci">~FPGAObject_NTT()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_abd665113bfb3b0e7a33e09078f01ae43"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#abd665113bfb3b0e7a33e09078f01ae43">intel::hexl::fpga::FPGAObject::fill_in_data</a></div><div class="ttdeci">virtual void fill_in_data(const std::vector&lt; Object * &gt; &amp;objs)=0</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a4193d2648e27da868ba8790083a6b749"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a4193d2648e27da868ba8790083a6b749">intel::hexl::fpga::Object_INTT::coeff_poly_</a></div><div class="ttdeci">uint64_t * coeff_poly_</div><div class="ttdef"><b>Definition:</b> fpga.h:98</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_a3aa5e6c85ae154bcf98ba99205feda16"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a3aa5e6c85ae154bcf98ba99205feda16">intel::hexl::fpga::FPGAObject_NTT::fill_in_data</a></div><div class="ttdeci">void fill_in_data(const std::vector&lt; Object * &gt; &amp;objs) override</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object.html">intel::hexl::fpga::Object</a></div><div class="ttdoc">Struct Object. </div><div class="ttdef"><b>Definition:</b> fpga.h:44</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">intel::hexl::fpga::Buffer</a></div><div class="ttdoc">Struct Buffer Structure containing information for the polynomial operations. </div><div class="ttdef"><b>Definition:</b> fpga.h:155</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_a1a264f07facc5f24376170ea052e4fbc"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbc">intel::hexl::fpga::DEV_TYPE</a></div><div class="ttdeci">DEV_TYPE</div><div class="ttdoc">enum DEV_TYPE Lists the available device mode: CPU, emulation mode, FPGA </div><div class="ttdef"><b>Definition:</b> fpga.h:367</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object_html_a0da02feafb293ff8cea005f6312bd638"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object.html#a0da02feafb293ff8cea005f6312bd638">intel::hexl::fpga::Object::g_wid_</a></div><div class="ttdeci">static unsigned int g_wid_</div><div class="ttdef"><b>Definition:</b> fpga.h:51</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object_html_a53dd49a3d2fe50a55d91eda3f139e04f"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object.html#a53dd49a3d2fe50a55d91eda3f139e04f">intel::hexl::fpga::Object::~Object</a></div><div class="ttdeci">virtual ~Object()=default</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html_ac7d181c6f3d75a62f42e3115541450a2"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#ac7d181c6f3d75a62f42e3115541450a2">intel::hexl::fpga::Object_NTT::precon_root_of_unity_powers_</a></div><div class="ttdeci">const uint64_t * precon_root_of_unity_powers_</div><div class="ttdef"><b>Definition:</b> fpga.h:72</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_a444b8a5c92f908f0e61cb5c3513e36a9"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#a444b8a5c92f908f0e61cb5c3513e36a9">intel::hexl::fpga::Device::Device</a></div><div class="ttdeci">Device(const cl_device_id &amp;device, Buffer &amp;buffer, std::shared_future&lt; bool &gt; exit_signal, uint64_t coeff_size, uint32_t modulus_size, uint64_t batch_size_dyadic_multiply, uint64_t batch_size_ntt, uint64_t batch_size_intt, uint32_t debug)</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a79d41547e934454b4c4719d2a0d1fd4f"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a79d41547e934454b4c4719d2a0d1fd4f">intel::hexl::fpga::FPGAObject_INTT::n_</a></div><div class="ttdeci">uint64_t n_</div><div class="ttdef"><b>Definition:</b> fpga.h:326</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object_html_a8d6495f3b68194f0c38927d76e9c652c"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object.html#a8d6495f3b68194f0c38927d76e9c652c">intel::hexl::fpga::Object::ready_</a></div><div class="ttdeci">bool ready_</div><div class="ttdef"><b>Definition:</b> fpga.h:49</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_a89aa54444543557280ff1ebcd250a605"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a89aa54444543557280ff1ebcd250a605">intel::hexl::fpga::Object_DyadicMultiply::results_</a></div><div class="ttdeci">uint64_t * results_</div><div class="ttdef"><b>Definition:</b> fpga.h:121</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a7a893fbe1ec584f7fb59e49dfce3d45e"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a7a893fbe1ec584f7fb59e49dfce3d45e">intel::hexl::fpga::FPGAObject_INTT::coeff_modulus_in_svm_</a></div><div class="ttdeci">uint64_t * coeff_modulus_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:323</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a6adb4aade14db1ab41a49f21b7915527"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a6adb4aade14db1ab41a49f21b7915527">intel::hexl::fpga::Object_INTT::Object_INTT</a></div><div class="ttdeci">Object_INTT(uint64_t *coeff_poly, const uint64_t *inv_root_of_unity_powers, const uint64_t *precon_inv_root_of_unity_powers, uint64_t coeff_modulus, uint64_t inv_n, uint64_t inv_n_w, uint64_t n)</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object_html_afa220dffb807566bebbfa2e0349cedf9"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object.html#afa220dffb807566bebbfa2e0349cedf9">intel::hexl::fpga::Object::Object</a></div><div class="ttdeci">Object()</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_a59f2a5bf63e26126217e94b7c43cf87ba766fa95963449b904a3269953efd6a35"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87ba766fa95963449b904a3269953efd6a35">intel::hexl::fpga::Device::kernel_t::INTT</a></div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a9ea681f4c0135059114239ee3159fe7c"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a9ea681f4c0135059114239ee3159fe7c">intel::hexl::fpga::FPGAObject_DyadicMultiply::operand2_in_svm_</a></div><div class="ttdeci">uint64_t * operand2_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:356</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_aa9d41687d0a35d75bb12b96373a3ddf4"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#aa9d41687d0a35d75bb12b96373a3ddf4">intel::hexl::fpga::Buffer::set_worksize_INTT</a></div><div class="ttdeci">void set_worksize_INTT(uint64_t ws)</div><div class="ttdef"><b>Definition:</b> fpga.h:190</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html">intel::hexl::fpga::FPGAObject_DyadicMultiply</a></div><div class="ttdoc">Struct FPGAObject_DyadicMultiply Stores the multiplication blob of objects to be transfered to the FP...</div><div class="ttdef"><b>Definition:</b> fpga.h:346</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a18c10384468f7e39f15b2059fe59d5db"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a18c10384468f7e39f15b2059fe59d5db">intel::hexl::fpga::FPGAObject_INTT::fill_out_data</a></div><div class="ttdeci">void fill_out_data(uint64_t *coeff_poly) override</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a0b6fe933fcb78eefa5296400044bfb72"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a0b6fe933fcb78eefa5296400044bfb72">intel::hexl::fpga::FPGAObject_DyadicMultiply::operand1_in_svm_</a></div><div class="ttdeci">uint64_t * operand1_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:355</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_a7814dc29476fa0be598a8f2f99043024"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a7814dc29476fa0be598a8f2f99043024">intel::hexl::fpga::Buffer::get_worksize_NTT</a></div><div class="ttdeci">uint64_t get_worksize_NTT() const </div><div class="ttdef"><b>Definition:</b> fpga.h:179</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html">intel::hexl::fpga::moduli_info_t</a></div><div class="ttdoc">Struct moduli_info_t. </div><div class="ttdef"><b>Definition:</b> fpga.h:30</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1DevicePool_html_af8404b1e8d112a2bd8c89e980dd69354"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html#af8404b1e8d112a2bd8c89e980dd69354">intel::hexl::fpga::DevicePool::~DevicePool</a></div><div class="ttdeci">~DevicePool()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html_a534bfc6c711a0dd767d511087a86666d"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a534bfc6c711a0dd767d511087a86666d">intel::hexl::fpga::Object_NTT::coeff_modulus_</a></div><div class="ttdeci">uint64_t coeff_modulus_</div><div class="ttdef"><b>Definition:</b> fpga.h:73</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a246901212706cfac8299f3b47419f33f"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a246901212706cfac8299f3b47419f33f">intel::hexl::fpga::FPGAObject::tag_</a></div><div class="ttdeci">int tag_</div><div class="ttdef"><b>Definition:</b> fpga.h:259</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_html_af853b928372ebd6d6f7e5f2d7aa8bba7"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#af853b928372ebd6d6f7e5f2d7aa8bba7">intel::hexl::fpga::moduli_info_t::modulus</a></div><div class="ttdeci">uint64_t modulus</div><div class="ttdef"><b>Definition:</b> fpga.h:31</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a5e4758ba8ce2f59c59c214783b85c9c4"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a5e4758ba8ce2f59c59c214783b85c9c4">intel::hexl::fpga::FPGAObject_DyadicMultiply::results_out_ddr_</a></div><div class="ttdeci">cl_mem results_out_ddr_</div><div class="ttdef"><b>Definition:</b> fpga.h:361</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a3af9d73a583150a06fee9288a7938e31"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a3af9d73a583150a06fee9288a7938e31">intel::hexl::fpga::FPGAObject_INTT::fill_in_data</a></div><div class="ttdeci">void fill_in_data(const std::vector&lt; Object * &gt; &amp;objs) override</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a4e248c4090cb01ca4f4a4a927f3a5ee0"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a4e248c4090cb01ca4f4a4a927f3a5ee0">intel::hexl::fpga::FPGAObject_DyadicMultiply::moduli_info_</a></div><div class="ttdeci">moduli_info_t * moduli_info_</div><div class="ttdef"><b>Definition:</b> fpga.h:357</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html_a680eca9bf78e81f26426cf0dc9b52f5e"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a680eca9bf78e81f26426cf0dc9b52f5e">intel::hexl::fpga::Object_NTT::n_</a></div><div class="ttdeci">uint64_t n_</div><div class="ttdef"><b>Definition:</b> fpga.h:74</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_ab85ed19766b48f1cd854a07786b59f8f"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#ab85ed19766b48f1cd854a07786b59f8f">intel::hexl::fpga::FPGAObject_INTT::inv_root_of_unity_powers_in_svm_</a></div><div class="ttdeci">uint64_t * inv_root_of_unity_powers_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:321</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object_html_ade9313d87b44bc1bfeccca2f5829ceae"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object.html#ade9313d87b44bc1bfeccca2f5829ceae">intel::hexl::fpga::Object::id_</a></div><div class="ttdeci">int id_</div><div class="ttdef"><b>Definition:</b> fpga.h:50</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a32f41552e25ee8102e9844040a3dbce5"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a32f41552e25ee8102e9844040a3dbce5">intel::hexl::fpga::Object_INTT::coeff_modulus_</a></div><div class="ttdeci">uint64_t coeff_modulus_</div><div class="ttdef"><b>Definition:</b> fpga.h:101</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_a7147f2da3c6cbeeaf13f70d725622a87"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a7147f2da3c6cbeeaf13f70d725622a87">intel::hexl::fpga::Buffer::get_worksize_INTT</a></div><div class="ttdeci">uint64_t get_worksize_INTT() const </div><div class="ttdef"><b>Definition:</b> fpga.h:180</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a3b21373f1684a50b92b48938b3705fd8"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a3b21373f1684a50b92b48938b3705fd8">intel::hexl::fpga::Object_INTT::inv_n_</a></div><div class="ttdeci">uint64_t inv_n_</div><div class="ttdef"><b>Definition:</b> fpga.h:102</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_adba71553a77b8e2dea74e6c33fde39f5"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#adba71553a77b8e2dea74e6c33fde39f5">intel::hexl::fpga::FPGAObject_DyadicMultiply::~FPGAObject_DyadicMultiply</a></div><div class="ttdeci">~FPGAObject_DyadicMultiply()</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_a3ed2fb00d1e5eb733162588d30a395df"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a3ed2fb00d1e5eb733162588d30a395df">intel::hexl::fpga::Buffer::set_worksize_DyadicMultiply</a></div><div class="ttdeci">void set_worksize_DyadicMultiply(uint64_t ws)</div><div class="ttdef"><b>Definition:</b> fpga.h:182</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_aa7b2933a6ad042a0ec97aa5b7eff3c5e"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#aa7b2933a6ad042a0ec97aa5b7eff3c5e">intel::hexl::fpga::FPGAObject_NTT::n_</a></div><div class="ttdeci">uint64_t n_</div><div class="ttdef"><b>Definition:</b> fpga.h:293</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html">intel::hexl::fpga::Object_NTT</a></div><div class="ttdoc">Struct Object NTT Stores the Number Theoretic Transform parameters. </div><div class="ttdef"><b>Definition:</b> fpga.h:64</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a350704607558ab455334aebe055fc2d4"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a350704607558ab455334aebe055fc2d4">intel::hexl::fpga::FPGAObject::n_batch_</a></div><div class="ttdeci">uint64_t n_batch_</div><div class="ttdef"><b>Definition:</b> fpga.h:260</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_a1263c41528af5e32878a535d5422b33d"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a1263c41528af5e32878a535d5422b33d">intel::hexl::fpga::FPGAObject_NTT::root_of_unity_powers_in_svm_</a></div><div class="ttdeci">uint64_t * root_of_unity_powers_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:290</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a5da6fc4cb5bebebb021c6cc2b94bbd7a"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a5da6fc4cb5bebebb021c6cc2b94bbd7a">intel::hexl::fpga::FPGAObject_INTT::coeff_poly_in_svm_</a></div><div class="ttdeci">uint64_t * coeff_poly_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:320</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_ac60152c34dc6d5ac1275db07293fc7dc"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#ac60152c34dc6d5ac1275db07293fc7dc">intel::hexl::fpga::Buffer::pop</a></div><div class="ttdeci">std::vector&lt; Object * &gt; pop()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a09781e11982cbac5a01a16610f725f79"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a09781e11982cbac5a01a16610f725f79">intel::hexl::fpga::Object_INTT::inv_n_w_</a></div><div class="ttdeci">uint64_t inv_n_w_</div><div class="ttdef"><b>Definition:</b> fpga.h:103</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_abf9ee3bd20574de86aae2dc8af3913be"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#abf9ee3bd20574de86aae2dc8af3913be">intel::hexl::fpga::Buffer::front</a></div><div class="ttdeci">Object * front()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a99733056751a8574c4573210bb03d5a3"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a99733056751a8574c4573210bb03d5a3">intel::hexl::fpga::FPGAObject::g_tag_</a></div><div class="ttdeci">static std::atomic&lt; int &gt; g_tag_</div><div class="ttdef"><b>Definition:</b> fpga.h:264</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_a899dea2730faece216ae48d60bb14b07"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a899dea2730faece216ae48d60bb14b07">intel::hexl::fpga::FPGAObject_NTT::coeff_poly_in_svm_</a></div><div class="ttdeci">uint64_t * coeff_poly_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:289</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_a4f31676fdaf820560f625d2f468da397"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a4f31676fdaf820560f625d2f468da397">intel::hexl::fpga::FPGAObject_NTT::fill_out_data</a></div><div class="ttdeci">void fill_out_data(uint64_t *coeff_poly) override</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_a6593688f27a8830c1bb8ce0918db40cd"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a6593688f27a8830c1bb8ce0918db40cd">intel::hexl::fpga::Object_DyadicMultiply::operand2_</a></div><div class="ttdeci">const uint64_t * operand2_</div><div class="ttdef"><b>Definition:</b> fpga.h:123</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html_a0e477200da8200247454023763e37cf4"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a0e477200da8200247454023763e37cf4">intel::hexl::fpga::Object_NTT::Object_NTT</a></div><div class="ttdeci">Object_NTT(uint64_t *coeff_poly, const uint64_t *root_of_unity_powers, const uint64_t *precon_root_of_unity_powers, uint64_t coeff_modulus, uint64_t n)</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_a59f2a5bf63e26126217e94b7c43cf87ba94c122cc10319d992712e96232a03f74"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87ba94c122cc10319d992712e96232a03f74">intel::hexl::fpga::Device::kernel_t::INTEGRATED</a></div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_a7ac4c0e1180cf9b29998f1e2ae1c074c"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a7ac4c0e1180cf9b29998f1e2ae1c074c">intel::hexl::fpga::FPGAObject_NTT::precon_root_of_unity_powers_in_svm_</a></div><div class="ttdeci">uint64_t * precon_root_of_unity_powers_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:291</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a1a0d9e75b852a481bc7c6676854b3bcc"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a1a0d9e75b852a481bc7c6676854b3bcc">intel::hexl::fpga::FPGAObject_DyadicMultiply::operands_in_ddr_</a></div><div class="ttdeci">cl_mem operands_in_ddr_</div><div class="ttdef"><b>Definition:</b> fpga.h:360</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a87af81d73a95ab1c31c8cd9ebf4b1bba"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a87af81d73a95ab1c31c8cd9ebf4b1bba">intel::hexl::fpga::FPGAObject::context_</a></div><div class="ttdeci">const cl_context &amp; context_</div><div class="ttdef"><b>Definition:</b> fpga.h:258</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_a6644861e903def2ff1aef60c94f4a8f6"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a6644861e903def2ff1aef60c94f4a8f6">intel::hexl::fpga::Buffer::push</a></div><div class="ttdeci">void push(Object *obj)</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975">intel::hexl::fpga::FPGA</a></div><div class="ttdef"><b>Definition:</b> fpga.h:367</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a3e0c80ff67c84bbae44082bca8a6a1f5"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a3e0c80ff67c84bbae44082bca8a6a1f5">intel::hexl::fpga::Object_INTT::n_</a></div><div class="ttdeci">uint64_t n_</div><div class="ttdef"><b>Definition:</b> fpga.h:104</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html_a456d2d8f4eac2f2f5360ce83b4bed98d"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a456d2d8f4eac2f2f5360ce83b4bed98d">intel::hexl::fpga::Object_NTT::coeff_poly_</a></div><div class="ttdeci">uint64_t * coeff_poly_</div><div class="ttdef"><b>Definition:</b> fpga.h:70</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a7cedf64bc8c7af8f1a77dd68e9dd2037"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a7cedf64bc8c7af8f1a77dd68e9dd2037">intel::hexl::fpga::FPGAObject_INTT::~FPGAObject_INTT</a></div><div class="ttdeci">~FPGAObject_INTT()</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_a91c2dde32f856517ba1f90e6191d2850"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#a91c2dde32f856517ba1f90e6191d2850">intel::hexl::fpga::Device::run</a></div><div class="ttdeci">void run()</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a2a95c53a7a8bcca57da535a5ad6e7692"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a2a95c53a7a8bcca57da535a5ad6e7692">intel::hexl::fpga::FPGAObject_DyadicMultiply::fill_out_data</a></div><div class="ttdeci">void fill_out_data(uint64_t *results) override</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_html_a9cf828fe97ff3a03e38597bb9ed8ecf5"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#a9cf828fe97ff3a03e38597bb9ed8ecf5">intel::hexl::fpga::Object_DyadicMultiply::moduli_</a></div><div class="ttdeci">const uint64_t * moduli_</div><div class="ttdef"><b>Definition:</b> fpga.h:125</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1DevicePool_html_a3561da094204c47678f022a2d5ac26ab"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html#a3561da094204c47678f022a2d5ac26ab">intel::hexl::fpga::DevicePool::DevicePool</a></div><div class="ttdeci">DevicePool(int choice, Buffer &amp;buffer, std::future&lt; bool &gt; &amp;exit_signal, uint64_t coeff_size, uint32_t modulus_size, uint64_t batch_size_dyadic_multiply, uint64_t batch_size_ntt, uint64_t batch_size_intt, uint32_t debug)</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1DevicePool_html"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">intel::hexl::fpga::DevicePool</a></div><div class="ttdoc">Class DevicePool. </div><div class="ttdef"><b>Definition:</b> fpga.h:480</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html_a916b6af204fa6a6236b3d7a332bb9999"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#a916b6af204fa6a6236b3d7a332bb9999">intel::hexl::fpga::Object_INTT::precon_inv_root_of_unity_powers_</a></div><div class="ttdeci">const uint64_t * precon_inv_root_of_unity_powers_</div><div class="ttdef"><b>Definition:</b> fpga.h:100</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_a768c1508c039dd1e8664cfec3a7bb159"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#a768c1508c039dd1e8664cfec3a7bb159">intel::hexl::fpga::detach_fpga_pooling</a></div><div class="ttdeci">void detach_fpga_pooling()</div><div class="ttdoc">detach_fpga_pooling Detach a device from this thread </div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__INTT_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html">intel::hexl::fpga::Object_INTT</a></div><div class="ttdoc">Struct Object INTT Stores the Inverse Number Theoretic Transform parameters. </div><div class="ttdef"><b>Definition:</b> fpga.h:91</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_a2246da0a69a18053fe76d8d5b07a3b14"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#a2246da0a69a18053fe76d8d5b07a3b14">intel::hexl::fpga::FPGAObject_DyadicMultiply::FPGAObject_DyadicMultiply</a></div><div class="ttdeci">FPGAObject_DyadicMultiply(const cl_context &amp;context, uint64_t coeff_size, uint32_t modulus_size, uint64_t batch_size)</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a4d7e4702797bb9e28dd27436e8d981e6"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a4d7e4702797bb9e28dd27436e8d981e6">intel::hexl::fpga::FPGAObject_INTT::inv_n_w_in_svm_</a></div><div class="ttdeci">uint64_t * inv_n_w_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:325</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html">intel::hexl::fpga::FPGAObject_INTT</a></div><div class="ttdoc">Struct FPGAObject_INTT stores the INTT blob of objects to be transfered to the FPGA. </div><div class="ttdef"><b>Definition:</b> fpga.h:313</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_aa6c582210106d0e189630dbd47a2b613"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#aa6c582210106d0e189630dbd47a2b613">intel::hexl::fpga::Buffer::set_worksize_NTT</a></div><div class="ttdeci">void set_worksize_NTT(uint64_t ws)</div><div class="ttdef"><b>Definition:</b> fpga.h:186</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a954c4c75077a7c406f6c81517ea7bb04"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a954c4c75077a7c406f6c81517ea7bb04">intel::hexl::fpga::FPGAObject::fill_out_data</a></div><div class="ttdeci">virtual void fill_out_data(uint64_t *results)=0</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1Object__NTT_html_a02ad1422d0256bfe1cee773d45faca5f"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#a02ad1422d0256bfe1cee773d45faca5f">intel::hexl::fpga::Object_NTT::root_of_unity_powers_</a></div><div class="ttdeci">const uint64_t * root_of_unity_powers_</div><div class="ttdef"><b>Definition:</b> fpga.h:71</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_html_aa4f825403efabeffbf3c9eee6cf0ecb1"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#aa4f825403efabeffbf3c9eee6cf0ecb1">intel::hexl::fpga::FPGAObject_DyadicMultiply::fill_in_data</a></div><div class="ttdeci">void fill_in_data(const std::vector&lt; Object * &gt; &amp;objs) override</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_ad6b70e490557e9c8035810efdb5fb770"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#ad6b70e490557e9c8035810efdb5fb770">intel::hexl::fpga::Buffer::Buffer</a></div><div class="ttdeci">Buffer(uint64_t capacity, uint64_t n_batch_dyadic_multiply, uint64_t n_batch_ntt, uint64_t n_batch_intt)</div><div class="ttdef"><b>Definition:</b> fpga.h:157</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Buffer_html_a346da8900c5d0f689de15c754ff22095"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#a346da8900c5d0f689de15c754ff22095">intel::hexl::fpga::Buffer::get_worksize_DyadicMultiply</a></div><div class="ttdeci">uint64_t get_worksize_DyadicMultiply() const </div><div class="ttdef"><b>Definition:</b> fpga.h:176</div></div>
<div class="ttc" id="namespaceintel_1_1hexl_1_1fpga_html_abec5370ea5966ed3c9aee7817e805337"><div class="ttname"><a href="namespaceintel_1_1hexl_1_1fpga.html#abec5370ea5966ed3c9aee7817e805337">intel::hexl::fpga::fpga_uint128_t</a></div><div class="ttdeci">__extension__ typedef unsigned __int128 fpga_uint128_t</div><div class="ttdef"><b>Definition:</b> fpga.h:23</div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_a59f2a5bf63e26126217e94b7c43cf87baf1662e45a778e27ff6afab122707fe50"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87baf1662e45a778e27ff6afab122707fe50">intel::hexl::fpga::Device::kernel_t::DYADIC_MULTIPLY</a></div></div>
<div class="ttc" id="classintel_1_1hexl_1_1fpga_1_1Device_html_a59f2a5bf63e26126217e94b7c43cf87bae87c409c7bdebbc2084ef9f37e8de9ae"><div class="ttname"><a href="classintel_1_1hexl_1_1fpga_1_1Device.html#a59f2a5bf63e26126217e94b7c43cf87bae87c409c7bdebbc2084ef9f37e8de9ae">intel::hexl::fpga::Device::kernel_t::NTT</a></div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_html_a9a18cf43978c3d56bad1e3494e25859a"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#a9a18cf43978c3d56bad1e3494e25859a">intel::hexl::fpga::FPGAObject_INTT::precon_inv_root_of_unity_powers_in_svm_</a></div><div class="ttdeci">uint64_t * precon_inv_root_of_unity_powers_in_svm_</div><div class="ttdef"><b>Definition:</b> fpga.h:322</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject_html_a51ecca2b08e9e9d67036d8419acca68b"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#a51ecca2b08e9e9d67036d8419acca68b">intel::hexl::fpga::FPGAObject::in_objs_</a></div><div class="ttdeci">std::vector&lt; Object * &gt; in_objs_</div><div class="ttdef"><b>Definition:</b> fpga.h:262</div></div>
<div class="ttc" id="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_html_a0ea057e0cc2e3a1b13917ac8f1bd1af3"><div class="ttname"><a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#a0ea057e0cc2e3a1b13917ac8f1bd1af3">intel::hexl::fpga::FPGAObject_NTT::FPGAObject_NTT</a></div><div class="ttdeci">FPGAObject_NTT(const cl_context &amp;context, uint64_t coeff_count, uint64_t batch_size)</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
