QCLDPC-RTLVerilog for the paper "A novel data packing technique for QC-LDPC decoder architecture applied to NAND flash controller"
Project: QC-LDPC Decoder
Testbench 1 of LDPC decoder 48bit input/ 40*8bit output
            Input code data from file codeword.txt
           Test algorithm behavior for each single block
Testbench 2 of LDPC decoder 48bit input/ 40*8bit output
          Gaussian noise gen can run the desired block number
          Test the BER performance
