# Chetan Somana

ğŸ“ Raleigh, NC  
ğŸ“§ Chetan.somana@gmail.com  
ğŸ“ 919-987-9661  
ğŸ¯ Interested in **CPU / GPU / IP / ASIC Verification & Design**  
ğŸ’¼ 4+ years of relevant industry experience

---

## ğŸ“ Education

### North Carolina State University  
**Master of Science in Computer Engineering**  
ğŸ“ Raleigh, NC | ğŸ“ May 2027  
**GPA:** 4.0 / 4.0  

**Relevant Coursework**
- ASIC / FPGA Design with Verilog (ECE 564)
- Microprocessor Architecture (ECE 563)
- UVM Verification (ECE 748)

**Planned Coursework**
- Advanced Microarchitecture (ECE 721)
- Advanced Computer Architecture â€“ CPU & GPU (ECE 786)
- Neural Networks (ECE 542)
- Operating System Design (ECE 565)
- Computer & Network Security (ECE 574)

---

### Osmania University  
**Bachelor of Engineering in Electronics & Communication Engineering**  
ğŸ“ Hyderabad, India | ğŸ“ June 2021  
**GPA:** 7.29 / 10  

**Relevant Coursework**
- Digital Electronics  
- Computer Organization  
- Digital Signal Processing  

---

## ğŸ› ï¸ Skills

### Programming & Scripting
`Verilog`, `SystemVerilog`, `UVM`, `Python`, `C++`, `Shell`, `TCL`, `Perl`

### Verification & Design
- Verification environment lifecycle
- Constrained random testing
- Assertions & functional coverage
- Debug and regression management

### Architecture & ML
- ML accelerator dataflow
- Zero-value compression
- Sparsity analysis
- Memory hierarchy design

### Protocols
`I2C`, `QSPI`, `AHB`, `CSI`, `DSI`, `ASA-ML`

### Tools
`Cadence Xcelium`, `SimVision`, `vManager`, `QuestaSim`, `VCS`, `Verdi`,  
`Design Compiler`, `Virtuoso`, `Git`, `Perforce`

### Soft Skills
Accountability Â· Communication Â· Collaboration Â· Ownership Â· Presentation Â· Public Speaking

---

## ğŸ“š Academic Projects (NC State University)

### 1. High-Performance CNN Inference Accelerator
- Designed a **fully pipelined hardware CNN accelerator** for **1024Ã—1024 8-bit image data**, focusing on low-congestion datapath architecture.
- Achieved **4.85 ns clock period**, securing **2nd best timing closure** in class (class average: 11 ns) by optimizing pipeline depth.
- Architected efficient control logic enabling **~10 minute synthesis runtime** with **24,576 flip-flops**, balancing hardware complexity and routing congestion.
- Implemented a **sliding window buffer** to reduce DRAM bandwidth â€” a critical optimization for ML accelerators.

---

### 2. Cache & Memory Hierarchy Design Simulator
- Built a **C++ performance model** of a multi-level cache hierarchy with:
  - Multi-stream prefetcher
  - LRU replacement
  - Write-back / write-allocate policies
- Evaluated **95 cache configurations** using a **100k-reference SPEC benchmark trace**, identifying an optimal **32KB, 4-way L1 cache**.
- Generated realistic **x86 and RISC-V memory traces** using **QEMU** to model real CPU behavior.

---

## ğŸ’¼ Work Experience

### ACL Digital â€” Digital Verification Engineer  
**ASA-ML SerDes IP**  
ğŸ“ Bangalore, India | ğŸ—“ï¸ Jan 2025 â€“ Jul 2025  

High-speed video data transmission for in-vehicle camera and display systems.

- Accelerated ASA-ML verification by designing a **UVM-based camera sensor data generator**, enabling earlier subsystem integration.
- Owned **ASA-ML PHY protocol analysis**, creating a timing reference adopted as the **team-wide golden model**.
- Eliminated **3 weeks of redundant modeling effort** by building a **SystemVerilog DPI framework** to reuse C/Python golden models.

---

### Cyient â€” ASIC Verification Engineer  
ğŸ“ Hyderabad, India | ğŸ—“ï¸ Aug 2021 â€“ Jan 2025  

#### SENT Sensor IP (Client: Infineon Technologies)
- Rapidly built a **complete verification testbench** by integrating AHB, clock, and reset VIPs using proprietary tool flows.
- Achieved waveform-level validation of register access within **2 weeks**.
- Planned and executed sequences/tests to achieve **100% functional coverage**.
- Automated regression triage using **Python + vManager**.

#### Power Management IC (Client: NXP Semiconductors)
- Developed **detailed verification plans** that significantly improved sequence reuse.
- Identified and closed **52 functional bugs** through close collaboration with design teams.
- Enabled **critical tape-out** by resolving all regression failures and achieving **100% coverage**.

---

## ğŸ… Certifications

- **NPTEL â€“ Multi-Core Computer Architecture**  
  Ranked in the **Top 5%** among **224 certified candidates** (12-week program)

---

## ğŸ“Œ Notes

This repository contains my professional resume in Markdown format for easy sharing and version control.  
Feel free to reach out via email for opportunities related to **CPU/GPU architecture, ASIC design, or verification roles**.
