Analysis & Synthesis report for help
Wed Nov 21 18:18:52 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 21 18:18:52 2018               ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name               ; help                                            ;
; Top-level Entity Name       ; help                                            ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; help               ; help               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 21 18:18:30 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off notagain -c help
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file help.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project
    Info (12023): Found entity 1: vga_adapter File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 78
    Info (12023): Found entity 2: vga_address_translator File: W:/quartuslabs/New folder/vga_adapter/vga_address_translator.v Line: 4
    Info (12023): Found entity 3: vga_controller File: W:/quartuslabs/New folder/vga_adapter/vga_controller.v Line: 9
    Info (12023): Found entity 4: vga_pll File: W:/quartuslabs/New folder/vga_adapter/vga_pll.v Line: 36
    Info (12023): Found entity 5: help File: W:/quartuslabs/New folder/help.v Line: 12
    Info (12023): Found entity 6: control File: W:/quartuslabs/New folder/help.v Line: 214
    Info (12023): Found entity 7: datapath File: W:/quartuslabs/New folder/help.v Line: 723
    Info (12023): Found entity 8: bosses File: W:/quartuslabs/New folder/help.v Line: 1053
    Info (12023): Found entity 9: lfsr_counter File: W:/quartuslabs/New folder/help.v Line: 1669
    Info (12023): Found entity 10: gameAI File: W:/quartuslabs/New folder/help.v Line: 1694
    Info (12023): Found entity 11: hex_decoder File: W:/quartuslabs/New folder/help.v Line: 1698
Info (12127): Elaborating entity "help" for the top level hierarchy
Warning (10034): Output port "LEDR[9..5]" at help.v(35) has no driver File: W:/quartuslabs/New folder/help.v Line: 35
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h1" File: W:/quartuslabs/New folder/help.v Line: 103
Info (12128): Elaborating entity "gameAI" for hierarchy "gameAI:MASTER" File: W:/quartuslabs/New folder/help.v Line: 106
Info (12128): Elaborating entity "bosses" for hierarchy "bosses:b0" File: W:/quartuslabs/New folder/help.v Line: 136
Warning (10034): Output port "colour" at help.v(1065) has no driver File: W:/quartuslabs/New folder/help.v Line: 1065
Info (12128): Elaborating entity "lfsr_counter" for hierarchy "bosses:b0|lfsr_counter:r0" File: W:/quartuslabs/New folder/help.v Line: 1069
Warning (10036): Verilog HDL or VHDL warning at help.v(1675): object "lfsr_done" assigned a value but never read File: W:/quartuslabs/New folder/help.v Line: 1675
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/quartuslabs/New folder/help.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at help.v(281): object "check" assigned a value but never read File: W:/quartuslabs/New folder/help.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at help.v(281): object "check_l" assigned a value but never read File: W:/quartuslabs/New folder/help.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at help.v(281): object "check_r" assigned a value but never read File: W:/quartuslabs/New folder/help.v Line: 281
Warning (10230): Verilog HDL assignment warning at help.v(369): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/New folder/help.v Line: 369
Warning (10230): Verilog HDL assignment warning at help.v(396): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/New folder/help.v Line: 396
Warning (10230): Verilog HDL assignment warning at help.v(419): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/New folder/help.v Line: 419
Warning (10270): Verilog HDL Case Statement warning at help.v(507): incomplete case statement has no default case item File: W:/quartuslabs/New folder/help.v Line: 507
Info (10264): Verilog HDL Case Statement information at help.v(507): all case item expressions in this case statement are onehot File: W:/quartuslabs/New folder/help.v Line: 507
Warning (10230): Verilog HDL assignment warning at help.v(661): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/New folder/help.v Line: 661
Warning (10230): Verilog HDL assignment warning at help.v(666): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/New folder/help.v Line: 666
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/quartuslabs/New folder/help.v Line: 188
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/quartuslabs/New folder/help.v Line: 206
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "cave.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7m1.tdf
    Info (12023): Found entity 1: altsyncram_k7m1 File: W:/quartuslabs/New folder/db/altsyncram_k7m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_k7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k7m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/quartuslabs/New folder/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k7m1:auto_generated|decode_nma:decode2" File: W:/quartuslabs/New folder/db/altsyncram_k7m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/quartuslabs/New folder/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k7m1:auto_generated|decode_g2a:rden_decode_b" File: W:/quartuslabs/New folder/db/altsyncram_k7m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf
    Info (12023): Found entity 1: mux_lib File: W:/quartuslabs/New folder/db/mux_lib.tdf Line: 22
Info (12128): Elaborating entity "mux_lib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_k7m1:auto_generated|mux_lib:mux3" File: W:/quartuslabs/New folder/db/altsyncram_k7m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/New folder/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/New folder/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/quartuslabs/New folder/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/quartuslabs/New folder/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/quartuslabs/New folder/vga_adapter/vga_adapter.v Line: 262
Error (12006): Node instance "lol" instantiates undefined entity "cave_rom". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: W:/quartuslabs/New folder/help.v Line: 111
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings
    Error: Peak virtual memory: 711 megabytes
    Error: Processing ended: Wed Nov 21 18:18:53 2018
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:25


