#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 18 16:30:02 2023
# Process ID: 2536
# Current directory: D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4708 D:\Academic\02. Computer Organization and Digital Design\Lab Work\LAB_3\LAB_3.xpr
# Log file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3/vivado.log
# Journal file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3/LAB_3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/academic/02. computer organization and digital design/lab work/lab_3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3/LAB_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_4_RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3/LAB_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_4_RCA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3/LAB_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8648c230016c45b5b799453b8ff44086 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_4_RCA_behav xil_defaultlib.TB_4_RCA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Academic/02. Computer Organization and Digital Design/Lab Work/LAB_3/LAB_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_4_RCA_behav -key {Behavioral:sim_1:Functional:TB_4_RCA} -tclbatch {TB_4_RCA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_4_RCA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_4_RCA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 919.281 ; gain = 4.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 21:33:39 2023...
