{
    "nl": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/34-openroad-cts/controller.nl.v",
    "pnl": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/34-openroad-cts/controller.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/34-openroad-cts/controller.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/34-openroad-cts/controller.odb",
    "sdc": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/34-openroad-cts/controller.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/12-openroad-staprepnr/nom_tt_025C_1v80/controller__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/12-openroad-staprepnr/nom_ss_100C_1v60/controller__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/12-openroad-staprepnr/nom_ff_n40C_1v95/controller__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/05-yosys-jsonheader/controller.h.json",
    "vh": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/28-odb-writeverilogheader/controller.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 157,
        "design__instance__area": 1076.03,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 3.05827e-05,
        "power__switching__total": 8.22664e-06,
        "power__leakage__total": 5.29562e-10,
        "power__total": 3.88099e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.250121,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.250403,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.205796,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 38.7872,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.205796,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7372406782619103,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 37.78921815760926,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.737241,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.08781092768129138,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 39.21852109629198,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.087811,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.250121,
        "clock__skew__worst_setup": 0.250403,
        "timing__hold__ws": 0.205796,
        "timing__setup__ws": 38.7872,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.205796,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 145.0 50.0",
        "design__core__bbox": "5.52 10.88 139.38 38.08",
        "design__io": 21,
        "design__die__area": 7250,
        "design__core__area": 3640.99,
        "design__instance__count__stdcell": 157,
        "design__instance__area__stdcell": 1076.03,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.295533,
        "design__instance__utilization__stdcell": 0.295533,
        "design__instance__count__class:inverter": 8,
        "design__instance__count__class:sequential_cell": 20,
        "design__instance__count__class:multi_input_combinational_cell": 44,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 20,
        "design__instance__count__class:tap_cell": 60,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count__net:GND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 14.763,
        "design__instance__displacement__mean": 0.083,
        "design__instance__displacement__max": 2.76,
        "route__wirelength__estimated": 2142.62,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 21,
        "design__instance__count__class:clock_buffer": 4
    }
}