INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Benchmark/project_benchmark/project_benchmark.sim/sim_1/synth/func/lfsr_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
WARNING: [VRFC 10-1195] overwriting previous definition of module lfsr [H:/Benchmark/project_benchmark/project_benchmark.srcs/sources_1/new/lfsr.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Benchmark/project_benchmark/project_benchmark.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [H:/Benchmark/project_benchmark/project_benchmark.sim/sim_1/synth/func/glbl.v:6]
