<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p195" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_195{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_195{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_195{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_195{left:86px;bottom:998px;letter-spacing:-0.15px;}
#t5_195{left:147px;bottom:998px;letter-spacing:-0.12px;}
#t6_195{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_195{left:434px;bottom:998px;letter-spacing:-0.14px;}
#t8_195{left:527px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_195{left:527px;bottom:976px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ta_195{left:190px;bottom:952px;}
#tb_195{left:527px;bottom:952px;letter-spacing:-0.11px;word-spacing:0.09px;}
#tc_195{left:190px;bottom:927px;}
#td_195{left:527px;bottom:927px;letter-spacing:-0.12px;}
#te_195{left:190px;bottom:903px;}
#tf_195{left:527px;bottom:903px;letter-spacing:-0.12px;}
#tg_195{left:190px;bottom:878px;letter-spacing:-0.13px;}
#th_195{left:527px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_195{left:190px;bottom:854px;letter-spacing:-0.21px;}
#tj_195{left:527px;bottom:854px;letter-spacing:-0.12px;}
#tk_195{left:86px;bottom:830px;letter-spacing:-0.18px;}
#tl_195{left:143px;bottom:830px;letter-spacing:-0.17px;}
#tm_195{left:190px;bottom:830px;letter-spacing:-0.14px;}
#tn_195{left:434px;bottom:830px;letter-spacing:-0.14px;}
#to_195{left:527px;bottom:830px;letter-spacing:-0.12px;}
#tp_195{left:527px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tq_195{left:86px;bottom:784px;letter-spacing:-0.17px;}
#tr_195{left:143px;bottom:784px;letter-spacing:-0.17px;}
#ts_195{left:190px;bottom:784px;letter-spacing:-0.13px;}
#tt_195{left:434px;bottom:784px;letter-spacing:-0.14px;}
#tu_195{left:527px;bottom:784px;letter-spacing:-0.12px;}
#tv_195{left:527px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tw_195{left:87px;bottom:738px;letter-spacing:-0.17px;}
#tx_195{left:143px;bottom:738px;letter-spacing:-0.15px;}
#ty_195{left:190px;bottom:738px;letter-spacing:-0.16px;}
#tz_195{left:434px;bottom:738px;letter-spacing:-0.12px;}
#t10_195{left:527px;bottom:738px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_195{left:527px;bottom:716px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t12_195{left:87px;bottom:692px;letter-spacing:-0.17px;}
#t13_195{left:143px;bottom:692px;letter-spacing:-0.15px;}
#t14_195{left:190px;bottom:692px;letter-spacing:-0.16px;}
#t15_195{left:434px;bottom:692px;letter-spacing:-0.12px;}
#t16_195{left:527px;bottom:692px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_195{left:527px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t18_195{left:87px;bottom:646px;letter-spacing:-0.17px;}
#t19_195{left:143px;bottom:646px;letter-spacing:-0.15px;}
#t1a_195{left:190px;bottom:646px;letter-spacing:-0.16px;}
#t1b_195{left:434px;bottom:646px;letter-spacing:-0.12px;}
#t1c_195{left:527px;bottom:646px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_195{left:527px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_195{left:87px;bottom:600px;letter-spacing:-0.17px;}
#t1f_195{left:143px;bottom:600px;letter-spacing:-0.15px;}
#t1g_195{left:190px;bottom:600px;letter-spacing:-0.16px;}
#t1h_195{left:434px;bottom:600px;letter-spacing:-0.12px;}
#t1i_195{left:527px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_195{left:527px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1k_195{left:87px;bottom:554px;letter-spacing:-0.17px;}
#t1l_195{left:143px;bottom:554px;letter-spacing:-0.17px;}
#t1m_195{left:190px;bottom:554px;letter-spacing:-0.14px;}
#t1n_195{left:434px;bottom:554px;letter-spacing:-0.14px;}
#t1o_195{left:527px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_195{left:527px;bottom:538px;letter-spacing:-0.11px;}
#t1q_195{left:87px;bottom:513px;letter-spacing:-0.17px;}
#t1r_195{left:143px;bottom:513px;letter-spacing:-0.17px;}
#t1s_195{left:190px;bottom:513px;letter-spacing:-0.14px;}
#t1t_195{left:434px;bottom:513px;letter-spacing:-0.14px;}
#t1u_195{left:527px;bottom:513px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_195{left:527px;bottom:496px;letter-spacing:-0.11px;}
#t1w_195{left:87px;bottom:472px;letter-spacing:-0.17px;}
#t1x_195{left:143px;bottom:472px;letter-spacing:-0.17px;}
#t1y_195{left:190px;bottom:472px;letter-spacing:-0.14px;}
#t1z_195{left:434px;bottom:472px;letter-spacing:-0.14px;}
#t20_195{left:527px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_195{left:527px;bottom:455px;letter-spacing:-0.11px;}
#t22_195{left:87px;bottom:431px;letter-spacing:-0.17px;}
#t23_195{left:143px;bottom:431px;letter-spacing:-0.17px;}
#t24_195{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t25_195{left:434px;bottom:431px;letter-spacing:-0.14px;}
#t26_195{left:527px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_195{left:527px;bottom:414px;letter-spacing:-0.11px;}
#t28_195{left:87px;bottom:389px;letter-spacing:-0.16px;}
#t29_195{left:143px;bottom:389px;letter-spacing:-0.14px;}
#t2a_195{left:190px;bottom:389px;letter-spacing:-0.15px;}
#t2b_195{left:434px;bottom:389px;letter-spacing:-0.14px;}
#t2c_195{left:527px;bottom:389px;letter-spacing:-0.12px;}
#t2d_195{left:527px;bottom:368px;letter-spacing:-0.12px;}
#t2e_195{left:527px;bottom:351px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2f_195{left:190px;bottom:327px;letter-spacing:-0.1px;}
#t2g_195{left:527px;bottom:327px;letter-spacing:-0.13px;}
#t2h_195{left:190px;bottom:302px;letter-spacing:-0.14px;}
#t2i_195{left:434px;bottom:302px;letter-spacing:-0.14px;}
#t2j_195{left:527px;bottom:302px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2k_195{left:527px;bottom:281px;letter-spacing:-0.11px;}
#t2l_195{left:527px;bottom:264px;letter-spacing:-0.11px;}
#t2m_195{left:190px;bottom:240px;letter-spacing:-0.13px;}
#t2n_195{left:527px;bottom:240px;letter-spacing:-0.13px;}
#t2o_195{left:190px;bottom:215px;letter-spacing:-0.21px;}
#t2p_195{left:434px;bottom:215px;letter-spacing:-0.13px;}
#t2q_195{left:527px;bottom:215px;letter-spacing:-0.12px;}
#t2r_195{left:527px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t2s_195{left:527px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2t_195{left:527px;bottom:160px;letter-spacing:-0.11px;}
#t2u_195{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2v_195{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2w_195{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2x_195{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2y_195{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2z_195{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t30_195{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t31_195{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t32_195{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_195{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_195{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_195{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_195{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_195{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts195" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg195Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg195" style="-webkit-user-select: none;"><object width="935" height="1210" data="195/195.svg" type="image/svg+xml" id="pdf195" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_195" class="t s1_195">Vol. 4 </span><span id="t2_195" class="t s1_195">2-179 </span>
<span id="t3_195" class="t s2_195">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_195" class="t s3_195">3AH </span><span id="t5_195" class="t s3_195">58 </span><span id="t6_195" class="t s3_195">IA32_FEATURE_CONTROL </span><span id="t7_195" class="t s3_195">Thread </span><span id="t8_195" class="t s3_195">Control Features in Intel 64 Processor (R/W) </span>
<span id="t9_195" class="t s3_195">See Table 2-2. </span>
<span id="ta_195" class="t s3_195">0 </span><span id="tb_195" class="t s3_195">Lock (R/WL) </span>
<span id="tc_195" class="t s3_195">1 </span><span id="td_195" class="t s3_195">Enable VMX Inside SMX Operation (R/WL) </span>
<span id="te_195" class="t s3_195">2 </span><span id="tf_195" class="t s3_195">Enable VMX Outside SMX Operation (R/WL) </span>
<span id="tg_195" class="t s3_195">14:8 </span><span id="th_195" class="t s3_195">SENTER Local Functions Enables (R/WL) </span>
<span id="ti_195" class="t s3_195">15 </span><span id="tj_195" class="t s3_195">SENTER Global Functions Enable (R/WL) </span>
<span id="tk_195" class="t s3_195">79H </span><span id="tl_195" class="t s3_195">121 </span><span id="tm_195" class="t s3_195">IA32_BIOS_UPDT_TRIG </span><span id="tn_195" class="t s3_195">Core </span><span id="to_195" class="t s3_195">BIOS Update Trigger Register (W) </span>
<span id="tp_195" class="t s3_195">See Table 2-2. </span>
<span id="tq_195" class="t s3_195">8BH </span><span id="tr_195" class="t s3_195">139 </span><span id="ts_195" class="t s3_195">IA32_BIOS_SIGN_ID </span><span id="tt_195" class="t s3_195">Thread </span><span id="tu_195" class="t s3_195">BIOS Update Signature ID (R/W) </span>
<span id="tv_195" class="t s3_195">See Table 2-2. </span>
<span id="tw_195" class="t s3_195">C1H </span><span id="tx_195" class="t s3_195">193 </span><span id="ty_195" class="t s3_195">IA32_PMC0 </span><span id="tz_195" class="t s3_195">Thread </span><span id="t10_195" class="t s3_195">Performance Counter Register </span>
<span id="t11_195" class="t s3_195">See Table 2-2. </span>
<span id="t12_195" class="t s3_195">C2H </span><span id="t13_195" class="t s3_195">194 </span><span id="t14_195" class="t s3_195">IA32_PMC1 </span><span id="t15_195" class="t s3_195">Thread </span><span id="t16_195" class="t s3_195">Performance Counter Register </span>
<span id="t17_195" class="t s3_195">See Table 2-2. </span>
<span id="t18_195" class="t s3_195">C3H </span><span id="t19_195" class="t s3_195">195 </span><span id="t1a_195" class="t s3_195">IA32_PMC2 </span><span id="t1b_195" class="t s3_195">Thread </span><span id="t1c_195" class="t s3_195">Performance Counter Register </span>
<span id="t1d_195" class="t s3_195">See Table 2-2. </span>
<span id="t1e_195" class="t s3_195">C4H </span><span id="t1f_195" class="t s3_195">196 </span><span id="t1g_195" class="t s3_195">IA32_PMC3 </span><span id="t1h_195" class="t s3_195">Thread </span><span id="t1i_195" class="t s3_195">Performance Counter Register </span>
<span id="t1j_195" class="t s3_195">See Table 2-2. </span>
<span id="t1k_195" class="t s3_195">C5H </span><span id="t1l_195" class="t s3_195">197 </span><span id="t1m_195" class="t s3_195">IA32_PMC4 </span><span id="t1n_195" class="t s3_195">Core </span><span id="t1o_195" class="t s3_195">Performance Counter Register (if core not shared by </span>
<span id="t1p_195" class="t s3_195">threads) </span>
<span id="t1q_195" class="t s3_195">C6H </span><span id="t1r_195" class="t s3_195">198 </span><span id="t1s_195" class="t s3_195">IA32_PMC5 </span><span id="t1t_195" class="t s3_195">Core </span><span id="t1u_195" class="t s3_195">Performance Counter Register (if core not shared by </span>
<span id="t1v_195" class="t s3_195">threads) </span>
<span id="t1w_195" class="t s3_195">C7H </span><span id="t1x_195" class="t s3_195">199 </span><span id="t1y_195" class="t s3_195">IA32_PMC6 </span><span id="t1z_195" class="t s3_195">Core </span><span id="t20_195" class="t s3_195">Performance Counter Register (if core not shared by </span>
<span id="t21_195" class="t s3_195">threads) </span>
<span id="t22_195" class="t s3_195">C8H </span><span id="t23_195" class="t s3_195">200 </span><span id="t24_195" class="t s3_195">IA32_PMC7 </span><span id="t25_195" class="t s3_195">Core </span><span id="t26_195" class="t s3_195">Performance Counter Register (if core not shared by </span>
<span id="t27_195" class="t s3_195">threads) </span>
<span id="t28_195" class="t s3_195">CEH </span><span id="t29_195" class="t s3_195">206 </span><span id="t2a_195" class="t s3_195">MSR_PLATFORM_INFO </span><span id="t2b_195" class="t s3_195">Package </span><span id="t2c_195" class="t s3_195">Platform Information </span>
<span id="t2d_195" class="t s3_195">Contains power management and other model specific </span>
<span id="t2e_195" class="t s3_195">features enumeration. See http://biosbits.org. </span>
<span id="t2f_195" class="t s3_195">7:0 </span><span id="t2g_195" class="t s3_195">Reserved </span>
<span id="t2h_195" class="t s3_195">15:8 </span><span id="t2i_195" class="t s3_195">Package </span><span id="t2j_195" class="t s3_195">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t2k_195" class="t s3_195">This is the ratio of the frequency that invariant TSC </span>
<span id="t2l_195" class="t s3_195">runs at. Frequency = ratio * 100 MHz. </span>
<span id="t2m_195" class="t s3_195">27:16 </span><span id="t2n_195" class="t s3_195">Reserved </span>
<span id="t2o_195" class="t s3_195">28 </span><span id="t2p_195" class="t s3_195">Package </span><span id="t2q_195" class="t s3_195">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2r_195" class="t s3_195">When set to 1, indicates that Programmable Ratio Limit </span>
<span id="t2s_195" class="t s3_195">for Turbo mode is enabled. When set to 0, indicates </span>
<span id="t2t_195" class="t s3_195">Programmable Ratio Limit for Turbo mode is disabled. </span>
<span id="t2u_195" class="t s4_195">Table 2-20. </span><span id="t2v_195" class="t s4_195">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2w_195" class="t s5_195">Register </span>
<span id="t2x_195" class="t s5_195">Address </span><span id="t2y_195" class="t s5_195">Register Name / Bit Fields </span><span id="t2z_195" class="t s5_195">Scope </span><span id="t30_195" class="t s5_195">Bit Description </span>
<span id="t31_195" class="t s5_195">Hex </span><span id="t32_195" class="t s5_195">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
