
Car_Motion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000135a0  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  08013788  08013788  00014788  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013f88  08013f88  00014f88  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08013f88  08013f88  00014f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f90  08013f90  000151e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f90  08013f90  00014f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013f94  08013f94  00014f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08013f98  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ac  200001e8  0801417c  000151e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000894  0801417c  00015894  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000151e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d79  00000000  00000000  0001520d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000492d  00000000  00000000  0002ef86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  000338b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fea  00000000  00000000  00034d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df9b  00000000  00000000  00035d32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000224d2  00000000  00000000  00053ccd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e353  00000000  00000000  0007619f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001144f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e20  00000000  00000000  00114538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000c167  00000000  00000000  00119358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  001254bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	08013744 	.word	0x08013744

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	08013744 	.word	0x08013744

08000228 <_stack_init>:
 8000228:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <_mainCRTStartup>:
 8000230:	4b17      	ldr	r3, [pc, #92]	@ (8000290 <_mainCRTStartup+0x60>)
 8000232:	2b00      	cmp	r3, #0
 8000234:	bf08      	it	eq
 8000236:	4b13      	ldreq	r3, [pc, #76]	@ (8000284 <_mainCRTStartup+0x54>)
 8000238:	469d      	mov	sp, r3
 800023a:	f7ff fff5 	bl	8000228 <_stack_init>
 800023e:	2100      	movs	r1, #0
 8000240:	468b      	mov	fp, r1
 8000242:	460f      	mov	r7, r1
 8000244:	4813      	ldr	r0, [pc, #76]	@ (8000294 <_mainCRTStartup+0x64>)
 8000246:	4a14      	ldr	r2, [pc, #80]	@ (8000298 <_mainCRTStartup+0x68>)
 8000248:	1a12      	subs	r2, r2, r0
 800024a:	f00f ffbd 	bl	80101c8 <memset>
 800024e:	4b0e      	ldr	r3, [pc, #56]	@ (8000288 <_mainCRTStartup+0x58>)
 8000250:	2b00      	cmp	r3, #0
 8000252:	d000      	beq.n	8000256 <_mainCRTStartup+0x26>
 8000254:	4798      	blx	r3
 8000256:	4b0d      	ldr	r3, [pc, #52]	@ (800028c <_mainCRTStartup+0x5c>)
 8000258:	2b00      	cmp	r3, #0
 800025a:	d000      	beq.n	800025e <_mainCRTStartup+0x2e>
 800025c:	4798      	blx	r3
 800025e:	2000      	movs	r0, #0
 8000260:	2100      	movs	r1, #0
 8000262:	0004      	movs	r4, r0
 8000264:	000d      	movs	r5, r1
 8000266:	480d      	ldr	r0, [pc, #52]	@ (800029c <_mainCRTStartup+0x6c>)
 8000268:	2800      	cmp	r0, #0
 800026a:	d002      	beq.n	8000272 <_mainCRTStartup+0x42>
 800026c:	480c      	ldr	r0, [pc, #48]	@ (80002a0 <_mainCRTStartup+0x70>)
 800026e:	f3af 8000 	nop.w
 8000272:	f010 f8a3 	bl	80103bc <__libc_init_array>
 8000276:	0020      	movs	r0, r4
 8000278:	0029      	movs	r1, r5
 800027a:	f002 fe07 	bl	8002e8c <main>
 800027e:	f00e f8eb 	bl	800e458 <exit>
 8000282:	bf00      	nop
 8000284:	00080000 	.word	0x00080000
	...
 8000294:	200001e8 	.word	0x200001e8
 8000298:	20000894 	.word	0x20000894
	...
 80002a4:	08013f98 	.word	0x08013f98
 80002a8:	20000000 	.word	0x20000000
 80002ac:	200001e4 	.word	0x200001e4
 80002b0:	200001e8 	.word	0x200001e8
 80002b4:	20000894 	.word	0x20000894

080002b8 <strcmp>:
 80002b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002c0:	2a01      	cmp	r2, #1
 80002c2:	bf28      	it	cs
 80002c4:	429a      	cmpcs	r2, r3
 80002c6:	d0f7      	beq.n	80002b8 <strcmp>
 80002c8:	1ad0      	subs	r0, r2, r3
 80002ca:	4770      	bx	lr

080002cc <strlen>:
 80002cc:	4603      	mov	r3, r0
 80002ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	d1fb      	bne.n	80002ce <strlen+0x2>
 80002d6:	1a18      	subs	r0, r3, r0
 80002d8:	3801      	subs	r0, #1
 80002da:	4770      	bx	lr
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ea:	bf1d      	ittte	ne
 80002ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f0:	ea94 0f0c 	teqne	r4, ip
 80002f4:	ea95 0f0c 	teqne	r5, ip
 80002f8:	f000 f8de 	bleq	80004b8 <strlen+0x1ec>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea81 0603 	eor.w	r6, r1, r3
 8000302:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000306:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800030e:	bf18      	it	ne
 8000310:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000314:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000318:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800031c:	d038      	beq.n	8000390 <strlen+0xc4>
 800031e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000322:	f04f 0500 	mov.w	r5, #0
 8000326:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800032e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000332:	f04f 0600 	mov.w	r6, #0
 8000336:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033a:	f09c 0f00 	teq	ip, #0
 800033e:	bf18      	it	ne
 8000340:	f04e 0e01 	orrne.w	lr, lr, #1
 8000344:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000348:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800034c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000350:	d204      	bcs.n	800035c <strlen+0x90>
 8000352:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000356:	416d      	adcs	r5, r5
 8000358:	eb46 0606 	adc.w	r6, r6, r6
 800035c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000360:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000364:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000368:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800036c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000370:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000374:	bf88      	it	hi
 8000376:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037a:	d81e      	bhi.n	80003ba <strlen+0xee>
 800037c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000380:	bf08      	it	eq
 8000382:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000386:	f150 0000 	adcs.w	r0, r0, #0
 800038a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800038e:	bd70      	pop	{r4, r5, r6, pc}
 8000390:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000394:	ea46 0101 	orr.w	r1, r6, r1
 8000398:	ea40 0002 	orr.w	r0, r0, r2
 800039c:	ea81 0103 	eor.w	r1, r1, r3
 80003a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a4:	bfc2      	ittt	gt
 80003a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003ae:	bd70      	popgt	{r4, r5, r6, pc}
 80003b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b4:	f04f 0e00 	mov.w	lr, #0
 80003b8:	3c01      	subs	r4, #1
 80003ba:	f300 80ab 	bgt.w	8000514 <strlen+0x248>
 80003be:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c2:	bfde      	ittt	le
 80003c4:	2000      	movle	r0, #0
 80003c6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd70      	pople	{r4, r5, r6, pc}
 80003cc:	f1c4 0400 	rsb	r4, r4, #0
 80003d0:	3c20      	subs	r4, #32
 80003d2:	da35      	bge.n	8000440 <strlen+0x174>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc1b      	bgt.n	8000410 <strlen+0x144>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0520 	rsb	r5, r4, #32
 80003e0:	fa00 f305 	lsl.w	r3, r0, r5
 80003e4:	fa20 f004 	lsr.w	r0, r0, r4
 80003e8:	fa01 f205 	lsl.w	r2, r1, r5
 80003ec:	ea40 0002 	orr.w	r0, r0, r2
 80003f0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003fc:	fa21 f604 	lsr.w	r6, r1, r4
 8000400:	eb42 0106 	adc.w	r1, r2, r6
 8000404:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000408:	bf08      	it	eq
 800040a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040e:	bd70      	pop	{r4, r5, r6, pc}
 8000410:	f1c4 040c 	rsb	r4, r4, #12
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f304 	lsl.w	r3, r0, r4
 800041c:	fa20 f005 	lsr.w	r0, r0, r5
 8000420:	fa01 f204 	lsl.w	r2, r1, r4
 8000424:	ea40 0002 	orr.w	r0, r0, r2
 8000428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000430:	f141 0100 	adc.w	r1, r1, #0
 8000434:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000438:	bf08      	it	eq
 800043a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043e:	bd70      	pop	{r4, r5, r6, pc}
 8000440:	f1c4 0520 	rsb	r5, r4, #32
 8000444:	fa00 f205 	lsl.w	r2, r0, r5
 8000448:	ea4e 0e02 	orr.w	lr, lr, r2
 800044c:	fa20 f304 	lsr.w	r3, r0, r4
 8000450:	fa01 f205 	lsl.w	r2, r1, r5
 8000454:	ea43 0302 	orr.w	r3, r3, r2
 8000458:	fa21 f004 	lsr.w	r0, r1, r4
 800045c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000460:	fa21 f204 	lsr.w	r2, r1, r4
 8000464:	ea20 0002 	bic.w	r0, r0, r2
 8000468:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800046c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000470:	bf08      	it	eq
 8000472:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000476:	bd70      	pop	{r4, r5, r6, pc}
 8000478:	f094 0f00 	teq	r4, #0
 800047c:	d10f      	bne.n	800049e <strlen+0x1d2>
 800047e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000482:	0040      	lsls	r0, r0, #1
 8000484:	eb41 0101 	adc.w	r1, r1, r1
 8000488:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800048c:	bf08      	it	eq
 800048e:	3c01      	subeq	r4, #1
 8000490:	d0f7      	beq.n	8000482 <strlen+0x1b6>
 8000492:	ea41 0106 	orr.w	r1, r1, r6
 8000496:	f095 0f00 	teq	r5, #0
 800049a:	bf18      	it	ne
 800049c:	4770      	bxne	lr
 800049e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a2:	0052      	lsls	r2, r2, #1
 80004a4:	eb43 0303 	adc.w	r3, r3, r3
 80004a8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004ac:	bf08      	it	eq
 80004ae:	3d01      	subeq	r5, #1
 80004b0:	d0f7      	beq.n	80004a2 <strlen+0x1d6>
 80004b2:	ea43 0306 	orr.w	r3, r3, r6
 80004b6:	4770      	bx	lr
 80004b8:	ea94 0f0c 	teq	r4, ip
 80004bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c0:	bf18      	it	ne
 80004c2:	ea95 0f0c 	teqne	r5, ip
 80004c6:	d00c      	beq.n	80004e2 <strlen+0x216>
 80004c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004cc:	bf18      	it	ne
 80004ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d2:	d1d1      	bne.n	8000478 <strlen+0x1ac>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd70      	pop	{r4, r5, r6, pc}
 80004e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004e6:	bf06      	itte	eq
 80004e8:	4610      	moveq	r0, r2
 80004ea:	4619      	moveq	r1, r3
 80004ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f0:	d019      	beq.n	8000526 <strlen+0x25a>
 80004f2:	ea94 0f0c 	teq	r4, ip
 80004f6:	d102      	bne.n	80004fe <strlen+0x232>
 80004f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004fc:	d113      	bne.n	8000526 <strlen+0x25a>
 80004fe:	ea95 0f0c 	teq	r5, ip
 8000502:	d105      	bne.n	8000510 <strlen+0x244>
 8000504:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000508:	bf1c      	itt	ne
 800050a:	4610      	movne	r0, r2
 800050c:	4619      	movne	r1, r3
 800050e:	d10a      	bne.n	8000526 <strlen+0x25a>
 8000510:	ea81 0103 	eor.w	r1, r1, r3
 8000514:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800051c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000520:	f04f 0000 	mov.w	r0, #0
 8000524:	bd70      	pop	{r4, r5, r6, pc}
 8000526:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000534:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000538:	bf1e      	ittt	ne
 800053a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800053e:	ea92 0f0c 	teqne	r2, ip
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d06f      	beq.n	8000628 <strlen+0x35c>
 8000548:	441a      	add	r2, r3
 800054a:	ea80 0c01 	eor.w	ip, r0, r1
 800054e:	0240      	lsls	r0, r0, #9
 8000550:	bf18      	it	ne
 8000552:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000556:	d01e      	beq.n	8000596 <strlen+0x2ca>
 8000558:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800055c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000560:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000564:	fba0 3101 	umull	r3, r1, r0, r1
 8000568:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800056c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000570:	bf3e      	ittt	cc
 8000572:	0049      	lslcc	r1, r1, #1
 8000574:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000578:	005b      	lslcc	r3, r3, #1
 800057a:	ea40 0001 	orr.w	r0, r0, r1
 800057e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000582:	2afd      	cmp	r2, #253	@ 0xfd
 8000584:	d81d      	bhi.n	80005c2 <strlen+0x2f6>
 8000586:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800058a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800058e:	bf08      	it	eq
 8000590:	f020 0001 	biceq.w	r0, r0, #1
 8000594:	4770      	bx	lr
 8000596:	f090 0f00 	teq	r0, #0
 800059a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800059e:	bf08      	it	eq
 80005a0:	0249      	lsleq	r1, r1, #9
 80005a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80005aa:	3a7f      	subs	r2, #127	@ 0x7f
 80005ac:	bfc2      	ittt	gt
 80005ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005b6:	4770      	bxgt	lr
 80005b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005bc:	f04f 0300 	mov.w	r3, #0
 80005c0:	3a01      	subs	r2, #1
 80005c2:	dc5d      	bgt.n	8000680 <strlen+0x3b4>
 80005c4:	f112 0f19 	cmn.w	r2, #25
 80005c8:	bfdc      	itt	le
 80005ca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80005ce:	4770      	bxle	lr
 80005d0:	f1c2 0200 	rsb	r2, r2, #0
 80005d4:	0041      	lsls	r1, r0, #1
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	f1c2 0220 	rsb	r2, r2, #32
 80005de:	fa00 fc02 	lsl.w	ip, r0, r2
 80005e2:	ea5f 0031 	movs.w	r0, r1, rrx
 80005e6:	f140 0000 	adc.w	r0, r0, #0
 80005ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80005ee:	bf08      	it	eq
 80005f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005f4:	4770      	bx	lr
 80005f6:	f092 0f00 	teq	r2, #0
 80005fa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005fe:	bf02      	ittt	eq
 8000600:	0040      	lsleq	r0, r0, #1
 8000602:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000606:	3a01      	subeq	r2, #1
 8000608:	d0f9      	beq.n	80005fe <strlen+0x332>
 800060a:	ea40 000c 	orr.w	r0, r0, ip
 800060e:	f093 0f00 	teq	r3, #0
 8000612:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	bf02      	ittt	eq
 8000618:	0049      	lsleq	r1, r1, #1
 800061a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800061e:	3b01      	subeq	r3, #1
 8000620:	d0f9      	beq.n	8000616 <strlen+0x34a>
 8000622:	ea41 010c 	orr.w	r1, r1, ip
 8000626:	e78f      	b.n	8000548 <strlen+0x27c>
 8000628:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800062c:	ea92 0f0c 	teq	r2, ip
 8000630:	bf18      	it	ne
 8000632:	ea93 0f0c 	teqne	r3, ip
 8000636:	d00a      	beq.n	800064e <strlen+0x382>
 8000638:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800063c:	bf18      	it	ne
 800063e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000642:	d1d8      	bne.n	80005f6 <strlen+0x32a>
 8000644:	ea80 0001 	eor.w	r0, r0, r1
 8000648:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f090 0f00 	teq	r0, #0
 8000652:	bf17      	itett	ne
 8000654:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000658:	4608      	moveq	r0, r1
 800065a:	f091 0f00 	teqne	r1, #0
 800065e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000662:	d014      	beq.n	800068e <strlen+0x3c2>
 8000664:	ea92 0f0c 	teq	r2, ip
 8000668:	d101      	bne.n	800066e <strlen+0x3a2>
 800066a:	0242      	lsls	r2, r0, #9
 800066c:	d10f      	bne.n	800068e <strlen+0x3c2>
 800066e:	ea93 0f0c 	teq	r3, ip
 8000672:	d103      	bne.n	800067c <strlen+0x3b0>
 8000674:	024b      	lsls	r3, r1, #9
 8000676:	bf18      	it	ne
 8000678:	4608      	movne	r0, r1
 800067a:	d108      	bne.n	800068e <strlen+0x3c2>
 800067c:	ea80 0001 	eor.w	r0, r0, r1
 8000680:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000684:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000688:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800068c:	4770      	bx	lr
 800068e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000692:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000696:	4770      	bx	lr

08000698 <__aeabi_drsub>:
 8000698:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	e002      	b.n	80006a4 <__adddf3>
 800069e:	bf00      	nop

080006a0 <__aeabi_dsub>:
 80006a0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080006a4 <__adddf3>:
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006ae:	ea94 0f05 	teq	r4, r5
 80006b2:	bf08      	it	eq
 80006b4:	ea90 0f02 	teqeq	r0, r2
 80006b8:	bf1f      	itttt	ne
 80006ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80006be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80006c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80006c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006ca:	f000 80e2 	beq.w	8000892 <__adddf3+0x1ee>
 80006ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80006d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80006d6:	bfb8      	it	lt
 80006d8:	426d      	neglt	r5, r5
 80006da:	dd0c      	ble.n	80006f6 <__adddf3+0x52>
 80006dc:	442c      	add	r4, r5
 80006de:	ea80 0202 	eor.w	r2, r0, r2
 80006e2:	ea81 0303 	eor.w	r3, r1, r3
 80006e6:	ea82 0000 	eor.w	r0, r2, r0
 80006ea:	ea83 0101 	eor.w	r1, r3, r1
 80006ee:	ea80 0202 	eor.w	r2, r0, r2
 80006f2:	ea81 0303 	eor.w	r3, r1, r3
 80006f6:	2d36      	cmp	r5, #54	@ 0x36
 80006f8:	bf88      	it	hi
 80006fa:	bd30      	pophi	{r4, r5, pc}
 80006fc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000700:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000704:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000708:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800070c:	d002      	beq.n	8000714 <__adddf3+0x70>
 800070e:	4240      	negs	r0, r0
 8000710:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000714:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000718:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800071c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000720:	d002      	beq.n	8000728 <__adddf3+0x84>
 8000722:	4252      	negs	r2, r2
 8000724:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000728:	ea94 0f05 	teq	r4, r5
 800072c:	f000 80a7 	beq.w	800087e <__adddf3+0x1da>
 8000730:	f1a4 0401 	sub.w	r4, r4, #1
 8000734:	f1d5 0e20 	rsbs	lr, r5, #32
 8000738:	db0d      	blt.n	8000756 <__adddf3+0xb2>
 800073a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800073e:	fa22 f205 	lsr.w	r2, r2, r5
 8000742:	1880      	adds	r0, r0, r2
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	fa03 f20e 	lsl.w	r2, r3, lr
 800074c:	1880      	adds	r0, r0, r2
 800074e:	fa43 f305 	asr.w	r3, r3, r5
 8000752:	4159      	adcs	r1, r3
 8000754:	e00e      	b.n	8000774 <__adddf3+0xd0>
 8000756:	f1a5 0520 	sub.w	r5, r5, #32
 800075a:	f10e 0e20 	add.w	lr, lr, #32
 800075e:	2a01      	cmp	r2, #1
 8000760:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000764:	bf28      	it	cs
 8000766:	f04c 0c02 	orrcs.w	ip, ip, #2
 800076a:	fa43 f305 	asr.w	r3, r3, r5
 800076e:	18c0      	adds	r0, r0, r3
 8000770:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000774:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000778:	d507      	bpl.n	800078a <__adddf3+0xe6>
 800077a:	f04f 0e00 	mov.w	lr, #0
 800077e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000782:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000786:	eb6e 0101 	sbc.w	r1, lr, r1
 800078a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800078e:	d31b      	bcc.n	80007c8 <__adddf3+0x124>
 8000790:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000794:	d30c      	bcc.n	80007b0 <__adddf3+0x10c>
 8000796:	0849      	lsrs	r1, r1, #1
 8000798:	ea5f 0030 	movs.w	r0, r0, rrx
 800079c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007a0:	f104 0401 	add.w	r4, r4, #1
 80007a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007a8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80007ac:	f080 809a 	bcs.w	80008e4 <__adddf3+0x240>
 80007b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80007b4:	bf08      	it	eq
 80007b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007ba:	f150 0000 	adcs.w	r0, r0, #0
 80007be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007c2:	ea41 0105 	orr.w	r1, r1, r5
 80007c6:	bd30      	pop	{r4, r5, pc}
 80007c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80007cc:	4140      	adcs	r0, r0
 80007ce:	eb41 0101 	adc.w	r1, r1, r1
 80007d2:	3c01      	subs	r4, #1
 80007d4:	bf28      	it	cs
 80007d6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80007da:	d2e9      	bcs.n	80007b0 <__adddf3+0x10c>
 80007dc:	f091 0f00 	teq	r1, #0
 80007e0:	bf04      	itt	eq
 80007e2:	4601      	moveq	r1, r0
 80007e4:	2000      	moveq	r0, #0
 80007e6:	fab1 f381 	clz	r3, r1
 80007ea:	bf08      	it	eq
 80007ec:	3320      	addeq	r3, #32
 80007ee:	f1a3 030b 	sub.w	r3, r3, #11
 80007f2:	f1b3 0220 	subs.w	r2, r3, #32
 80007f6:	da0c      	bge.n	8000812 <__adddf3+0x16e>
 80007f8:	320c      	adds	r2, #12
 80007fa:	dd08      	ble.n	800080e <__adddf3+0x16a>
 80007fc:	f102 0c14 	add.w	ip, r2, #20
 8000800:	f1c2 020c 	rsb	r2, r2, #12
 8000804:	fa01 f00c 	lsl.w	r0, r1, ip
 8000808:	fa21 f102 	lsr.w	r1, r1, r2
 800080c:	e00c      	b.n	8000828 <__adddf3+0x184>
 800080e:	f102 0214 	add.w	r2, r2, #20
 8000812:	bfd8      	it	le
 8000814:	f1c2 0c20 	rsble	ip, r2, #32
 8000818:	fa01 f102 	lsl.w	r1, r1, r2
 800081c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000820:	bfdc      	itt	le
 8000822:	ea41 010c 	orrle.w	r1, r1, ip
 8000826:	4090      	lslle	r0, r2
 8000828:	1ae4      	subs	r4, r4, r3
 800082a:	bfa2      	ittt	ge
 800082c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000830:	4329      	orrge	r1, r5
 8000832:	bd30      	popge	{r4, r5, pc}
 8000834:	ea6f 0404 	mvn.w	r4, r4
 8000838:	3c1f      	subs	r4, #31
 800083a:	da1c      	bge.n	8000876 <__adddf3+0x1d2>
 800083c:	340c      	adds	r4, #12
 800083e:	dc0e      	bgt.n	800085e <__adddf3+0x1ba>
 8000840:	f104 0414 	add.w	r4, r4, #20
 8000844:	f1c4 0220 	rsb	r2, r4, #32
 8000848:	fa20 f004 	lsr.w	r0, r0, r4
 800084c:	fa01 f302 	lsl.w	r3, r1, r2
 8000850:	ea40 0003 	orr.w	r0, r0, r3
 8000854:	fa21 f304 	lsr.w	r3, r1, r4
 8000858:	ea45 0103 	orr.w	r1, r5, r3
 800085c:	bd30      	pop	{r4, r5, pc}
 800085e:	f1c4 040c 	rsb	r4, r4, #12
 8000862:	f1c4 0220 	rsb	r2, r4, #32
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 f304 	lsl.w	r3, r1, r4
 800086e:	ea40 0003 	orr.w	r0, r0, r3
 8000872:	4629      	mov	r1, r5
 8000874:	bd30      	pop	{r4, r5, pc}
 8000876:	fa21 f004 	lsr.w	r0, r1, r4
 800087a:	4629      	mov	r1, r5
 800087c:	bd30      	pop	{r4, r5, pc}
 800087e:	f094 0f00 	teq	r4, #0
 8000882:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000886:	bf06      	itte	eq
 8000888:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800088c:	3401      	addeq	r4, #1
 800088e:	3d01      	subne	r5, #1
 8000890:	e74e      	b.n	8000730 <__adddf3+0x8c>
 8000892:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000896:	bf18      	it	ne
 8000898:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800089c:	d029      	beq.n	80008f2 <__adddf3+0x24e>
 800089e:	ea94 0f05 	teq	r4, r5
 80008a2:	bf08      	it	eq
 80008a4:	ea90 0f02 	teqeq	r0, r2
 80008a8:	d005      	beq.n	80008b6 <__adddf3+0x212>
 80008aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80008ae:	bf04      	itt	eq
 80008b0:	4619      	moveq	r1, r3
 80008b2:	4610      	moveq	r0, r2
 80008b4:	bd30      	pop	{r4, r5, pc}
 80008b6:	ea91 0f03 	teq	r1, r3
 80008ba:	bf1e      	ittt	ne
 80008bc:	2100      	movne	r1, #0
 80008be:	2000      	movne	r0, #0
 80008c0:	bd30      	popne	{r4, r5, pc}
 80008c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80008c6:	d105      	bne.n	80008d4 <__adddf3+0x230>
 80008c8:	0040      	lsls	r0, r0, #1
 80008ca:	4149      	adcs	r1, r1
 80008cc:	bf28      	it	cs
 80008ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80008d2:	bd30      	pop	{r4, r5, pc}
 80008d4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80008d8:	bf3c      	itt	cc
 80008da:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80008de:	bd30      	popcc	{r4, r5, pc}
 80008e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80008e4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd30      	pop	{r4, r5, pc}
 80008f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008f6:	bf1a      	itte	ne
 80008f8:	4619      	movne	r1, r3
 80008fa:	4610      	movne	r0, r2
 80008fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000900:	bf1c      	itt	ne
 8000902:	460b      	movne	r3, r1
 8000904:	4602      	movne	r2, r0
 8000906:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800090a:	bf06      	itte	eq
 800090c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000910:	ea91 0f03 	teqeq	r1, r3
 8000914:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000918:	bd30      	pop	{r4, r5, pc}
 800091a:	bf00      	nop

0800091c <__aeabi_ui2d>:
 800091c:	f090 0f00 	teq	r0, #0
 8000920:	bf04      	itt	eq
 8000922:	2100      	moveq	r1, #0
 8000924:	4770      	bxeq	lr
 8000926:	b530      	push	{r4, r5, lr}
 8000928:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800092c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000930:	f04f 0500 	mov.w	r5, #0
 8000934:	f04f 0100 	mov.w	r1, #0
 8000938:	e750      	b.n	80007dc <__adddf3+0x138>
 800093a:	bf00      	nop

0800093c <__aeabi_i2d>:
 800093c:	f090 0f00 	teq	r0, #0
 8000940:	bf04      	itt	eq
 8000942:	2100      	moveq	r1, #0
 8000944:	4770      	bxeq	lr
 8000946:	b530      	push	{r4, r5, lr}
 8000948:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800094c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000950:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000954:	bf48      	it	mi
 8000956:	4240      	negmi	r0, r0
 8000958:	f04f 0100 	mov.w	r1, #0
 800095c:	e73e      	b.n	80007dc <__adddf3+0x138>
 800095e:	bf00      	nop

08000960 <__aeabi_f2d>:
 8000960:	0042      	lsls	r2, r0, #1
 8000962:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000966:	ea4f 0131 	mov.w	r1, r1, rrx
 800096a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800096e:	bf1f      	itttt	ne
 8000970:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000974:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000978:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800097c:	4770      	bxne	lr
 800097e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000982:	bf08      	it	eq
 8000984:	4770      	bxeq	lr
 8000986:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800098a:	bf04      	itt	eq
 800098c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000990:	4770      	bxeq	lr
 8000992:	b530      	push	{r4, r5, lr}
 8000994:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000998:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800099c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80009a0:	e71c      	b.n	80007dc <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_ul2d>:
 80009a4:	ea50 0201 	orrs.w	r2, r0, r1
 80009a8:	bf08      	it	eq
 80009aa:	4770      	bxeq	lr
 80009ac:	b530      	push	{r4, r5, lr}
 80009ae:	f04f 0500 	mov.w	r5, #0
 80009b2:	e00a      	b.n	80009ca <__aeabi_l2d+0x16>

080009b4 <__aeabi_l2d>:
 80009b4:	ea50 0201 	orrs.w	r2, r0, r1
 80009b8:	bf08      	it	eq
 80009ba:	4770      	bxeq	lr
 80009bc:	b530      	push	{r4, r5, lr}
 80009be:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80009c2:	d502      	bpl.n	80009ca <__aeabi_l2d+0x16>
 80009c4:	4240      	negs	r0, r0
 80009c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009ca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80009ce:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80009d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80009d6:	f43f aed8 	beq.w	800078a <__adddf3+0xe6>
 80009da:	f04f 0203 	mov.w	r2, #3
 80009de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80009e2:	bf18      	it	ne
 80009e4:	3203      	addne	r2, #3
 80009e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80009ea:	bf18      	it	ne
 80009ec:	3203      	addne	r2, #3
 80009ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80009f2:	f1c2 0320 	rsb	r3, r2, #32
 80009f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a02:	ea40 000e 	orr.w	r0, r0, lr
 8000a06:	fa21 f102 	lsr.w	r1, r1, r2
 8000a0a:	4414      	add	r4, r2
 8000a0c:	e6bd      	b.n	800078a <__adddf3+0xe6>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dmul>:
 8000a10:	b570      	push	{r4, r5, r6, lr}
 8000a12:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a16:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a1a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a1e:	bf1d      	ittte	ne
 8000a20:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a24:	ea94 0f0c 	teqne	r4, ip
 8000a28:	ea95 0f0c 	teqne	r5, ip
 8000a2c:	f000 f8de 	bleq	8000bec <__aeabi_dmul+0x1dc>
 8000a30:	442c      	add	r4, r5
 8000a32:	ea81 0603 	eor.w	r6, r1, r3
 8000a36:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a3a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a3e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a42:	bf18      	it	ne
 8000a44:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a48:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a50:	d038      	beq.n	8000ac4 <__aeabi_dmul+0xb4>
 8000a52:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a56:	f04f 0500 	mov.w	r5, #0
 8000a5a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000a5e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000a62:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000a66:	f04f 0600 	mov.w	r6, #0
 8000a6a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000a6e:	f09c 0f00 	teq	ip, #0
 8000a72:	bf18      	it	ne
 8000a74:	f04e 0e01 	orrne.w	lr, lr, #1
 8000a78:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000a7c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000a80:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000a84:	d204      	bcs.n	8000a90 <__aeabi_dmul+0x80>
 8000a86:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000a8a:	416d      	adcs	r5, r5
 8000a8c:	eb46 0606 	adc.w	r6, r6, r6
 8000a90:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000a94:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000a98:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000a9c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000aa0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000aa4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000aa8:	bf88      	it	hi
 8000aaa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000aae:	d81e      	bhi.n	8000aee <__aeabi_dmul+0xde>
 8000ab0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000aba:	f150 0000 	adcs.w	r0, r0, #0
 8000abe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000ac8:	ea46 0101 	orr.w	r1, r6, r1
 8000acc:	ea40 0002 	orr.w	r0, r0, r2
 8000ad0:	ea81 0103 	eor.w	r1, r1, r3
 8000ad4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000ad8:	bfc2      	ittt	gt
 8000ada:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ade:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ae2:	bd70      	popgt	{r4, r5, r6, pc}
 8000ae4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae8:	f04f 0e00 	mov.w	lr, #0
 8000aec:	3c01      	subs	r4, #1
 8000aee:	f300 80ab 	bgt.w	8000c48 <__aeabi_dmul+0x238>
 8000af2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000af6:	bfde      	ittt	le
 8000af8:	2000      	movle	r0, #0
 8000afa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000afe:	bd70      	pople	{r4, r5, r6, pc}
 8000b00:	f1c4 0400 	rsb	r4, r4, #0
 8000b04:	3c20      	subs	r4, #32
 8000b06:	da35      	bge.n	8000b74 <__aeabi_dmul+0x164>
 8000b08:	340c      	adds	r4, #12
 8000b0a:	dc1b      	bgt.n	8000b44 <__aeabi_dmul+0x134>
 8000b0c:	f104 0414 	add.w	r4, r4, #20
 8000b10:	f1c4 0520 	rsb	r5, r4, #32
 8000b14:	fa00 f305 	lsl.w	r3, r0, r5
 8000b18:	fa20 f004 	lsr.w	r0, r0, r4
 8000b1c:	fa01 f205 	lsl.w	r2, r1, r5
 8000b20:	ea40 0002 	orr.w	r0, r0, r2
 8000b24:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000b28:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000b2c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b30:	fa21 f604 	lsr.w	r6, r1, r4
 8000b34:	eb42 0106 	adc.w	r1, r2, r6
 8000b38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b3c:	bf08      	it	eq
 8000b3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b42:	bd70      	pop	{r4, r5, r6, pc}
 8000b44:	f1c4 040c 	rsb	r4, r4, #12
 8000b48:	f1c4 0520 	rsb	r5, r4, #32
 8000b4c:	fa00 f304 	lsl.w	r3, r0, r4
 8000b50:	fa20 f005 	lsr.w	r0, r0, r5
 8000b54:	fa01 f204 	lsl.w	r2, r1, r4
 8000b58:	ea40 0002 	orr.w	r0, r0, r2
 8000b5c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000b60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b64:	f141 0100 	adc.w	r1, r1, #0
 8000b68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b6c:	bf08      	it	eq
 8000b6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b72:	bd70      	pop	{r4, r5, r6, pc}
 8000b74:	f1c4 0520 	rsb	r5, r4, #32
 8000b78:	fa00 f205 	lsl.w	r2, r0, r5
 8000b7c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000b80:	fa20 f304 	lsr.w	r3, r0, r4
 8000b84:	fa01 f205 	lsl.w	r2, r1, r5
 8000b88:	ea43 0302 	orr.w	r3, r3, r2
 8000b8c:	fa21 f004 	lsr.w	r0, r1, r4
 8000b90:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000b94:	fa21 f204 	lsr.w	r2, r1, r4
 8000b98:	ea20 0002 	bic.w	r0, r0, r2
 8000b9c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000ba0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000ba4:	bf08      	it	eq
 8000ba6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000baa:	bd70      	pop	{r4, r5, r6, pc}
 8000bac:	f094 0f00 	teq	r4, #0
 8000bb0:	d10f      	bne.n	8000bd2 <__aeabi_dmul+0x1c2>
 8000bb2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000bb6:	0040      	lsls	r0, r0, #1
 8000bb8:	eb41 0101 	adc.w	r1, r1, r1
 8000bbc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bc0:	bf08      	it	eq
 8000bc2:	3c01      	subeq	r4, #1
 8000bc4:	d0f7      	beq.n	8000bb6 <__aeabi_dmul+0x1a6>
 8000bc6:	ea41 0106 	orr.w	r1, r1, r6
 8000bca:	f095 0f00 	teq	r5, #0
 8000bce:	bf18      	it	ne
 8000bd0:	4770      	bxne	lr
 8000bd2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000bd6:	0052      	lsls	r2, r2, #1
 8000bd8:	eb43 0303 	adc.w	r3, r3, r3
 8000bdc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000be0:	bf08      	it	eq
 8000be2:	3d01      	subeq	r5, #1
 8000be4:	d0f7      	beq.n	8000bd6 <__aeabi_dmul+0x1c6>
 8000be6:	ea43 0306 	orr.w	r3, r3, r6
 8000bea:	4770      	bx	lr
 8000bec:	ea94 0f0c 	teq	r4, ip
 8000bf0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000bf4:	bf18      	it	ne
 8000bf6:	ea95 0f0c 	teqne	r5, ip
 8000bfa:	d00c      	beq.n	8000c16 <__aeabi_dmul+0x206>
 8000bfc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c00:	bf18      	it	ne
 8000c02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c06:	d1d1      	bne.n	8000bac <__aeabi_dmul+0x19c>
 8000c08:	ea81 0103 	eor.w	r1, r1, r3
 8000c0c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	bd70      	pop	{r4, r5, r6, pc}
 8000c16:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c1a:	bf06      	itte	eq
 8000c1c:	4610      	moveq	r0, r2
 8000c1e:	4619      	moveq	r1, r3
 8000c20:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c24:	d019      	beq.n	8000c5a <__aeabi_dmul+0x24a>
 8000c26:	ea94 0f0c 	teq	r4, ip
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dmul+0x222>
 8000c2c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c30:	d113      	bne.n	8000c5a <__aeabi_dmul+0x24a>
 8000c32:	ea95 0f0c 	teq	r5, ip
 8000c36:	d105      	bne.n	8000c44 <__aeabi_dmul+0x234>
 8000c38:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c3c:	bf1c      	itt	ne
 8000c3e:	4610      	movne	r0, r2
 8000c40:	4619      	movne	r1, r3
 8000c42:	d10a      	bne.n	8000c5a <__aeabi_dmul+0x24a>
 8000c44:	ea81 0103 	eor.w	r1, r1, r3
 8000c48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000c4c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000c50:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000c5e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000c62:	bd70      	pop	{r4, r5, r6, pc}

08000c64 <__aeabi_ddiv>:
 8000c64:	b570      	push	{r4, r5, r6, lr}
 8000c66:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c6a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000c6e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000c72:	bf1d      	ittte	ne
 8000c74:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000c78:	ea94 0f0c 	teqne	r4, ip
 8000c7c:	ea95 0f0c 	teqne	r5, ip
 8000c80:	f000 f8a7 	bleq	8000dd2 <__aeabi_ddiv+0x16e>
 8000c84:	eba4 0405 	sub.w	r4, r4, r5
 8000c88:	ea81 0e03 	eor.w	lr, r1, r3
 8000c8c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c90:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000c94:	f000 8088 	beq.w	8000da8 <__aeabi_ddiv+0x144>
 8000c98:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000c9c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000ca0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ca4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ca8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cb0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cb4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cb8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000cbc:	429d      	cmp	r5, r3
 8000cbe:	bf08      	it	eq
 8000cc0:	4296      	cmpeq	r6, r2
 8000cc2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000cc6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000cca:	d202      	bcs.n	8000cd2 <__aeabi_ddiv+0x6e>
 8000ccc:	085b      	lsrs	r3, r3, #1
 8000cce:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cd2:	1ab6      	subs	r6, r6, r2
 8000cd4:	eb65 0503 	sbc.w	r5, r5, r3
 8000cd8:	085b      	lsrs	r3, r3, #1
 8000cda:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cde:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000ce2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000ce6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000cea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000cee:	bf22      	ittt	cs
 8000cf0:	1ab6      	subcs	r6, r6, r2
 8000cf2:	4675      	movcs	r5, lr
 8000cf4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cf8:	085b      	lsrs	r3, r3, #1
 8000cfa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cfe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d06:	bf22      	ittt	cs
 8000d08:	1ab6      	subcs	r6, r6, r2
 8000d0a:	4675      	movcs	r5, lr
 8000d0c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d1e:	bf22      	ittt	cs
 8000d20:	1ab6      	subcs	r6, r6, r2
 8000d22:	4675      	movcs	r5, lr
 8000d24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d28:	085b      	lsrs	r3, r3, #1
 8000d2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d36:	bf22      	ittt	cs
 8000d38:	1ab6      	subcs	r6, r6, r2
 8000d3a:	4675      	movcs	r5, lr
 8000d3c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d40:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d44:	d018      	beq.n	8000d78 <__aeabi_ddiv+0x114>
 8000d46:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d4a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d4e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d56:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000d5e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000d62:	d1c0      	bne.n	8000ce6 <__aeabi_ddiv+0x82>
 8000d64:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000d68:	d10b      	bne.n	8000d82 <__aeabi_ddiv+0x11e>
 8000d6a:	ea41 0100 	orr.w	r1, r1, r0
 8000d6e:	f04f 0000 	mov.w	r0, #0
 8000d72:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000d76:	e7b6      	b.n	8000ce6 <__aeabi_ddiv+0x82>
 8000d78:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000d7c:	bf04      	itt	eq
 8000d7e:	4301      	orreq	r1, r0
 8000d80:	2000      	moveq	r0, #0
 8000d82:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000d86:	bf88      	it	hi
 8000d88:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000d8c:	f63f aeaf 	bhi.w	8000aee <__aeabi_dmul+0xde>
 8000d90:	ebb5 0c03 	subs.w	ip, r5, r3
 8000d94:	bf04      	itt	eq
 8000d96:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000d9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000d9e:	f150 0000 	adcs.w	r0, r0, #0
 8000da2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000da6:	bd70      	pop	{r4, r5, r6, pc}
 8000da8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000dac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000db0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000db4:	bfc2      	ittt	gt
 8000db6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000dbe:	bd70      	popgt	{r4, r5, r6, pc}
 8000dc0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000dc4:	f04f 0e00 	mov.w	lr, #0
 8000dc8:	3c01      	subs	r4, #1
 8000dca:	e690      	b.n	8000aee <__aeabi_dmul+0xde>
 8000dcc:	ea45 0e06 	orr.w	lr, r5, r6
 8000dd0:	e68d      	b.n	8000aee <__aeabi_dmul+0xde>
 8000dd2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000dd6:	ea94 0f0c 	teq	r4, ip
 8000dda:	bf08      	it	eq
 8000ddc:	ea95 0f0c 	teqeq	r5, ip
 8000de0:	f43f af3b 	beq.w	8000c5a <__aeabi_dmul+0x24a>
 8000de4:	ea94 0f0c 	teq	r4, ip
 8000de8:	d10a      	bne.n	8000e00 <__aeabi_ddiv+0x19c>
 8000dea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000dee:	f47f af34 	bne.w	8000c5a <__aeabi_dmul+0x24a>
 8000df2:	ea95 0f0c 	teq	r5, ip
 8000df6:	f47f af25 	bne.w	8000c44 <__aeabi_dmul+0x234>
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	e72c      	b.n	8000c5a <__aeabi_dmul+0x24a>
 8000e00:	ea95 0f0c 	teq	r5, ip
 8000e04:	d106      	bne.n	8000e14 <__aeabi_ddiv+0x1b0>
 8000e06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e0a:	f43f aefd 	beq.w	8000c08 <__aeabi_dmul+0x1f8>
 8000e0e:	4610      	mov	r0, r2
 8000e10:	4619      	mov	r1, r3
 8000e12:	e722      	b.n	8000c5a <__aeabi_dmul+0x24a>
 8000e14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e18:	bf18      	it	ne
 8000e1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e1e:	f47f aec5 	bne.w	8000bac <__aeabi_dmul+0x19c>
 8000e22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e26:	f47f af0d 	bne.w	8000c44 <__aeabi_dmul+0x234>
 8000e2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e2e:	f47f aeeb 	bne.w	8000c08 <__aeabi_dmul+0x1f8>
 8000e32:	e712      	b.n	8000c5a <__aeabi_dmul+0x24a>

08000e34 <__gedf2>:
 8000e34:	f04f 3cff 	mov.w	ip, #4294967295
 8000e38:	e006      	b.n	8000e48 <__cmpdf2+0x4>
 8000e3a:	bf00      	nop

08000e3c <__ledf2>:
 8000e3c:	f04f 0c01 	mov.w	ip, #1
 8000e40:	e002      	b.n	8000e48 <__cmpdf2+0x4>
 8000e42:	bf00      	nop

08000e44 <__cmpdf2>:
 8000e44:	f04f 0c01 	mov.w	ip, #1
 8000e48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e58:	bf18      	it	ne
 8000e5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000e5e:	d01b      	beq.n	8000e98 <__cmpdf2+0x54>
 8000e60:	b001      	add	sp, #4
 8000e62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000e66:	bf0c      	ite	eq
 8000e68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000e6c:	ea91 0f03 	teqne	r1, r3
 8000e70:	bf02      	ittt	eq
 8000e72:	ea90 0f02 	teqeq	r0, r2
 8000e76:	2000      	moveq	r0, #0
 8000e78:	4770      	bxeq	lr
 8000e7a:	f110 0f00 	cmn.w	r0, #0
 8000e7e:	ea91 0f03 	teq	r1, r3
 8000e82:	bf58      	it	pl
 8000e84:	4299      	cmppl	r1, r3
 8000e86:	bf08      	it	eq
 8000e88:	4290      	cmpeq	r0, r2
 8000e8a:	bf2c      	ite	cs
 8000e8c:	17d8      	asrcs	r0, r3, #31
 8000e8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000e92:	f040 0001 	orr.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ea0:	d102      	bne.n	8000ea8 <__cmpdf2+0x64>
 8000ea2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ea6:	d107      	bne.n	8000eb8 <__cmpdf2+0x74>
 8000ea8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000eb0:	d1d6      	bne.n	8000e60 <__cmpdf2+0x1c>
 8000eb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000eb6:	d0d3      	beq.n	8000e60 <__cmpdf2+0x1c>
 8000eb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_cdrcmple>:
 8000ec0:	4684      	mov	ip, r0
 8000ec2:	4610      	mov	r0, r2
 8000ec4:	4662      	mov	r2, ip
 8000ec6:	468c      	mov	ip, r1
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4663      	mov	r3, ip
 8000ecc:	e000      	b.n	8000ed0 <__aeabi_cdcmpeq>
 8000ece:	bf00      	nop

08000ed0 <__aeabi_cdcmpeq>:
 8000ed0:	b501      	push	{r0, lr}
 8000ed2:	f7ff ffb7 	bl	8000e44 <__cmpdf2>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	bf48      	it	mi
 8000eda:	f110 0f00 	cmnmi.w	r0, #0
 8000ede:	bd01      	pop	{r0, pc}

08000ee0 <__aeabi_dcmpeq>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff fff4 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000ee8:	bf0c      	ite	eq
 8000eea:	2001      	moveq	r0, #1
 8000eec:	2000      	movne	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_dcmplt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffea 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_dcmple>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffe0 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_dcmpge>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffce 	bl	8000ec0 <__aeabi_cdrcmple>
 8000f24:	bf94      	ite	ls
 8000f26:	2001      	movls	r0, #1
 8000f28:	2000      	movhi	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_dcmpgt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffc4 	bl	8000ec0 <__aeabi_cdrcmple>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_dcmpun>:
 8000f44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f4c:	d102      	bne.n	8000f54 <__aeabi_dcmpun+0x10>
 8000f4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f52:	d10a      	bne.n	8000f6a <__aeabi_dcmpun+0x26>
 8000f54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f5c:	d102      	bne.n	8000f64 <__aeabi_dcmpun+0x20>
 8000f5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000f62:	d102      	bne.n	8000f6a <__aeabi_dcmpun+0x26>
 8000f64:	f04f 0000 	mov.w	r0, #0
 8000f68:	4770      	bx	lr
 8000f6a:	f04f 0001 	mov.w	r0, #1
 8000f6e:	4770      	bx	lr

08000f70 <__aeabi_d2iz>:
 8000f70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000f74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000f78:	d215      	bcs.n	8000fa6 <__aeabi_d2iz+0x36>
 8000f7a:	d511      	bpl.n	8000fa0 <__aeabi_d2iz+0x30>
 8000f7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000f80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f84:	d912      	bls.n	8000fac <__aeabi_d2iz+0x3c>
 8000f86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f92:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000f96:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9a:	bf18      	it	ne
 8000f9c:	4240      	negne	r0, r0
 8000f9e:	4770      	bx	lr
 8000fa0:	f04f 0000 	mov.w	r0, #0
 8000fa4:	4770      	bx	lr
 8000fa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000faa:	d105      	bne.n	8000fb8 <__aeabi_d2iz+0x48>
 8000fac:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000fb0:	bf08      	it	eq
 8000fb2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fb6:	4770      	bx	lr
 8000fb8:	f04f 0000 	mov.w	r0, #0
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <__aeabi_d2uiz>:
 8000fc0:	004a      	lsls	r2, r1, #1
 8000fc2:	d211      	bcs.n	8000fe8 <__aeabi_d2uiz+0x28>
 8000fc4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000fc8:	d211      	bcs.n	8000fee <__aeabi_d2uiz+0x2e>
 8000fca:	d50d      	bpl.n	8000fe8 <__aeabi_d2uiz+0x28>
 8000fcc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000fd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fd4:	d40e      	bmi.n	8000ff4 <__aeabi_d2uiz+0x34>
 8000fd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fe2:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe6:	4770      	bx	lr
 8000fe8:	f04f 0000 	mov.w	r0, #0
 8000fec:	4770      	bx	lr
 8000fee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ff2:	d102      	bne.n	8000ffa <__aeabi_d2uiz+0x3a>
 8000ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff8:	4770      	bx	lr
 8000ffa:	f04f 0000 	mov.w	r0, #0
 8000ffe:	4770      	bx	lr

08001000 <__aeabi_d2f>:
 8001000:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001004:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8001008:	bf24      	itt	cs
 800100a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800100e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8001012:	d90d      	bls.n	8001030 <__aeabi_d2f+0x30>
 8001014:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001018:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800101c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001020:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001024:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001028:	bf08      	it	eq
 800102a:	f020 0001 	biceq.w	r0, r0, #1
 800102e:	4770      	bx	lr
 8001030:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8001034:	d121      	bne.n	800107a <__aeabi_d2f+0x7a>
 8001036:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800103a:	bfbc      	itt	lt
 800103c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8001040:	4770      	bxlt	lr
 8001042:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001046:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800104a:	f1c2 0218 	rsb	r2, r2, #24
 800104e:	f1c2 0c20 	rsb	ip, r2, #32
 8001052:	fa10 f30c 	lsls.w	r3, r0, ip
 8001056:	fa20 f002 	lsr.w	r0, r0, r2
 800105a:	bf18      	it	ne
 800105c:	f040 0001 	orrne.w	r0, r0, #1
 8001060:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001064:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001068:	fa03 fc0c 	lsl.w	ip, r3, ip
 800106c:	ea40 000c 	orr.w	r0, r0, ip
 8001070:	fa23 f302 	lsr.w	r3, r3, r2
 8001074:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001078:	e7cc      	b.n	8001014 <__aeabi_d2f+0x14>
 800107a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800107e:	d107      	bne.n	8001090 <__aeabi_d2f+0x90>
 8001080:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001084:	bf1e      	ittt	ne
 8001086:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800108a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800108e:	4770      	bxne	lr
 8001090:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8001094:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001098:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <__aeabi_frsub>:
 80010a0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80010a4:	e002      	b.n	80010ac <__addsf3>
 80010a6:	bf00      	nop

080010a8 <__aeabi_fsub>:
 80010a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080010ac <__addsf3>:
 80010ac:	0042      	lsls	r2, r0, #1
 80010ae:	bf1f      	itttt	ne
 80010b0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80010b4:	ea92 0f03 	teqne	r2, r3
 80010b8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80010bc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010c0:	d06a      	beq.n	8001198 <__addsf3+0xec>
 80010c2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80010c6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80010ca:	bfc1      	itttt	gt
 80010cc:	18d2      	addgt	r2, r2, r3
 80010ce:	4041      	eorgt	r1, r0
 80010d0:	4048      	eorgt	r0, r1
 80010d2:	4041      	eorgt	r1, r0
 80010d4:	bfb8      	it	lt
 80010d6:	425b      	neglt	r3, r3
 80010d8:	2b19      	cmp	r3, #25
 80010da:	bf88      	it	hi
 80010dc:	4770      	bxhi	lr
 80010de:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010e2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80010e6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80010ea:	bf18      	it	ne
 80010ec:	4240      	negne	r0, r0
 80010ee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80010f2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80010f6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80010fa:	bf18      	it	ne
 80010fc:	4249      	negne	r1, r1
 80010fe:	ea92 0f03 	teq	r2, r3
 8001102:	d03f      	beq.n	8001184 <__addsf3+0xd8>
 8001104:	f1a2 0201 	sub.w	r2, r2, #1
 8001108:	fa41 fc03 	asr.w	ip, r1, r3
 800110c:	eb10 000c 	adds.w	r0, r0, ip
 8001110:	f1c3 0320 	rsb	r3, r3, #32
 8001114:	fa01 f103 	lsl.w	r1, r1, r3
 8001118:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800111c:	d502      	bpl.n	8001124 <__addsf3+0x78>
 800111e:	4249      	negs	r1, r1
 8001120:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8001124:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8001128:	d313      	bcc.n	8001152 <__addsf3+0xa6>
 800112a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800112e:	d306      	bcc.n	800113e <__addsf3+0x92>
 8001130:	0840      	lsrs	r0, r0, #1
 8001132:	ea4f 0131 	mov.w	r1, r1, rrx
 8001136:	f102 0201 	add.w	r2, r2, #1
 800113a:	2afe      	cmp	r2, #254	@ 0xfe
 800113c:	d251      	bcs.n	80011e2 <__addsf3+0x136>
 800113e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8001142:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001146:	bf08      	it	eq
 8001148:	f020 0001 	biceq.w	r0, r0, #1
 800114c:	ea40 0003 	orr.w	r0, r0, r3
 8001150:	4770      	bx	lr
 8001152:	0049      	lsls	r1, r1, #1
 8001154:	eb40 0000 	adc.w	r0, r0, r0
 8001158:	3a01      	subs	r2, #1
 800115a:	bf28      	it	cs
 800115c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8001160:	d2ed      	bcs.n	800113e <__addsf3+0x92>
 8001162:	fab0 fc80 	clz	ip, r0
 8001166:	f1ac 0c08 	sub.w	ip, ip, #8
 800116a:	ebb2 020c 	subs.w	r2, r2, ip
 800116e:	fa00 f00c 	lsl.w	r0, r0, ip
 8001172:	bfaa      	itet	ge
 8001174:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8001178:	4252      	neglt	r2, r2
 800117a:	4318      	orrge	r0, r3
 800117c:	bfbc      	itt	lt
 800117e:	40d0      	lsrlt	r0, r2
 8001180:	4318      	orrlt	r0, r3
 8001182:	4770      	bx	lr
 8001184:	f092 0f00 	teq	r2, #0
 8001188:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800118c:	bf06      	itte	eq
 800118e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8001192:	3201      	addeq	r2, #1
 8001194:	3b01      	subne	r3, #1
 8001196:	e7b5      	b.n	8001104 <__addsf3+0x58>
 8001198:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800119c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011a0:	bf18      	it	ne
 80011a2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80011a6:	d021      	beq.n	80011ec <__addsf3+0x140>
 80011a8:	ea92 0f03 	teq	r2, r3
 80011ac:	d004      	beq.n	80011b8 <__addsf3+0x10c>
 80011ae:	f092 0f00 	teq	r2, #0
 80011b2:	bf08      	it	eq
 80011b4:	4608      	moveq	r0, r1
 80011b6:	4770      	bx	lr
 80011b8:	ea90 0f01 	teq	r0, r1
 80011bc:	bf1c      	itt	ne
 80011be:	2000      	movne	r0, #0
 80011c0:	4770      	bxne	lr
 80011c2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80011c6:	d104      	bne.n	80011d2 <__addsf3+0x126>
 80011c8:	0040      	lsls	r0, r0, #1
 80011ca:	bf28      	it	cs
 80011cc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80011d0:	4770      	bx	lr
 80011d2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80011d6:	bf3c      	itt	cc
 80011d8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80011dc:	4770      	bxcc	lr
 80011de:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80011e2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80011e6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80011ea:	4770      	bx	lr
 80011ec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80011f0:	bf16      	itet	ne
 80011f2:	4608      	movne	r0, r1
 80011f4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80011f8:	4601      	movne	r1, r0
 80011fa:	0242      	lsls	r2, r0, #9
 80011fc:	bf06      	itte	eq
 80011fe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8001202:	ea90 0f01 	teqeq	r0, r1
 8001206:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800120a:	4770      	bx	lr

0800120c <__aeabi_ui2f>:
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	e004      	b.n	800121c <__aeabi_i2f+0x8>
 8001212:	bf00      	nop

08001214 <__aeabi_i2f>:
 8001214:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8001218:	bf48      	it	mi
 800121a:	4240      	negmi	r0, r0
 800121c:	ea5f 0c00 	movs.w	ip, r0
 8001220:	bf08      	it	eq
 8001222:	4770      	bxeq	lr
 8001224:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8001228:	4601      	mov	r1, r0
 800122a:	f04f 0000 	mov.w	r0, #0
 800122e:	e01c      	b.n	800126a <__aeabi_l2f+0x2a>

08001230 <__aeabi_ul2f>:
 8001230:	ea50 0201 	orrs.w	r2, r0, r1
 8001234:	bf08      	it	eq
 8001236:	4770      	bxeq	lr
 8001238:	f04f 0300 	mov.w	r3, #0
 800123c:	e00a      	b.n	8001254 <__aeabi_l2f+0x14>
 800123e:	bf00      	nop

08001240 <__aeabi_l2f>:
 8001240:	ea50 0201 	orrs.w	r2, r0, r1
 8001244:	bf08      	it	eq
 8001246:	4770      	bxeq	lr
 8001248:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800124c:	d502      	bpl.n	8001254 <__aeabi_l2f+0x14>
 800124e:	4240      	negs	r0, r0
 8001250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001254:	ea5f 0c01 	movs.w	ip, r1
 8001258:	bf02      	ittt	eq
 800125a:	4684      	moveq	ip, r0
 800125c:	4601      	moveq	r1, r0
 800125e:	2000      	moveq	r0, #0
 8001260:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8001264:	bf08      	it	eq
 8001266:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800126a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800126e:	fabc f28c 	clz	r2, ip
 8001272:	3a08      	subs	r2, #8
 8001274:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8001278:	db10      	blt.n	800129c <__aeabi_l2f+0x5c>
 800127a:	fa01 fc02 	lsl.w	ip, r1, r2
 800127e:	4463      	add	r3, ip
 8001280:	fa00 fc02 	lsl.w	ip, r0, r2
 8001284:	f1c2 0220 	rsb	r2, r2, #32
 8001288:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800128c:	fa20 f202 	lsr.w	r2, r0, r2
 8001290:	eb43 0002 	adc.w	r0, r3, r2
 8001294:	bf08      	it	eq
 8001296:	f020 0001 	biceq.w	r0, r0, #1
 800129a:	4770      	bx	lr
 800129c:	f102 0220 	add.w	r2, r2, #32
 80012a0:	fa01 fc02 	lsl.w	ip, r1, r2
 80012a4:	f1c2 0220 	rsb	r2, r2, #32
 80012a8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80012ac:	fa21 f202 	lsr.w	r2, r1, r2
 80012b0:	eb43 0002 	adc.w	r0, r3, r2
 80012b4:	bf08      	it	eq
 80012b6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80012ba:	4770      	bx	lr

080012bc <__aeabi_fmul>:
 80012bc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80012c0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80012c4:	bf1e      	ittt	ne
 80012c6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80012ca:	ea92 0f0c 	teqne	r2, ip
 80012ce:	ea93 0f0c 	teqne	r3, ip
 80012d2:	d06f      	beq.n	80013b4 <__aeabi_fmul+0xf8>
 80012d4:	441a      	add	r2, r3
 80012d6:	ea80 0c01 	eor.w	ip, r0, r1
 80012da:	0240      	lsls	r0, r0, #9
 80012dc:	bf18      	it	ne
 80012de:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80012e2:	d01e      	beq.n	8001322 <__aeabi_fmul+0x66>
 80012e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80012e8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80012ec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80012f0:	fba0 3101 	umull	r3, r1, r0, r1
 80012f4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80012f8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80012fc:	bf3e      	ittt	cc
 80012fe:	0049      	lslcc	r1, r1, #1
 8001300:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8001304:	005b      	lslcc	r3, r3, #1
 8001306:	ea40 0001 	orr.w	r0, r0, r1
 800130a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800130e:	2afd      	cmp	r2, #253	@ 0xfd
 8001310:	d81d      	bhi.n	800134e <__aeabi_fmul+0x92>
 8001312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001316:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800131a:	bf08      	it	eq
 800131c:	f020 0001 	biceq.w	r0, r0, #1
 8001320:	4770      	bx	lr
 8001322:	f090 0f00 	teq	r0, #0
 8001326:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800132a:	bf08      	it	eq
 800132c:	0249      	lsleq	r1, r1, #9
 800132e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001332:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001336:	3a7f      	subs	r2, #127	@ 0x7f
 8001338:	bfc2      	ittt	gt
 800133a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800133e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001342:	4770      	bxgt	lr
 8001344:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	3a01      	subs	r2, #1
 800134e:	dc5d      	bgt.n	800140c <__aeabi_fmul+0x150>
 8001350:	f112 0f19 	cmn.w	r2, #25
 8001354:	bfdc      	itt	le
 8001356:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800135a:	4770      	bxle	lr
 800135c:	f1c2 0200 	rsb	r2, r2, #0
 8001360:	0041      	lsls	r1, r0, #1
 8001362:	fa21 f102 	lsr.w	r1, r1, r2
 8001366:	f1c2 0220 	rsb	r2, r2, #32
 800136a:	fa00 fc02 	lsl.w	ip, r0, r2
 800136e:	ea5f 0031 	movs.w	r0, r1, rrx
 8001372:	f140 0000 	adc.w	r0, r0, #0
 8001376:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800137a:	bf08      	it	eq
 800137c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8001380:	4770      	bx	lr
 8001382:	f092 0f00 	teq	r2, #0
 8001386:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800138a:	bf02      	ittt	eq
 800138c:	0040      	lsleq	r0, r0, #1
 800138e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001392:	3a01      	subeq	r2, #1
 8001394:	d0f9      	beq.n	800138a <__aeabi_fmul+0xce>
 8001396:	ea40 000c 	orr.w	r0, r0, ip
 800139a:	f093 0f00 	teq	r3, #0
 800139e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80013a2:	bf02      	ittt	eq
 80013a4:	0049      	lsleq	r1, r1, #1
 80013a6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80013aa:	3b01      	subeq	r3, #1
 80013ac:	d0f9      	beq.n	80013a2 <__aeabi_fmul+0xe6>
 80013ae:	ea41 010c 	orr.w	r1, r1, ip
 80013b2:	e78f      	b.n	80012d4 <__aeabi_fmul+0x18>
 80013b4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80013b8:	ea92 0f0c 	teq	r2, ip
 80013bc:	bf18      	it	ne
 80013be:	ea93 0f0c 	teqne	r3, ip
 80013c2:	d00a      	beq.n	80013da <__aeabi_fmul+0x11e>
 80013c4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80013c8:	bf18      	it	ne
 80013ca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80013ce:	d1d8      	bne.n	8001382 <__aeabi_fmul+0xc6>
 80013d0:	ea80 0001 	eor.w	r0, r0, r1
 80013d4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80013d8:	4770      	bx	lr
 80013da:	f090 0f00 	teq	r0, #0
 80013de:	bf17      	itett	ne
 80013e0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80013e4:	4608      	moveq	r0, r1
 80013e6:	f091 0f00 	teqne	r1, #0
 80013ea:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80013ee:	d014      	beq.n	800141a <__aeabi_fmul+0x15e>
 80013f0:	ea92 0f0c 	teq	r2, ip
 80013f4:	d101      	bne.n	80013fa <__aeabi_fmul+0x13e>
 80013f6:	0242      	lsls	r2, r0, #9
 80013f8:	d10f      	bne.n	800141a <__aeabi_fmul+0x15e>
 80013fa:	ea93 0f0c 	teq	r3, ip
 80013fe:	d103      	bne.n	8001408 <__aeabi_fmul+0x14c>
 8001400:	024b      	lsls	r3, r1, #9
 8001402:	bf18      	it	ne
 8001404:	4608      	movne	r0, r1
 8001406:	d108      	bne.n	800141a <__aeabi_fmul+0x15e>
 8001408:	ea80 0001 	eor.w	r0, r0, r1
 800140c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001410:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001418:	4770      	bx	lr
 800141a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800141e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8001422:	4770      	bx	lr

08001424 <__aeabi_fdiv>:
 8001424:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001428:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800142c:	bf1e      	ittt	ne
 800142e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001432:	ea92 0f0c 	teqne	r2, ip
 8001436:	ea93 0f0c 	teqne	r3, ip
 800143a:	d069      	beq.n	8001510 <__aeabi_fdiv+0xec>
 800143c:	eba2 0203 	sub.w	r2, r2, r3
 8001440:	ea80 0c01 	eor.w	ip, r0, r1
 8001444:	0249      	lsls	r1, r1, #9
 8001446:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800144a:	d037      	beq.n	80014bc <__aeabi_fdiv+0x98>
 800144c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001450:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001454:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001458:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800145c:	428b      	cmp	r3, r1
 800145e:	bf38      	it	cc
 8001460:	005b      	lslcc	r3, r3, #1
 8001462:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001466:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800146a:	428b      	cmp	r3, r1
 800146c:	bf24      	itt	cs
 800146e:	1a5b      	subcs	r3, r3, r1
 8001470:	ea40 000c 	orrcs.w	r0, r0, ip
 8001474:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001478:	bf24      	itt	cs
 800147a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800147e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001482:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001486:	bf24      	itt	cs
 8001488:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800148c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001490:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001494:	bf24      	itt	cs
 8001496:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800149a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800149e:	011b      	lsls	r3, r3, #4
 80014a0:	bf18      	it	ne
 80014a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80014a6:	d1e0      	bne.n	800146a <__aeabi_fdiv+0x46>
 80014a8:	2afd      	cmp	r2, #253	@ 0xfd
 80014aa:	f63f af50 	bhi.w	800134e <__aeabi_fmul+0x92>
 80014ae:	428b      	cmp	r3, r1
 80014b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80014b4:	bf08      	it	eq
 80014b6:	f020 0001 	biceq.w	r0, r0, #1
 80014ba:	4770      	bx	lr
 80014bc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80014c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80014c4:	327f      	adds	r2, #127	@ 0x7f
 80014c6:	bfc2      	ittt	gt
 80014c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80014cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80014d0:	4770      	bxgt	lr
 80014d2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	3a01      	subs	r2, #1
 80014dc:	e737      	b.n	800134e <__aeabi_fmul+0x92>
 80014de:	f092 0f00 	teq	r2, #0
 80014e2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80014e6:	bf02      	ittt	eq
 80014e8:	0040      	lsleq	r0, r0, #1
 80014ea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80014ee:	3a01      	subeq	r2, #1
 80014f0:	d0f9      	beq.n	80014e6 <__aeabi_fdiv+0xc2>
 80014f2:	ea40 000c 	orr.w	r0, r0, ip
 80014f6:	f093 0f00 	teq	r3, #0
 80014fa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80014fe:	bf02      	ittt	eq
 8001500:	0049      	lsleq	r1, r1, #1
 8001502:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001506:	3b01      	subeq	r3, #1
 8001508:	d0f9      	beq.n	80014fe <__aeabi_fdiv+0xda>
 800150a:	ea41 010c 	orr.w	r1, r1, ip
 800150e:	e795      	b.n	800143c <__aeabi_fdiv+0x18>
 8001510:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001514:	ea92 0f0c 	teq	r2, ip
 8001518:	d108      	bne.n	800152c <__aeabi_fdiv+0x108>
 800151a:	0242      	lsls	r2, r0, #9
 800151c:	f47f af7d 	bne.w	800141a <__aeabi_fmul+0x15e>
 8001520:	ea93 0f0c 	teq	r3, ip
 8001524:	f47f af70 	bne.w	8001408 <__aeabi_fmul+0x14c>
 8001528:	4608      	mov	r0, r1
 800152a:	e776      	b.n	800141a <__aeabi_fmul+0x15e>
 800152c:	ea93 0f0c 	teq	r3, ip
 8001530:	d104      	bne.n	800153c <__aeabi_fdiv+0x118>
 8001532:	024b      	lsls	r3, r1, #9
 8001534:	f43f af4c 	beq.w	80013d0 <__aeabi_fmul+0x114>
 8001538:	4608      	mov	r0, r1
 800153a:	e76e      	b.n	800141a <__aeabi_fmul+0x15e>
 800153c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001540:	bf18      	it	ne
 8001542:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001546:	d1ca      	bne.n	80014de <__aeabi_fdiv+0xba>
 8001548:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800154c:	f47f af5c 	bne.w	8001408 <__aeabi_fmul+0x14c>
 8001550:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001554:	f47f af3c 	bne.w	80013d0 <__aeabi_fmul+0x114>
 8001558:	e75f      	b.n	800141a <__aeabi_fmul+0x15e>
 800155a:	bf00      	nop

0800155c <__gesf2>:
 800155c:	f04f 3cff 	mov.w	ip, #4294967295
 8001560:	e006      	b.n	8001570 <__cmpsf2+0x4>
 8001562:	bf00      	nop

08001564 <__lesf2>:
 8001564:	f04f 0c01 	mov.w	ip, #1
 8001568:	e002      	b.n	8001570 <__cmpsf2+0x4>
 800156a:	bf00      	nop

0800156c <__cmpsf2>:
 800156c:	f04f 0c01 	mov.w	ip, #1
 8001570:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001574:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001578:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800157c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001580:	bf18      	it	ne
 8001582:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001586:	d011      	beq.n	80015ac <__cmpsf2+0x40>
 8001588:	b001      	add	sp, #4
 800158a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800158e:	bf18      	it	ne
 8001590:	ea90 0f01 	teqne	r0, r1
 8001594:	bf58      	it	pl
 8001596:	ebb2 0003 	subspl.w	r0, r2, r3
 800159a:	bf88      	it	hi
 800159c:	17c8      	asrhi	r0, r1, #31
 800159e:	bf38      	it	cc
 80015a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80015a4:	bf18      	it	ne
 80015a6:	f040 0001 	orrne.w	r0, r0, #1
 80015aa:	4770      	bx	lr
 80015ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80015b0:	d102      	bne.n	80015b8 <__cmpsf2+0x4c>
 80015b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80015b6:	d105      	bne.n	80015c4 <__cmpsf2+0x58>
 80015b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80015bc:	d1e4      	bne.n	8001588 <__cmpsf2+0x1c>
 80015be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80015c2:	d0e1      	beq.n	8001588 <__cmpsf2+0x1c>
 80015c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop

080015cc <__aeabi_cfrcmple>:
 80015cc:	4684      	mov	ip, r0
 80015ce:	4608      	mov	r0, r1
 80015d0:	4661      	mov	r1, ip
 80015d2:	e7ff      	b.n	80015d4 <__aeabi_cfcmpeq>

080015d4 <__aeabi_cfcmpeq>:
 80015d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80015d6:	f7ff ffc9 	bl	800156c <__cmpsf2>
 80015da:	2800      	cmp	r0, #0
 80015dc:	bf48      	it	mi
 80015de:	f110 0f00 	cmnmi.w	r0, #0
 80015e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080015e4 <__aeabi_fcmpeq>:
 80015e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80015e8:	f7ff fff4 	bl	80015d4 <__aeabi_cfcmpeq>
 80015ec:	bf0c      	ite	eq
 80015ee:	2001      	moveq	r0, #1
 80015f0:	2000      	movne	r0, #0
 80015f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80015f6:	bf00      	nop

080015f8 <__aeabi_fcmplt>:
 80015f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80015fc:	f7ff ffea 	bl	80015d4 <__aeabi_cfcmpeq>
 8001600:	bf34      	ite	cc
 8001602:	2001      	movcc	r0, #1
 8001604:	2000      	movcs	r0, #0
 8001606:	f85d fb08 	ldr.w	pc, [sp], #8
 800160a:	bf00      	nop

0800160c <__aeabi_fcmple>:
 800160c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001610:	f7ff ffe0 	bl	80015d4 <__aeabi_cfcmpeq>
 8001614:	bf94      	ite	ls
 8001616:	2001      	movls	r0, #1
 8001618:	2000      	movhi	r0, #0
 800161a:	f85d fb08 	ldr.w	pc, [sp], #8
 800161e:	bf00      	nop

08001620 <__aeabi_fcmpge>:
 8001620:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001624:	f7ff ffd2 	bl	80015cc <__aeabi_cfrcmple>
 8001628:	bf94      	ite	ls
 800162a:	2001      	movls	r0, #1
 800162c:	2000      	movhi	r0, #0
 800162e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001632:	bf00      	nop

08001634 <__aeabi_fcmpgt>:
 8001634:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001638:	f7ff ffc8 	bl	80015cc <__aeabi_cfrcmple>
 800163c:	bf34      	ite	cc
 800163e:	2001      	movcc	r0, #1
 8001640:	2000      	movcs	r0, #0
 8001642:	f85d fb08 	ldr.w	pc, [sp], #8
 8001646:	bf00      	nop

08001648 <__aeabi_fcmpun>:
 8001648:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800164c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001650:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001654:	d102      	bne.n	800165c <__aeabi_fcmpun+0x14>
 8001656:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800165a:	d108      	bne.n	800166e <__aeabi_fcmpun+0x26>
 800165c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001660:	d102      	bne.n	8001668 <__aeabi_fcmpun+0x20>
 8001662:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001666:	d102      	bne.n	800166e <__aeabi_fcmpun+0x26>
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	4770      	bx	lr
 800166e:	f04f 0001 	mov.w	r0, #1
 8001672:	4770      	bx	lr

08001674 <__aeabi_f2iz>:
 8001674:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001678:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800167c:	d30f      	bcc.n	800169e <__aeabi_f2iz+0x2a>
 800167e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001682:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001686:	d90d      	bls.n	80016a4 <__aeabi_f2iz+0x30>
 8001688:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800168c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001690:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001694:	fa23 f002 	lsr.w	r0, r3, r2
 8001698:	bf18      	it	ne
 800169a:	4240      	negne	r0, r0
 800169c:	4770      	bx	lr
 800169e:	f04f 0000 	mov.w	r0, #0
 80016a2:	4770      	bx	lr
 80016a4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80016a8:	d101      	bne.n	80016ae <__aeabi_f2iz+0x3a>
 80016aa:	0242      	lsls	r2, r0, #9
 80016ac:	d105      	bne.n	80016ba <__aeabi_f2iz+0x46>
 80016ae:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80016b2:	bf08      	it	eq
 80016b4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80016b8:	4770      	bx	lr
 80016ba:	f04f 0000 	mov.w	r0, #0
 80016be:	4770      	bx	lr

080016c0 <__aeabi_d2lz>:
 80016c0:	b538      	push	{r3, r4, r5, lr}
 80016c2:	2200      	movs	r2, #0
 80016c4:	2300      	movs	r3, #0
 80016c6:	4604      	mov	r4, r0
 80016c8:	460d      	mov	r5, r1
 80016ca:	f7ff fc13 	bl	8000ef4 <__aeabi_dcmplt>
 80016ce:	b928      	cbnz	r0, 80016dc <__aeabi_d2lz+0x1c>
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80016d8:	f000 b80a 	b.w	80016f0 <__aeabi_d2ulz>
 80016dc:	4620      	mov	r0, r4
 80016de:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80016e2:	f000 f805 	bl	80016f0 <__aeabi_d2ulz>
 80016e6:	4240      	negs	r0, r0
 80016e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80016ec:	bd38      	pop	{r3, r4, r5, pc}
 80016ee:	bf00      	nop

080016f0 <__aeabi_d2ulz>:
 80016f0:	b5d0      	push	{r4, r6, r7, lr}
 80016f2:	2200      	movs	r2, #0
 80016f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <__aeabi_d2ulz+0x34>)
 80016f6:	4606      	mov	r6, r0
 80016f8:	460f      	mov	r7, r1
 80016fa:	f7ff f989 	bl	8000a10 <__aeabi_dmul>
 80016fe:	f7ff fc5f 	bl	8000fc0 <__aeabi_d2uiz>
 8001702:	4604      	mov	r4, r0
 8001704:	f7ff f90a 	bl	800091c <__aeabi_ui2d>
 8001708:	2200      	movs	r2, #0
 800170a:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <__aeabi_d2ulz+0x38>)
 800170c:	f7ff f980 	bl	8000a10 <__aeabi_dmul>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4630      	mov	r0, r6
 8001716:	4639      	mov	r1, r7
 8001718:	f7fe ffc2 	bl	80006a0 <__aeabi_dsub>
 800171c:	f7ff fc50 	bl	8000fc0 <__aeabi_d2uiz>
 8001720:	4621      	mov	r1, r4
 8001722:	bdd0      	pop	{r4, r6, r7, pc}
 8001724:	3df00000 	.word	0x3df00000
 8001728:	41f00000 	.word	0x41f00000

0800172c <Bsp_Led_Show_State_Handle>:
#include <string.h>
#include "bsp_rgb.h"

// The LED heartbeat for the board
static void Bsp_Led_Show_State_Handle(void)
{
 800172c:	b508      	push	{r3, lr}
    static uint8_t led_count = 0;
    led_count++;
 800172e:	4a08      	ldr	r2, [pc, #32]	@ (8001750 <Bsp_Led_Show_State_Handle+0x24>)
 8001730:	7813      	ldrb	r3, [r2, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	b2db      	uxtb	r3, r3
 8001736:	7013      	strb	r3, [r2, #0]
    if (led_count > 20)
 8001738:	2b14      	cmp	r3, #20
 800173a:	d800      	bhi.n	800173e <Bsp_Led_Show_State_Handle+0x12>
    {
        led_count = 0;
        LED_TOGGLE();
    }
}
 800173c:	bd08      	pop	{r3, pc}
        led_count = 0;
 800173e:	4613      	mov	r3, r2
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
        LED_TOGGLE();
 8001744:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001748:	4802      	ldr	r0, [pc, #8]	@ (8001754 <Bsp_Led_Show_State_Handle+0x28>)
 800174a:	f004 f9ca 	bl	8005ae2 <HAL_GPIO_TogglePin>
}
 800174e:	e7f5      	b.n	800173c <Bsp_Led_Show_State_Handle+0x10>
 8001750:	20000204 	.word	0x20000204
 8001754:	40011000 	.word	0x40011000

08001758 <Bsp_Init>:

void Bsp_Init(void)
{
 8001758:	b508      	push	{r3, lr}
    USART1_Init();
 800175a:	f001 f897 	bl	800288c <USART1_Init>
    HAL_Delay(1000);
 800175e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001762:	f002 fa37 	bl	8003bd4 <HAL_Delay>

    RGB_Init();
 8001766:	f001 f865 	bl	8002834 <RGB_Init>
    RGB_Clear();
 800176a:	f001 f887 	bl	800287c <RGB_Clear>

    ICM20948_init();
 800176e:	f000 fa6d 	bl	8001c4c <ICM20948_init>
    AK09916_init();
 8001772:	f000 fa9b 	bl	8001cac <AK09916_init>
    ICM20948_gyro_calibration();
 8001776:	f000 fbb1 	bl	8001edc <ICM20948_gyro_calibration>

    Motor_Init();
 800177a:	f000 fe03 	bl	8002384 <Motor_Init>
    Encoder_Init();
 800177e:	f000 f989 	bl	8001a94 <Encoder_Init>
    PID_Param_Init(); // <--- ADD THIS LINE TO LOAD PID GAINS
 8001782:	f000 fef5 	bl	8002570 <PID_Param_Init>

    printf("IMU initialization complete...\r\n");
 8001786:	4805      	ldr	r0, [pc, #20]	@ (800179c <Bsp_Init+0x44>)
 8001788:	f00e fbde 	bl	800ff48 <puts>
    printf("Mecca Robot initialization complete. FW v%s\r\n", FW_VERSION);
 800178c:	4904      	ldr	r1, [pc, #16]	@ (80017a0 <Bsp_Init+0x48>)
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <Bsp_Init+0x4c>)
 8001790:	f00e fb72 	bl	800fe78 <iprintf>
    Beep_On_Time(50);
 8001794:	2032      	movs	r0, #50	@ 0x32
 8001796:	f000 f853 	bl	8001840 <Beep_On_Time>
}
 800179a:	bd08      	pop	{r3, pc}
 800179c:	080137ec 	.word	0x080137ec
 80017a0:	0801380c 	.word	0x0801380c
 80017a4:	08013814 	.word	0x08013814

080017a8 <Bsp_Loop>:

void Bsp_Loop(void)
{
 80017a8:	b508      	push	{r3, lr}
    static uint32_t last_rgb_tick = 0;

    // 1. Time-Critical Locomotion & Housekeeping
    Command_Handler();       // Process any pending serial command (safe main-loop context)
 80017aa:	f001 fa97 	bl	8002cdc <Command_Handler>
    Bsp_Led_Show_State_Handle();
 80017ae:	f7ff ffbd 	bl	800172c <Bsp_Led_Show_State_Handle>
    Beep_Timeout_Close_Handle();
 80017b2:	f000 f885 	bl	80018c0 <Beep_Timeout_Close_Handle>
    Backup_Beep_Handle();
 80017b6:	f000 f89f 	bl	80018f8 <Backup_Beep_Handle>
    Encoder_Update_Count();
 80017ba:	f000 f8f5 	bl	80019a8 <Encoder_Update_Count>
    Motion_Handle();
 80017be:	f000 fd57 	bl	8002270 <Motion_Handle>
    ICM20948_Read_Data_Handle();
 80017c2:	f000 fafd 	bl	8001dc0 <ICM20948_Read_Data_Handle>

    // 2. RGB Heartbeat Test (Every 1 second)
    if (HAL_GetTick() - last_rgb_tick > 1000) {
 80017c6:	f002 f9dd 	bl	8003b84 <HAL_GetTick>
 80017ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <Bsp_Loop+0x60>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	1ac0      	subs	r0, r0, r3
 80017d0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80017d4:	d911      	bls.n	80017fa <Bsp_Loop+0x52>
        static uint8_t toggle = 0;
        if (toggle) {
 80017d6:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <Bsp_Loop+0x64>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	b193      	cbz	r3, 8001802 <Bsp_Loop+0x5a>
            RGB_Set_All(20, 0, 0); // Dim Red
 80017dc:	2200      	movs	r2, #0
 80017de:	4611      	mov	r1, r2
 80017e0:	2014      	movs	r0, #20
 80017e2:	f001 f839 	bl	8002858 <RGB_Set_All>
        } else {
            RGB_Clear();
        }
        toggle = !toggle;
 80017e6:	4a09      	ldr	r2, [pc, #36]	@ (800180c <Bsp_Loop+0x64>)
 80017e8:	7813      	ldrb	r3, [r2, #0]
 80017ea:	fab3 f383 	clz	r3, r3
 80017ee:	095b      	lsrs	r3, r3, #5
 80017f0:	7013      	strb	r3, [r2, #0]
        last_rgb_tick = HAL_GetTick();
 80017f2:	f002 f9c7 	bl	8003b84 <HAL_GetTick>
 80017f6:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <Bsp_Loop+0x60>)
 80017f8:	6018      	str	r0, [r3, #0]
    }

    HAL_Delay(10); // Maintains the 10ms base loop frequency
 80017fa:	200a      	movs	r0, #10
 80017fc:	f002 f9ea 	bl	8003bd4 <HAL_Delay>
}
 8001800:	bd08      	pop	{r3, pc}
            RGB_Clear();
 8001802:	f001 f83b 	bl	800287c <RGB_Clear>
 8001806:	e7ee      	b.n	80017e6 <Bsp_Loop+0x3e>
 8001808:	20000208 	.word	0x20000208
 800180c:	20000205 	.word	0x20000205

08001810 <Beep_Set_Time>:


// Refreshes the buzzer time
static void Beep_Set_Time(uint16_t time)
{
	beep_on_time = time;
 8001810:	4b01      	ldr	r3, [pc, #4]	@ (8001818 <Beep_Set_Time+0x8>)
 8001812:	8018      	strh	r0, [r3, #0]
}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	20000216 	.word	0x20000216

0800181c <Beep_Get_Time>:

// Gets the remaining time of the current buzzer on
static uint16_t Beep_Get_Time(void)
{
	return beep_on_time;
}
 800181c:	4b01      	ldr	r3, [pc, #4]	@ (8001824 <Beep_Get_Time+0x8>)
 800181e:	8818      	ldrh	r0, [r3, #0]
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000216 	.word	0x20000216

08001828 <Beep_Set_State>:


// Refreshes the buzzer status
static void Beep_Set_State(uint8_t state)
{
	beep_state = state;
 8001828:	4b01      	ldr	r3, [pc, #4]	@ (8001830 <Beep_Set_State+0x8>)
 800182a:	7018      	strb	r0, [r3, #0]
}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	20000214 	.word	0x20000214

08001834 <Beep_Get_State>:

// Gets the status of the buzzer
static uint8_t Beep_Get_State(void)
{
	return beep_state;
}
 8001834:	4b01      	ldr	r3, [pc, #4]	@ (800183c <Beep_Get_State+0x8>)
 8001836:	7818      	ldrb	r0, [r3, #0]
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000214 	.word	0x20000214

08001840 <Beep_On_Time>:


// Set the buzzer start time. The buzzer is disabled when time is 0
// Keeps ringing when time is 1, and automatically shuts down after time>=10
void Beep_On_Time(uint16_t time)
{
 8001840:	b510      	push	{r4, lr}
	if (time == BEEP_STATE_ON_ALWAYS)
 8001842:	2801      	cmp	r0, #1
 8001844:	d004      	beq.n	8001850 <Beep_On_Time+0x10>
 8001846:	4604      	mov	r4, r0
	{
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
		Beep_Set_Time(0);
		BEEP_ON();
	}
	else if (time == BEEP_STATE_OFF)
 8001848:	b170      	cbz	r0, 8001868 <Beep_On_Time+0x28>
		Beep_Set_Time(0);
		BEEP_OFF();
	}
	else
	{
		if (time >= 10)
 800184a:	2809      	cmp	r0, #9
 800184c:	d818      	bhi.n	8001880 <Beep_On_Time+0x40>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
			Beep_Set_Time(time / 10);
			BEEP_ON();
		}
	}
}
 800184e:	bd10      	pop	{r4, pc}
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
 8001850:	2001      	movs	r0, #1
 8001852:	f7ff ffe9 	bl	8001828 <Beep_Set_State>
		Beep_Set_Time(0);
 8001856:	2000      	movs	r0, #0
 8001858:	f7ff ffda 	bl	8001810 <Beep_Set_Time>
		BEEP_ON();
 800185c:	2201      	movs	r2, #1
 800185e:	2120      	movs	r1, #32
 8001860:	480f      	ldr	r0, [pc, #60]	@ (80018a0 <Beep_On_Time+0x60>)
 8001862:	f004 f938 	bl	8005ad6 <HAL_GPIO_WritePin>
 8001866:	e7f2      	b.n	800184e <Beep_On_Time+0xe>
		Beep_Set_State(BEEP_STATE_OFF);
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff ffdd 	bl	8001828 <Beep_Set_State>
		Beep_Set_Time(0);
 800186e:	2000      	movs	r0, #0
 8001870:	f7ff ffce 	bl	8001810 <Beep_Set_Time>
		BEEP_OFF();
 8001874:	2200      	movs	r2, #0
 8001876:	2120      	movs	r1, #32
 8001878:	4809      	ldr	r0, [pc, #36]	@ (80018a0 <Beep_On_Time+0x60>)
 800187a:	f004 f92c 	bl	8005ad6 <HAL_GPIO_WritePin>
 800187e:	e7e6      	b.n	800184e <Beep_On_Time+0xe>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
 8001880:	2002      	movs	r0, #2
 8001882:	f7ff ffd1 	bl	8001828 <Beep_Set_State>
			Beep_Set_Time(time / 10);
 8001886:	4b07      	ldr	r3, [pc, #28]	@ (80018a4 <Beep_On_Time+0x64>)
 8001888:	fba3 3004 	umull	r3, r0, r3, r4
 800188c:	08c0      	lsrs	r0, r0, #3
 800188e:	f7ff ffbf 	bl	8001810 <Beep_Set_Time>
			BEEP_ON();
 8001892:	2201      	movs	r2, #1
 8001894:	2120      	movs	r1, #32
 8001896:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <Beep_On_Time+0x60>)
 8001898:	f004 f91d 	bl	8005ad6 <HAL_GPIO_WritePin>
}
 800189c:	e7d7      	b.n	800184e <Beep_On_Time+0xe>
 800189e:	bf00      	nop
 80018a0:	40011000 	.word	0x40011000
 80018a4:	cccccccd 	.word	0xcccccccd

080018a8 <Beep_Off>:

void Beep_Off()
{
 80018a8:	b508      	push	{r3, lr}
    BEEP_OFF();  // Calls the macro to turn the buzzer off
 80018aa:	2200      	movs	r2, #0
 80018ac:	2120      	movs	r1, #32
 80018ae:	4803      	ldr	r0, [pc, #12]	@ (80018bc <Beep_Off+0x14>)
 80018b0:	f004 f911 	bl	8005ad6 <HAL_GPIO_WritePin>
    Beep_Set_State(BEEP_STATE_OFF);  // Ensure the state is properly updated
 80018b4:	2000      	movs	r0, #0
 80018b6:	f7ff ffb7 	bl	8001828 <Beep_Set_State>
}
 80018ba:	bd08      	pop	{r3, pc}
 80018bc:	40011000 	.word	0x40011000

080018c0 <Beep_Timeout_Close_Handle>:


// Buzzer timeout automatically shut down the program, 10 milliseconds to call once
void Beep_Timeout_Close_Handle(void)
{
 80018c0:	b508      	push	{r3, lr}
	if (Beep_Get_State() == BEEP_STATE_ON_DELAY)
 80018c2:	f7ff ffb7 	bl	8001834 <Beep_Get_State>
 80018c6:	2802      	cmp	r0, #2
 80018c8:	d000      	beq.n	80018cc <Beep_Timeout_Close_Handle+0xc>
		{
			BEEP_OFF();
			Beep_Set_State(BEEP_STATE_OFF);
		}
	}
}
 80018ca:	bd08      	pop	{r3, pc}
		if (Beep_Get_Time())
 80018cc:	f7ff ffa6 	bl	800181c <Beep_Get_Time>
 80018d0:	b120      	cbz	r0, 80018dc <Beep_Timeout_Close_Handle+0x1c>
			beep_on_time--;
 80018d2:	4a07      	ldr	r2, [pc, #28]	@ (80018f0 <Beep_Timeout_Close_Handle+0x30>)
 80018d4:	8813      	ldrh	r3, [r2, #0]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	8013      	strh	r3, [r2, #0]
 80018da:	e7f6      	b.n	80018ca <Beep_Timeout_Close_Handle+0xa>
			BEEP_OFF();
 80018dc:	2200      	movs	r2, #0
 80018de:	2120      	movs	r1, #32
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <Beep_Timeout_Close_Handle+0x34>)
 80018e2:	f004 f8f8 	bl	8005ad6 <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_OFF);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f7ff ff9e 	bl	8001828 <Beep_Set_State>
}
 80018ec:	e7ed      	b.n	80018ca <Beep_Timeout_Close_Handle+0xa>
 80018ee:	bf00      	nop
 80018f0:	20000216 	.word	0x20000216
 80018f4:	40011000 	.word	0x40011000

080018f8 <Backup_Beep_Handle>:

// Handle Backup Beep (Reverse Warning)
void Backup_Beep_Handle(void)
{
 80018f8:	b510      	push	{r4, lr}
    static uint32_t last_beep_time = 0;
    static uint8_t beep_is_active = 0;
    int vx = GetLatestVelocityX();
 80018fa:	f000 fcf3 	bl	80022e4 <GetLatestVelocityX>

    // Check if reversing (vx is negative)
    // Using a small threshold to avoid noise
    if (vx < -50)
 80018fe:	f110 0f32 	cmn.w	r0, #50	@ 0x32
 8001902:	db03      	blt.n	800190c <Backup_Beep_Handle+0x14>
        }
    }
    else
    {
        // Not reversing, ensure beep is off if it was active
        if (beep_is_active)
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <Backup_Beep_Handle+0x58>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	b9db      	cbnz	r3, 8001942 <Backup_Beep_Handle+0x4a>
        {
            Beep_Off();
            beep_is_active = 0;
        }
    }
}
 800190a:	bd10      	pop	{r4, pc}
        uint32_t current_time = HAL_GetTick();
 800190c:	f002 f93a 	bl	8003b84 <HAL_GetTick>
 8001910:	4604      	mov	r4, r0
        if (current_time - last_beep_time >= 500)
 8001912:	4b10      	ldr	r3, [pc, #64]	@ (8001954 <Backup_Beep_Handle+0x5c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	1ac3      	subs	r3, r0, r3
 8001918:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800191c:	d3f5      	bcc.n	800190a <Backup_Beep_Handle+0x12>
            if (beep_is_active == 0)
 800191e:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <Backup_Beep_Handle+0x58>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	b943      	cbnz	r3, 8001936 <Backup_Beep_Handle+0x3e>
                Beep_On_Time(BEEP_STATE_ON_ALWAYS);
 8001924:	2001      	movs	r0, #1
 8001926:	f7ff ff8b 	bl	8001840 <Beep_On_Time>
                beep_is_active = 1;
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <Backup_Beep_Handle+0x58>)
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
            last_beep_time = current_time;
 8001930:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <Backup_Beep_Handle+0x5c>)
 8001932:	601c      	str	r4, [r3, #0]
 8001934:	e7e9      	b.n	800190a <Backup_Beep_Handle+0x12>
                Beep_Off();
 8001936:	f7ff ffb7 	bl	80018a8 <Beep_Off>
                beep_is_active = 0;
 800193a:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <Backup_Beep_Handle+0x58>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	e7f6      	b.n	8001930 <Backup_Beep_Handle+0x38>
            Beep_Off();
 8001942:	f7ff ffb1 	bl	80018a8 <Beep_Off>
            beep_is_active = 0;
 8001946:	4b02      	ldr	r3, [pc, #8]	@ (8001950 <Backup_Beep_Handle+0x58>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
}
 800194c:	e7dd      	b.n	800190a <Backup_Beep_Handle+0x12>
 800194e:	bf00      	nop
 8001950:	2000020c 	.word	0x2000020c
 8001954:	20000210 	.word	0x20000210

08001958 <Encoder_Read_CNT>:
 *   Port M4 (MOTOR_ID_M4 / RR) -> TIM3
 */
static int16_t Encoder_Read_CNT(uint8_t Motor_id)
{
    int16_t Encoder_TIM = 0;
    switch(Motor_id)
 8001958:	2803      	cmp	r0, #3
 800195a:	d81c      	bhi.n	8001996 <Encoder_Read_CNT+0x3e>
 800195c:	e8df f000 	tbb	[pc, r0]
 8001960:	150f0902 	.word	0x150f0902
    {
        case MOTOR_ID_M1:  Encoder_TIM = (short)TIM2->CNT; TIM2->CNT = 0; break; // LF (Port M1)
 8001964:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001968:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800196a:	b200      	sxth	r0, r0
 800196c:	2200      	movs	r2, #0
 800196e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001970:	4770      	bx	lr
        case MOTOR_ID_M2:  Encoder_TIM = (short)TIM4->CNT; TIM4->CNT = 0; break; // LR (Port M2)
 8001972:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <Encoder_Read_CNT+0x44>)
 8001974:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001976:	b200      	sxth	r0, r0
 8001978:	2200      	movs	r2, #0
 800197a:	625a      	str	r2, [r3, #36]	@ 0x24
 800197c:	4770      	bx	lr
        case MOTOR_ID_M3:  Encoder_TIM = (short)TIM5->CNT; TIM5->CNT = 0; break; // RF (Port M3)
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <Encoder_Read_CNT+0x48>)
 8001980:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001982:	b200      	sxth	r0, r0
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	@ 0x24
 8001988:	4770      	bx	lr
        case MOTOR_ID_M4:  Encoder_TIM = (short)TIM3->CNT; TIM3->CNT = 0; break; // RR (Port M4)
 800198a:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <Encoder_Read_CNT+0x4c>)
 800198c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800198e:	b200      	sxth	r0, r0
 8001990:	2200      	movs	r2, #0
 8001992:	625a      	str	r2, [r3, #36]	@ 0x24
 8001994:	4770      	bx	lr
    switch(Motor_id)
 8001996:	2000      	movs	r0, #0
        default:  break;
    }
    return Encoder_TIM;
}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40000800 	.word	0x40000800
 80019a0:	40000c00 	.word	0x40000c00
 80019a4:	40000400 	.word	0x40000400

080019a8 <Encoder_Update_Count>:

void Encoder_Update_Count(void)
{
 80019a8:	b508      	push	{r3, lr}
     *   M2 (RL, TIM4): hardware reads -685 for forward   -= yields positive 
     *   M3 (FR, TIM5): hardware reads -733 for forward   -= yields positive 
     *   M4 (RR, TIM3): hardware reads +789 for forward   += yields positive 
     * FL/RR share one mounting orientation (+), RL/FR share the mirrored orientation (-).
     */
    g_Encoder_M1_Now += Encoder_Read_CNT(MOTOR_ID_M1); // FL: hardware + for forward
 80019aa:	2000      	movs	r0, #0
 80019ac:	f7ff ffd4 	bl	8001958 <Encoder_Read_CNT>
 80019b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a28 <Encoder_Update_Count+0x80>)
 80019b2:	6813      	ldr	r3, [r2, #0]
 80019b4:	4403      	add	r3, r0
 80019b6:	6013      	str	r3, [r2, #0]
    g_Encoder_M2_Now -= Encoder_Read_CNT(MOTOR_ID_M2); // RL: hardware - for forward
 80019b8:	2001      	movs	r0, #1
 80019ba:	f7ff ffcd 	bl	8001958 <Encoder_Read_CNT>
 80019be:	4a1b      	ldr	r2, [pc, #108]	@ (8001a2c <Encoder_Update_Count+0x84>)
 80019c0:	6813      	ldr	r3, [r2, #0]
 80019c2:	1a1b      	subs	r3, r3, r0
 80019c4:	6013      	str	r3, [r2, #0]
    g_Encoder_M3_Now -= Encoder_Read_CNT(MOTOR_ID_M3); // FR: hardware - for forward
 80019c6:	2002      	movs	r0, #2
 80019c8:	f7ff ffc6 	bl	8001958 <Encoder_Read_CNT>
 80019cc:	4a18      	ldr	r2, [pc, #96]	@ (8001a30 <Encoder_Update_Count+0x88>)
 80019ce:	6813      	ldr	r3, [r2, #0]
 80019d0:	1a1b      	subs	r3, r3, r0
 80019d2:	6013      	str	r3, [r2, #0]
    g_Encoder_M4_Now += Encoder_Read_CNT(MOTOR_ID_M4); // RR: hardware + for forward
 80019d4:	2003      	movs	r0, #3
 80019d6:	f7ff ffbf 	bl	8001958 <Encoder_Read_CNT>
 80019da:	4a16      	ldr	r2, [pc, #88]	@ (8001a34 <Encoder_Update_Count+0x8c>)
 80019dc:	6813      	ldr	r3, [r2, #0]
 80019de:	4403      	add	r3, r0
 80019e0:	6013      	str	r3, [r2, #0]

    static uint32_t reset_counter = 0;
    if (++reset_counter >= 10000)
 80019e2:	4a15      	ldr	r2, [pc, #84]	@ (8001a38 <Encoder_Update_Count+0x90>)
 80019e4:	6813      	ldr	r3, [r2, #0]
 80019e6:	3301      	adds	r3, #1
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	f242 720f 	movw	r2, #9999	@ 0x270f
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d818      	bhi.n	8001a24 <Encoder_Update_Count+0x7c>
    {
        for(int i=0; i<4; i++) encoder_offset[i] += (&g_Encoder_M1_Now)[i];
        g_Encoder_M1_Now = g_Encoder_M2_Now = g_Encoder_M3_Now = g_Encoder_M4_Now = 0;
        reset_counter = 0;
    }
}
 80019f2:	bd08      	pop	{r3, pc}
        for(int i=0; i<4; i++) encoder_offset[i] += (&g_Encoder_M1_Now)[i];
 80019f4:	4911      	ldr	r1, [pc, #68]	@ (8001a3c <Encoder_Update_Count+0x94>)
 80019f6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80019fa:	480b      	ldr	r0, [pc, #44]	@ (8001a28 <Encoder_Update_Count+0x80>)
 80019fc:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8001a00:	4402      	add	r2, r0
 8001a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001a06:	3301      	adds	r3, #1
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	ddf3      	ble.n	80019f4 <Encoder_Update_Count+0x4c>
        g_Encoder_M1_Now = g_Encoder_M2_Now = g_Encoder_M3_Now = g_Encoder_M4_Now = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	4a09      	ldr	r2, [pc, #36]	@ (8001a34 <Encoder_Update_Count+0x8c>)
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	4a07      	ldr	r2, [pc, #28]	@ (8001a30 <Encoder_Update_Count+0x88>)
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	4a05      	ldr	r2, [pc, #20]	@ (8001a2c <Encoder_Update_Count+0x84>)
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	4a03      	ldr	r2, [pc, #12]	@ (8001a28 <Encoder_Update_Count+0x80>)
 8001a1c:	6013      	str	r3, [r2, #0]
        reset_counter = 0;
 8001a1e:	4a06      	ldr	r2, [pc, #24]	@ (8001a38 <Encoder_Update_Count+0x90>)
 8001a20:	6013      	str	r3, [r2, #0]
}
 8001a22:	e7e6      	b.n	80019f2 <Encoder_Update_Count+0x4a>
        for(int i=0; i<4; i++) encoder_offset[i] += (&g_Encoder_M1_Now)[i];
 8001a24:	2300      	movs	r3, #0
 8001a26:	e7ef      	b.n	8001a08 <Encoder_Update_Count+0x60>
 8001a28:	20000238 	.word	0x20000238
 8001a2c:	20000234 	.word	0x20000234
 8001a30:	20000230 	.word	0x20000230
 8001a34:	2000022c 	.word	0x2000022c
 8001a38:	20000218 	.word	0x20000218
 8001a3c:	2000021c 	.word	0x2000021c

08001a40 <Encoder_Get_Total_Count>:

int32_t Encoder_Get_Total_Count(uint8_t Motor_id)
{
    if (Motor_id == MOTOR_ID_M1) return encoder_offset[0] + g_Encoder_M1_Now;
 8001a40:	2803      	cmp	r0, #3
 8001a42:	d81b      	bhi.n	8001a7c <Encoder_Get_Total_Count+0x3c>
 8001a44:	e8df f000 	tbb	[pc, r0]
 8001a48:	140e0802 	.word	0x140e0802
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <Encoder_Get_Total_Count+0x40>)
 8001a4e:	6818      	ldr	r0, [r3, #0]
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <Encoder_Get_Total_Count+0x44>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4418      	add	r0, r3
 8001a56:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M2) return encoder_offset[1] + g_Encoder_M2_Now;
 8001a58:	4b09      	ldr	r3, [pc, #36]	@ (8001a80 <Encoder_Get_Total_Count+0x40>)
 8001a5a:	6858      	ldr	r0, [r3, #4]
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <Encoder_Get_Total_Count+0x48>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4418      	add	r0, r3
 8001a62:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M3) return encoder_offset[2] + g_Encoder_M3_Now;
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <Encoder_Get_Total_Count+0x40>)
 8001a66:	6898      	ldr	r0, [r3, #8]
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <Encoder_Get_Total_Count+0x4c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4418      	add	r0, r3
 8001a6e:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M4) return encoder_offset[3] + g_Encoder_M4_Now;
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <Encoder_Get_Total_Count+0x40>)
 8001a72:	68d8      	ldr	r0, [r3, #12]
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <Encoder_Get_Total_Count+0x50>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4418      	add	r0, r3
 8001a7a:	4770      	bx	lr
{
 8001a7c:	2000      	movs	r0, #0
    return 0;
}
 8001a7e:	4770      	bx	lr
 8001a80:	2000021c 	.word	0x2000021c
 8001a84:	20000238 	.word	0x20000238
 8001a88:	20000234 	.word	0x20000234
 8001a8c:	20000230 	.word	0x20000230
 8001a90:	2000022c 	.word	0x2000022c

08001a94 <Encoder_Init>:

void Encoder_Init(void)
{
 8001a94:	b508      	push	{r3, lr}
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001a96:	2104      	movs	r1, #4
 8001a98:	4807      	ldr	r0, [pc, #28]	@ (8001ab8 <Encoder_Init+0x24>)
 8001a9a:	f009 fb9f 	bl	800b1dc <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001a9e:	2104      	movs	r1, #4
 8001aa0:	4806      	ldr	r0, [pc, #24]	@ (8001abc <Encoder_Init+0x28>)
 8001aa2:	f009 fb9b 	bl	800b1dc <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <Encoder_Init+0x2c>)
 8001aaa:	f009 fb97 	bl	800b1dc <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001aae:	2104      	movs	r1, #4
 8001ab0:	4804      	ldr	r0, [pc, #16]	@ (8001ac4 <Encoder_Init+0x30>)
 8001ab2:	f009 fb93 	bl	800b1dc <HAL_TIM_Encoder_Start>
}
 8001ab6:	bd08      	pop	{r3, pc}
 8001ab8:	200005bc 	.word	0x200005bc
 8001abc:	20000574 	.word	0x20000574
 8001ac0:	2000052c 	.word	0x2000052c
 8001ac4:	200004e4 	.word	0x200004e4

08001ac8 <Encoder_Reset_All>:
 * @brief Resets all encoder accumulators and offsets to zero.
 *        Call this to zero-reference the odometry position.
 */
void Encoder_Reset_All(void)
{
    g_Encoder_M1_Now = g_Encoder_M2_Now = g_Encoder_M3_Now = g_Encoder_M4_Now = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	4a08      	ldr	r2, [pc, #32]	@ (8001aec <Encoder_Reset_All+0x24>)
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4a08      	ldr	r2, [pc, #32]	@ (8001af0 <Encoder_Reset_All+0x28>)
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	4a08      	ldr	r2, [pc, #32]	@ (8001af4 <Encoder_Reset_All+0x2c>)
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	4a08      	ldr	r2, [pc, #32]	@ (8001af8 <Encoder_Reset_All+0x30>)
 8001ad8:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 4; i++) encoder_offset[i] = 0;
 8001ada:	e004      	b.n	8001ae6 <Encoder_Reset_All+0x1e>
 8001adc:	4a07      	ldr	r2, [pc, #28]	@ (8001afc <Encoder_Reset_All+0x34>)
 8001ade:	2100      	movs	r1, #0
 8001ae0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	2b03      	cmp	r3, #3
 8001ae8:	ddf8      	ble.n	8001adc <Encoder_Reset_All+0x14>
}
 8001aea:	4770      	bx	lr
 8001aec:	2000022c 	.word	0x2000022c
 8001af0:	20000230 	.word	0x20000230
 8001af4:	20000234 	.word	0x20000234
 8001af8:	20000238 	.word	0x20000238
 8001afc:	2000021c 	.word	0x2000021c

08001b00 <ICM_Active>:
float gyro_offset_x = 0, gyro_offset_y = 0, gyro_offset_z = 0;
float g_current_yaw = 0.0f;
float g_last_loop_time = 0.0f;

/* --- SPI Helpers --- */
static void ICM_Active()   { HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_RESET); }
 8001b00:	b508      	push	{r3, lr}
 8001b02:	2200      	movs	r2, #0
 8001b04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b08:	4801      	ldr	r0, [pc, #4]	@ (8001b10 <ICM_Active+0x10>)
 8001b0a:	f003 ffe4 	bl	8005ad6 <HAL_GPIO_WritePin>
 8001b0e:	bd08      	pop	{r3, pc}
 8001b10:	40010c00 	.word	0x40010c00

08001b14 <ICM_NoActive>:
static void ICM_NoActive() { HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET); }
 8001b14:	b508      	push	{r3, lr}
 8001b16:	2201      	movs	r2, #1
 8001b18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b1c:	4801      	ldr	r0, [pc, #4]	@ (8001b24 <ICM_NoActive+0x10>)
 8001b1e:	f003 ffda 	bl	8005ad6 <HAL_GPIO_WritePin>
 8001b22:	bd08      	pop	{r3, pc}
 8001b24:	40010c00 	.word	0x40010c00

08001b28 <select_user_bank>:

static void select_user_bank(userbank_t ub) {
 8001b28:	b500      	push	{lr}
 8001b2a:	b083      	sub	sp, #12
    uint8_t write_reg[2] = {REG_BANK_SEL | WRITE, (uint8_t)ub << 4};
 8001b2c:	237f      	movs	r3, #127	@ 0x7f
 8001b2e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001b32:	0100      	lsls	r0, r0, #4
 8001b34:	f88d 0005 	strb.w	r0, [sp, #5]
    ICM_Active();
 8001b38:	f7ff ffe2 	bl	8001b00 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8001b3c:	230a      	movs	r3, #10
 8001b3e:	2202      	movs	r2, #2
 8001b40:	a901      	add	r1, sp, #4
 8001b42:	4804      	ldr	r0, [pc, #16]	@ (8001b54 <select_user_bank+0x2c>)
 8001b44:	f005 f803 	bl	8006b4e <HAL_SPI_Transmit>
    ICM_NoActive();
 8001b48:	f7ff ffe4 	bl	8001b14 <ICM_NoActive>
}
 8001b4c:	b003      	add	sp, #12
 8001b4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b52:	bf00      	nop
 8001b54:	2000043c 	.word	0x2000043c

08001b58 <read_single_reg>:
    ICM_Active();
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
    ICM_NoActive();
}

static uint8_t read_single_reg(userbank_t ub, uint8_t reg) {
 8001b58:	b510      	push	{r4, lr}
 8001b5a:	b082      	sub	sp, #8
    uint8_t read_reg = READ | reg, val;
 8001b5c:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 8001b60:	f88d 1007 	strb.w	r1, [sp, #7]
    select_user_bank(ub);
 8001b64:	f7ff ffe0 	bl	8001b28 <select_user_bank>
    ICM_Active();
 8001b68:	f7ff ffca 	bl	8001b00 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 10);
 8001b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b98 <read_single_reg+0x40>)
 8001b6e:	230a      	movs	r3, #10
 8001b70:	2201      	movs	r2, #1
 8001b72:	f10d 0107 	add.w	r1, sp, #7
 8001b76:	4620      	mov	r0, r4
 8001b78:	f004 ffe9 	bl	8006b4e <HAL_SPI_Transmit>
    HAL_SPI_Receive(ICM20948_SPI, &val, 1, 10);
 8001b7c:	230a      	movs	r3, #10
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f10d 0106 	add.w	r1, sp, #6
 8001b84:	4620      	mov	r0, r4
 8001b86:	f005 f9ee 	bl	8006f66 <HAL_SPI_Receive>
    ICM_NoActive();
 8001b8a:	f7ff ffc3 	bl	8001b14 <ICM_NoActive>
    return val;
}
 8001b8e:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8001b92:	b002      	add	sp, #8
 8001b94:	bd10      	pop	{r4, pc}
 8001b96:	bf00      	nop
 8001b98:	2000043c 	.word	0x2000043c

08001b9c <write_single_reg>:
static void write_single_reg(userbank_t ub, uint8_t reg, uint8_t val) {
 8001b9c:	b500      	push	{lr}
 8001b9e:	b083      	sub	sp, #12
    uint8_t write_reg[2] = {WRITE | reg, val};
 8001ba0:	f88d 1004 	strb.w	r1, [sp, #4]
 8001ba4:	f88d 2005 	strb.w	r2, [sp, #5]
    select_user_bank(ub);
 8001ba8:	f7ff ffbe 	bl	8001b28 <select_user_bank>
    ICM_Active();
 8001bac:	f7ff ffa8 	bl	8001b00 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8001bb0:	230a      	movs	r3, #10
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	a901      	add	r1, sp, #4
 8001bb6:	4804      	ldr	r0, [pc, #16]	@ (8001bc8 <write_single_reg+0x2c>)
 8001bb8:	f004 ffc9 	bl	8006b4e <HAL_SPI_Transmit>
    ICM_NoActive();
 8001bbc:	f7ff ffaa 	bl	8001b14 <ICM_NoActive>
}
 8001bc0:	b003      	add	sp, #12
 8001bc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bc6:	bf00      	nop
 8001bc8:	2000043c 	.word	0x2000043c

08001bcc <write_mag_reg>:
    ICM_NoActive();
    return reg_val;
}

/* --- Magnetometer Proxy Helpers --- */
static void write_mag_reg(uint8_t reg, uint8_t val) {
 8001bcc:	b538      	push	{r3, r4, r5, lr}
 8001bce:	4605      	mov	r5, r0
 8001bd0:	460c      	mov	r4, r1
    write_single_reg(ub_3, B3_I2C_SLV4_ADDR, MAG_I2C_ADDR);
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	2113      	movs	r1, #19
 8001bd6:	2003      	movs	r0, #3
 8001bd8:	f7ff ffe0 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_REG, reg);
 8001bdc:	462a      	mov	r2, r5
 8001bde:	2114      	movs	r1, #20
 8001be0:	2003      	movs	r0, #3
 8001be2:	f7ff ffdb 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_DO, val);
 8001be6:	4622      	mov	r2, r4
 8001be8:	2116      	movs	r1, #22
 8001bea:	2003      	movs	r0, #3
 8001bec:	f7ff ffd6 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_CTRL, 0x80); // Enable Slave 4 write
 8001bf0:	2280      	movs	r2, #128	@ 0x80
 8001bf2:	2115      	movs	r1, #21
 8001bf4:	2003      	movs	r0, #3
 8001bf6:	f7ff ffd1 	bl	8001b9c <write_single_reg>
    HAL_Delay(10);
 8001bfa:	200a      	movs	r0, #10
 8001bfc:	f001 ffea 	bl	8003bd4 <HAL_Delay>
}
 8001c00:	bd38      	pop	{r3, r4, r5, pc}
	...

08001c04 <read_multiple_reg>:
static uint8_t* read_multiple_reg(userbank_t ub, uint8_t reg, uint8_t len) {
 8001c04:	b570      	push	{r4, r5, r6, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	4614      	mov	r4, r2
    uint8_t read_reg = READ | reg;
 8001c0a:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 8001c0e:	f88d 1007 	strb.w	r1, [sp, #7]
    select_user_bank(ub);
 8001c12:	f7ff ff89 	bl	8001b28 <select_user_bank>
    ICM_Active();
 8001c16:	f7ff ff73 	bl	8001b00 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 10);
 8001c1a:	4e0a      	ldr	r6, [pc, #40]	@ (8001c44 <read_multiple_reg+0x40>)
 8001c1c:	230a      	movs	r3, #10
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f10d 0107 	add.w	r1, sp, #7
 8001c24:	4630      	mov	r0, r6
 8001c26:	f004 ff92 	bl	8006b4e <HAL_SPI_Transmit>
    HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 10);
 8001c2a:	4d07      	ldr	r5, [pc, #28]	@ (8001c48 <read_multiple_reg+0x44>)
 8001c2c:	230a      	movs	r3, #10
 8001c2e:	4622      	mov	r2, r4
 8001c30:	4629      	mov	r1, r5
 8001c32:	4630      	mov	r0, r6
 8001c34:	f005 f997 	bl	8006f66 <HAL_SPI_Receive>
    ICM_NoActive();
 8001c38:	f7ff ff6c 	bl	8001b14 <ICM_NoActive>
}
 8001c3c:	4628      	mov	r0, r5
 8001c3e:	b002      	add	sp, #8
 8001c40:	bd70      	pop	{r4, r5, r6, pc}
 8001c42:	bf00      	nop
 8001c44:	2000043c 	.word	0x2000043c
 8001c48:	2000023c 	.word	0x2000023c

08001c4c <ICM20948_init>:

/* --- Initialization --- */
void ICM20948_init() {
 8001c4c:	b508      	push	{r3, lr}
    while(read_single_reg(ub_0, B0_WHO_AM_I) != 0xEA) { HAL_Delay(100); }
 8001c4e:	e002      	b.n	8001c56 <ICM20948_init+0xa>
 8001c50:	2064      	movs	r0, #100	@ 0x64
 8001c52:	f001 ffbf 	bl	8003bd4 <HAL_Delay>
 8001c56:	2100      	movs	r1, #0
 8001c58:	4608      	mov	r0, r1
 8001c5a:	f7ff ff7d 	bl	8001b58 <read_single_reg>
 8001c5e:	28ea      	cmp	r0, #234	@ 0xea
 8001c60:	d1f6      	bne.n	8001c50 <ICM20948_init+0x4>
    write_single_reg(ub_0, B0_PWR_MGMT_1, 0x80); // Reset
 8001c62:	2280      	movs	r2, #128	@ 0x80
 8001c64:	2106      	movs	r1, #6
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff ff98 	bl	8001b9c <write_single_reg>
    HAL_Delay(100);
 8001c6c:	2064      	movs	r0, #100	@ 0x64
 8001c6e:	f001 ffb1 	bl	8003bd4 <HAL_Delay>
    write_single_reg(ub_0, B0_PWR_MGMT_1, 0x01); // Wake
 8001c72:	2201      	movs	r2, #1
 8001c74:	2106      	movs	r1, #6
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff ff90 	bl	8001b9c <write_single_reg>
    HAL_Delay(50);
 8001c7c:	2032      	movs	r0, #50	@ 0x32
 8001c7e:	f001 ffa9 	bl	8003bd4 <HAL_Delay>
    write_single_reg(ub_0, B0_USER_CTRL, 0x30);   // Enable I2C Master
 8001c82:	2230      	movs	r2, #48	@ 0x30
 8001c84:	2103      	movs	r1, #3
 8001c86:	2000      	movs	r0, #0
 8001c88:	f7ff ff88 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_3, B3_I2C_MST_CTRL, 0x07); // Set Clock ~345kHz
 8001c8c:	2207      	movs	r2, #7
 8001c8e:	2101      	movs	r1, #1
 8001c90:	2003      	movs	r0, #3
 8001c92:	f7ff ff83 	bl	8001b9c <write_single_reg>

    write_single_reg(ub_2, B2_GYRO_CONFIG_1, (3 << 1) | 0x01); // 2000dps
 8001c96:	2207      	movs	r2, #7
 8001c98:	2101      	movs	r1, #1
 8001c9a:	2002      	movs	r0, #2
 8001c9c:	f7ff ff7e 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_2, B2_ACCEL_CONFIG, (0 << 1) | 0x01);  // 2g
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	2114      	movs	r1, #20
 8001ca4:	2002      	movs	r0, #2
 8001ca6:	f7ff ff79 	bl	8001b9c <write_single_reg>
}
 8001caa:	bd08      	pop	{r3, pc}

08001cac <AK09916_init>:

void AK09916_init() {
 8001cac:	b508      	push	{r3, lr}
    write_mag_reg(0x32, 0x01); // Software Reset
 8001cae:	2101      	movs	r1, #1
 8001cb0:	2032      	movs	r0, #50	@ 0x32
 8001cb2:	f7ff ff8b 	bl	8001bcc <write_mag_reg>
    HAL_Delay(50);
 8001cb6:	2032      	movs	r0, #50	@ 0x32
 8001cb8:	f001 ff8c 	bl	8003bd4 <HAL_Delay>
    write_mag_reg(MAG_CNTL2, 0x08); // Continuous Mode 100Hz
 8001cbc:	2108      	movs	r1, #8
 8001cbe:	2031      	movs	r0, #49	@ 0x31
 8001cc0:	f7ff ff84 	bl	8001bcc <write_mag_reg>

    write_single_reg(ub_3, B3_I2C_SLV0_ADDR, MAG_I2C_ADDR | READ);
 8001cc4:	228c      	movs	r2, #140	@ 0x8c
 8001cc6:	2103      	movs	r1, #3
 8001cc8:	4608      	mov	r0, r1
 8001cca:	f7ff ff67 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV0_REG, MAG_ST1);
 8001cce:	2210      	movs	r2, #16
 8001cd0:	2104      	movs	r1, #4
 8001cd2:	2003      	movs	r0, #3
 8001cd4:	f7ff ff62 	bl	8001b9c <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV0_CTRL, 0x89); // Auto-read 9 bytes
 8001cd8:	2289      	movs	r2, #137	@ 0x89
 8001cda:	2105      	movs	r1, #5
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f7ff ff5d 	bl	8001b9c <write_single_reg>
}
 8001ce2:	bd08      	pop	{r3, pc}

08001ce4 <ICM20948_accel_read_g>:
    g_current_yaw -= g_imu_gyro.z * dt;
    if (g_current_yaw >= 360.0f) g_current_yaw -= 360.0f;
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
}

void ICM20948_accel_read_g(axises_t* data) {
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	4605      	mov	r5, r0
    uint8_t* t = read_multiple_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8001ce8:	2206      	movs	r2, #6
 8001cea:	212d      	movs	r1, #45	@ 0x2d
 8001cec:	2000      	movs	r0, #0
 8001cee:	f7ff ff89 	bl	8001c04 <read_multiple_reg>
 8001cf2:	4604      	mov	r4, r0
    data->x = (float)((int16_t)(t[0] << 8 | t[1])) / g_scale_accel;
 8001cf4:	7803      	ldrb	r3, [r0, #0]
 8001cf6:	7840      	ldrb	r0, [r0, #1]
 8001cf8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001cfc:	b200      	sxth	r0, r0
 8001cfe:	f7ff fa89 	bl	8001214 <__aeabi_i2f>
 8001d02:	4e0e      	ldr	r6, [pc, #56]	@ (8001d3c <ICM20948_accel_read_g+0x58>)
 8001d04:	6831      	ldr	r1, [r6, #0]
 8001d06:	f7ff fb8d 	bl	8001424 <__aeabi_fdiv>
 8001d0a:	6028      	str	r0, [r5, #0]
    data->y = (float)((int16_t)(t[2] << 8 | t[3])) / g_scale_accel;
 8001d0c:	78a3      	ldrb	r3, [r4, #2]
 8001d0e:	78e0      	ldrb	r0, [r4, #3]
 8001d10:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d14:	b200      	sxth	r0, r0
 8001d16:	f7ff fa7d 	bl	8001214 <__aeabi_i2f>
 8001d1a:	6836      	ldr	r6, [r6, #0]
 8001d1c:	4631      	mov	r1, r6
 8001d1e:	f7ff fb81 	bl	8001424 <__aeabi_fdiv>
 8001d22:	6068      	str	r0, [r5, #4]
    data->z = (float)((int16_t)(t[4] << 8 | t[5])) / g_scale_accel;
 8001d24:	7923      	ldrb	r3, [r4, #4]
 8001d26:	7960      	ldrb	r0, [r4, #5]
 8001d28:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d2c:	b200      	sxth	r0, r0
 8001d2e:	f7ff fa71 	bl	8001214 <__aeabi_i2f>
 8001d32:	4631      	mov	r1, r6
 8001d34:	f7ff fb76 	bl	8001424 <__aeabi_fdiv>
 8001d38:	60a8      	str	r0, [r5, #8]
}
 8001d3a:	bd70      	pop	{r4, r5, r6, pc}
 8001d3c:	20000008 	.word	0x20000008

08001d40 <ICM20948_gyro_read_dps>:

void ICM20948_gyro_read_dps(axises_t* data) {
 8001d40:	b570      	push	{r4, r5, r6, lr}
 8001d42:	4605      	mov	r5, r0
    uint8_t* t = read_multiple_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001d44:	2206      	movs	r2, #6
 8001d46:	2133      	movs	r1, #51	@ 0x33
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7ff ff5b 	bl	8001c04 <read_multiple_reg>
 8001d4e:	4604      	mov	r4, r0
    data->x = (float)((int16_t)(t[0] << 8 | t[1]) - gyro_offset_x) / g_scale_gyro;
 8001d50:	7803      	ldrb	r3, [r0, #0]
 8001d52:	7840      	ldrb	r0, [r0, #1]
 8001d54:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d58:	b200      	sxth	r0, r0
 8001d5a:	f7ff fa5b 	bl	8001214 <__aeabi_i2f>
 8001d5e:	4b14      	ldr	r3, [pc, #80]	@ (8001db0 <ICM20948_gyro_read_dps+0x70>)
 8001d60:	6819      	ldr	r1, [r3, #0]
 8001d62:	f7ff f9a1 	bl	80010a8 <__aeabi_fsub>
 8001d66:	4e13      	ldr	r6, [pc, #76]	@ (8001db4 <ICM20948_gyro_read_dps+0x74>)
 8001d68:	6831      	ldr	r1, [r6, #0]
 8001d6a:	f7ff fb5b 	bl	8001424 <__aeabi_fdiv>
 8001d6e:	6028      	str	r0, [r5, #0]
    data->y = (float)((int16_t)(t[2] << 8 | t[3]) - gyro_offset_y) / g_scale_gyro;
 8001d70:	78a3      	ldrb	r3, [r4, #2]
 8001d72:	78e0      	ldrb	r0, [r4, #3]
 8001d74:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d78:	b200      	sxth	r0, r0
 8001d7a:	f7ff fa4b 	bl	8001214 <__aeabi_i2f>
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001db8 <ICM20948_gyro_read_dps+0x78>)
 8001d80:	6819      	ldr	r1, [r3, #0]
 8001d82:	f7ff f991 	bl	80010a8 <__aeabi_fsub>
 8001d86:	6836      	ldr	r6, [r6, #0]
 8001d88:	4631      	mov	r1, r6
 8001d8a:	f7ff fb4b 	bl	8001424 <__aeabi_fdiv>
 8001d8e:	6068      	str	r0, [r5, #4]
    data->z = (float)((int16_t)(t[4] << 8 | t[5]) - gyro_offset_z) / g_scale_gyro;
 8001d90:	7923      	ldrb	r3, [r4, #4]
 8001d92:	7960      	ldrb	r0, [r4, #5]
 8001d94:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d98:	b200      	sxth	r0, r0
 8001d9a:	f7ff fa3b 	bl	8001214 <__aeabi_i2f>
 8001d9e:	4b07      	ldr	r3, [pc, #28]	@ (8001dbc <ICM20948_gyro_read_dps+0x7c>)
 8001da0:	6819      	ldr	r1, [r3, #0]
 8001da2:	f7ff f981 	bl	80010a8 <__aeabi_fsub>
 8001da6:	4631      	mov	r1, r6
 8001da8:	f7ff fb3c 	bl	8001424 <__aeabi_fdiv>
 8001dac:	60a8      	str	r0, [r5, #8]
}
 8001dae:	bd70      	pop	{r4, r5, r6, pc}
 8001db0:	2000025c 	.word	0x2000025c
 8001db4:	20000004 	.word	0x20000004
 8001db8:	20000258 	.word	0x20000258
 8001dbc:	20000254 	.word	0x20000254

08001dc0 <ICM20948_Read_Data_Handle>:
void ICM20948_Read_Data_Handle(void) {
 8001dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t current_tick = HAL_GetTick();
 8001dc2:	f001 fedf 	bl	8003b84 <HAL_GetTick>
 8001dc6:	4604      	mov	r4, r0
    if (last_tick == 0) { last_tick = current_tick; return; }
 8001dc8:	4b38      	ldr	r3, [pc, #224]	@ (8001eac <ICM20948_Read_Data_Handle+0xec>)
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	d064      	beq.n	8001e9a <ICM20948_Read_Data_Handle+0xda>
    g_last_loop_time = (float)delta;
 8001dd0:	1a20      	subs	r0, r4, r0
 8001dd2:	f7ff fa1b 	bl	800120c <__aeabi_ui2f>
 8001dd6:	4b36      	ldr	r3, [pc, #216]	@ (8001eb0 <ICM20948_Read_Data_Handle+0xf0>)
 8001dd8:	6018      	str	r0, [r3, #0]
    float dt = (float)delta / 1000.0f;
 8001dda:	4936      	ldr	r1, [pc, #216]	@ (8001eb4 <ICM20948_Read_Data_Handle+0xf4>)
 8001ddc:	f7ff fb22 	bl	8001424 <__aeabi_fdiv>
 8001de0:	4605      	mov	r5, r0
    last_tick = current_tick;
 8001de2:	4b32      	ldr	r3, [pc, #200]	@ (8001eac <ICM20948_Read_Data_Handle+0xec>)
 8001de4:	601c      	str	r4, [r3, #0]
    if (dt > 0.1f) dt = 0.011f; // Target 11ms based on your hardware tests
 8001de6:	4934      	ldr	r1, [pc, #208]	@ (8001eb8 <ICM20948_Read_Data_Handle+0xf8>)
 8001de8:	f7ff fc24 	bl	8001634 <__aeabi_fcmpgt>
 8001dec:	b100      	cbz	r0, 8001df0 <ICM20948_Read_Data_Handle+0x30>
 8001dee:	4d33      	ldr	r5, [pc, #204]	@ (8001ebc <ICM20948_Read_Data_Handle+0xfc>)
    ICM20948_accel_read_g(&g_imu_accel);
 8001df0:	4833      	ldr	r0, [pc, #204]	@ (8001ec0 <ICM20948_Read_Data_Handle+0x100>)
 8001df2:	f7ff ff77 	bl	8001ce4 <ICM20948_accel_read_g>
    ICM20948_gyro_read_dps(&g_imu_gyro);
 8001df6:	4833      	ldr	r0, [pc, #204]	@ (8001ec4 <ICM20948_Read_Data_Handle+0x104>)
 8001df8:	f7ff ffa2 	bl	8001d40 <ICM20948_gyro_read_dps>
    uint8_t* m = read_multiple_reg(ub_0, B0_EXT_SENS_DATA, 9);
 8001dfc:	2209      	movs	r2, #9
 8001dfe:	213b      	movs	r1, #59	@ 0x3b
 8001e00:	2000      	movs	r0, #0
 8001e02:	f7ff feff 	bl	8001c04 <read_multiple_reg>
 8001e06:	4603      	mov	r3, r0
    if (m[0] & 0x01) { // ST1 DRDY check
 8001e08:	7802      	ldrb	r2, [r0, #0]
 8001e0a:	f012 0f01 	tst.w	r2, #1
 8001e0e:	d027      	beq.n	8001e60 <ICM20948_Read_Data_Handle+0xa0>
        g_raw_mag.x = (int16_t)(m[2] << 8 | m[1]);
 8001e10:	7882      	ldrb	r2, [r0, #2]
 8001e12:	7840      	ldrb	r0, [r0, #1]
 8001e14:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8001e18:	b200      	sxth	r0, r0
 8001e1a:	4a2b      	ldr	r2, [pc, #172]	@ (8001ec8 <ICM20948_Read_Data_Handle+0x108>)
 8001e1c:	8010      	strh	r0, [r2, #0]
        g_raw_mag.y = (int16_t)(m[4] << 8 | m[3]);
 8001e1e:	7919      	ldrb	r1, [r3, #4]
 8001e20:	78de      	ldrb	r6, [r3, #3]
 8001e22:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8001e26:	b236      	sxth	r6, r6
 8001e28:	8056      	strh	r6, [r2, #2]
        g_raw_mag.z = (int16_t)(m[6] << 8 | m[5]);
 8001e2a:	7999      	ldrb	r1, [r3, #6]
 8001e2c:	795c      	ldrb	r4, [r3, #5]
 8001e2e:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
 8001e32:	b224      	sxth	r4, r4
 8001e34:	8094      	strh	r4, [r2, #4]
        g_imu_mag.x = (float)g_raw_mag.x * 0.15f;
 8001e36:	f7ff f9ed 	bl	8001214 <__aeabi_i2f>
 8001e3a:	4924      	ldr	r1, [pc, #144]	@ (8001ecc <ICM20948_Read_Data_Handle+0x10c>)
 8001e3c:	f7ff fa3e 	bl	80012bc <__aeabi_fmul>
 8001e40:	4f23      	ldr	r7, [pc, #140]	@ (8001ed0 <ICM20948_Read_Data_Handle+0x110>)
 8001e42:	6038      	str	r0, [r7, #0]
        g_imu_mag.y = (float)g_raw_mag.y * 0.15f;
 8001e44:	4630      	mov	r0, r6
 8001e46:	f7ff f9e5 	bl	8001214 <__aeabi_i2f>
 8001e4a:	4920      	ldr	r1, [pc, #128]	@ (8001ecc <ICM20948_Read_Data_Handle+0x10c>)
 8001e4c:	f7ff fa36 	bl	80012bc <__aeabi_fmul>
 8001e50:	6078      	str	r0, [r7, #4]
        g_imu_mag.z = (float)g_raw_mag.z * 0.15f;
 8001e52:	4620      	mov	r0, r4
 8001e54:	f7ff f9de 	bl	8001214 <__aeabi_i2f>
 8001e58:	491c      	ldr	r1, [pc, #112]	@ (8001ecc <ICM20948_Read_Data_Handle+0x10c>)
 8001e5a:	f7ff fa2f 	bl	80012bc <__aeabi_fmul>
 8001e5e:	60b8      	str	r0, [r7, #8]
    g_current_yaw -= g_imu_gyro.z * dt;
 8001e60:	4629      	mov	r1, r5
 8001e62:	4b18      	ldr	r3, [pc, #96]	@ (8001ec4 <ICM20948_Read_Data_Handle+0x104>)
 8001e64:	6898      	ldr	r0, [r3, #8]
 8001e66:	f7ff fa29 	bl	80012bc <__aeabi_fmul>
 8001e6a:	4601      	mov	r1, r0
 8001e6c:	4d19      	ldr	r5, [pc, #100]	@ (8001ed4 <ICM20948_Read_Data_Handle+0x114>)
 8001e6e:	6828      	ldr	r0, [r5, #0]
 8001e70:	f7ff f91a 	bl	80010a8 <__aeabi_fsub>
 8001e74:	4604      	mov	r4, r0
 8001e76:	6028      	str	r0, [r5, #0]
    if (g_current_yaw >= 360.0f) g_current_yaw -= 360.0f;
 8001e78:	4917      	ldr	r1, [pc, #92]	@ (8001ed8 <ICM20948_Read_Data_Handle+0x118>)
 8001e7a:	f7ff fbd1 	bl	8001620 <__aeabi_fcmpge>
 8001e7e:	b120      	cbz	r0, 8001e8a <ICM20948_Read_Data_Handle+0xca>
 8001e80:	4915      	ldr	r1, [pc, #84]	@ (8001ed8 <ICM20948_Read_Data_Handle+0x118>)
 8001e82:	4620      	mov	r0, r4
 8001e84:	f7ff f910 	bl	80010a8 <__aeabi_fsub>
 8001e88:	6028      	str	r0, [r5, #0]
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <ICM20948_Read_Data_Handle+0x114>)
 8001e8c:	681c      	ldr	r4, [r3, #0]
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4620      	mov	r0, r4
 8001e92:	f7ff fbb1 	bl	80015f8 <__aeabi_fcmplt>
 8001e96:	b910      	cbnz	r0, 8001e9e <ICM20948_Read_Data_Handle+0xde>
}
 8001e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (last_tick == 0) { last_tick = current_tick; return; }
 8001e9a:	601c      	str	r4, [r3, #0]
 8001e9c:	e7fc      	b.n	8001e98 <ICM20948_Read_Data_Handle+0xd8>
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
 8001e9e:	490e      	ldr	r1, [pc, #56]	@ (8001ed8 <ICM20948_Read_Data_Handle+0x118>)
 8001ea0:	4620      	mov	r0, r4
 8001ea2:	f7ff f903 	bl	80010ac <__addsf3>
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <ICM20948_Read_Data_Handle+0x114>)
 8001ea8:	6018      	str	r0, [r3, #0]
 8001eaa:	e7f5      	b.n	8001e98 <ICM20948_Read_Data_Handle+0xd8>
 8001eac:	20000248 	.word	0x20000248
 8001eb0:	2000024c 	.word	0x2000024c
 8001eb4:	447a0000 	.word	0x447a0000
 8001eb8:	3dcccccd 	.word	0x3dcccccd
 8001ebc:	3c343958 	.word	0x3c343958
 8001ec0:	20000278 	.word	0x20000278
 8001ec4:	2000026c 	.word	0x2000026c
 8001ec8:	20000284 	.word	0x20000284
 8001ecc:	3e19999a 	.word	0x3e19999a
 8001ed0:	20000260 	.word	0x20000260
 8001ed4:	20000250 	.word	0x20000250
 8001ed8:	43b40000 	.word	0x43b40000

08001edc <ICM20948_gyro_calibration>:

void ICM20948_gyro_calibration(void) {
 8001edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    long sx = 0, sy = 0, sz = 0;
    //  Warning Fix: Variable 'd' removed
    for(int i=0; i<500; i++) {
 8001ede:	2400      	movs	r4, #0
    long sx = 0, sy = 0, sz = 0;
 8001ee0:	4625      	mov	r5, r4
 8001ee2:	4626      	mov	r6, r4
 8001ee4:	4627      	mov	r7, r4
    for(int i=0; i<500; i++) {
 8001ee6:	e01a      	b.n	8001f1e <ICM20948_gyro_calibration+0x42>
        uint8_t* t = read_multiple_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001ee8:	2206      	movs	r2, #6
 8001eea:	2133      	movs	r1, #51	@ 0x33
 8001eec:	2000      	movs	r0, #0
 8001eee:	f7ff fe89 	bl	8001c04 <read_multiple_reg>
        sx += (int16_t)(t[0] << 8 | t[1]);
 8001ef2:	7802      	ldrb	r2, [r0, #0]
 8001ef4:	7843      	ldrb	r3, [r0, #1]
 8001ef6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001efa:	b21b      	sxth	r3, r3
 8001efc:	441f      	add	r7, r3
        sy += (int16_t)(t[2] << 8 | t[3]);
 8001efe:	7882      	ldrb	r2, [r0, #2]
 8001f00:	78c3      	ldrb	r3, [r0, #3]
 8001f02:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	441e      	add	r6, r3
        sz += (int16_t)(t[4] << 8 | t[5]);
 8001f0a:	7902      	ldrb	r2, [r0, #4]
 8001f0c:	7943      	ldrb	r3, [r0, #5]
 8001f0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001f12:	b21b      	sxth	r3, r3
 8001f14:	441d      	add	r5, r3
        HAL_Delay(5);
 8001f16:	2005      	movs	r0, #5
 8001f18:	f001 fe5c 	bl	8003bd4 <HAL_Delay>
    for(int i=0; i<500; i++) {
 8001f1c:	3401      	adds	r4, #1
 8001f1e:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8001f22:	dbe1      	blt.n	8001ee8 <ICM20948_gyro_calibration+0xc>
    }
    gyro_offset_x = (float)sx/500; gyro_offset_y = (float)sy/500; gyro_offset_z = (float)sz/500;
 8001f24:	4638      	mov	r0, r7
 8001f26:	f7ff f975 	bl	8001214 <__aeabi_i2f>
 8001f2a:	490b      	ldr	r1, [pc, #44]	@ (8001f58 <ICM20948_gyro_calibration+0x7c>)
 8001f2c:	f7ff fa7a 	bl	8001424 <__aeabi_fdiv>
 8001f30:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <ICM20948_gyro_calibration+0x80>)
 8001f32:	6018      	str	r0, [r3, #0]
 8001f34:	4630      	mov	r0, r6
 8001f36:	f7ff f96d 	bl	8001214 <__aeabi_i2f>
 8001f3a:	4907      	ldr	r1, [pc, #28]	@ (8001f58 <ICM20948_gyro_calibration+0x7c>)
 8001f3c:	f7ff fa72 	bl	8001424 <__aeabi_fdiv>
 8001f40:	4b07      	ldr	r3, [pc, #28]	@ (8001f60 <ICM20948_gyro_calibration+0x84>)
 8001f42:	6018      	str	r0, [r3, #0]
 8001f44:	4628      	mov	r0, r5
 8001f46:	f7ff f965 	bl	8001214 <__aeabi_i2f>
 8001f4a:	4903      	ldr	r1, [pc, #12]	@ (8001f58 <ICM20948_gyro_calibration+0x7c>)
 8001f4c:	f7ff fa6a 	bl	8001424 <__aeabi_fdiv>
 8001f50:	4b04      	ldr	r3, [pc, #16]	@ (8001f64 <ICM20948_gyro_calibration+0x88>)
 8001f52:	6018      	str	r0, [r3, #0]
}
 8001f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f56:	bf00      	nop
 8001f58:	43fa0000 	.word	0x43fa0000
 8001f5c:	2000025c 	.word	0x2000025c
 8001f60:	20000258 	.word	0x20000258
 8001f64:	20000254 	.word	0x20000254

08001f68 <Key1_is_Press>:
#include "bsp.h"


// Determine if the key is pressed, press to return KEY_PRESS, release to return KEY_RELEASE  
static uint8_t Key1_is_Press(void)
{
 8001f68:	b508      	push	{r3, lr}
	if (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin))
 8001f6a:	2104      	movs	r1, #4
 8001f6c:	4803      	ldr	r0, [pc, #12]	@ (8001f7c <Key1_is_Press+0x14>)
 8001f6e:	f003 fdab 	bl	8005ac8 <HAL_GPIO_ReadPin>
 8001f72:	b108      	cbz	r0, 8001f78 <Key1_is_Press+0x10>
	{
		return KEY_PRESS; // KEY_PRESS
	}
	return KEY_RELEASE;   // KEY_RELEASE
 8001f74:	2000      	movs	r0, #0
}
 8001f76:	bd08      	pop	{r3, pc}
		return KEY_PRESS; // KEY_PRESS
 8001f78:	2001      	movs	r0, #1
 8001f7a:	e7fc      	b.n	8001f76 <Key1_is_Press+0xe>
 8001f7c:	40011400 	.word	0x40011400

08001f80 <Key1_State>:


// Read the state of key K1, press down to return KEY_PRESS, release to return key_release. 
// mode: setting mode, 0: press down to return KEY_PRESS;  1: KEY_PRESS is returned only once  
uint8_t Key1_State(uint8_t mode)
{
 8001f80:	b510      	push	{r4, lr}
 8001f82:	4604      	mov	r4, r0
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == KEY_PRESS)
 8001f84:	f7ff fff0 	bl	8001f68 <Key1_is_Press>
 8001f88:	2801      	cmp	r0, #1
 8001f8a:	d008      	beq.n	8001f9e <Key1_State+0x1e>
			key1_state++;
		}
	}
	else
	{
		key1_state = 0;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <Key1_State+0x38>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <Key1_State+0x38>)
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d00b      	beq.n	8001fb2 <Key1_State+0x32>
	{
		return KEY_PRESS;
	}
	return KEY_RELEASE;
 8001f9a:	2000      	movs	r0, #0
}
 8001f9c:	bd10      	pop	{r4, pc}
		if (key1_state < (mode + 1) * 2)
 8001f9e:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <Key1_State+0x38>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	1c60      	adds	r0, r4, #1
 8001fa4:	ebb3 0f40 	cmp.w	r3, r0, lsl #1
 8001fa8:	daf3      	bge.n	8001f92 <Key1_State+0x12>
			key1_state++;
 8001faa:	3301      	adds	r3, #1
 8001fac:	4a02      	ldr	r2, [pc, #8]	@ (8001fb8 <Key1_State+0x38>)
 8001fae:	8013      	strh	r3, [r2, #0]
 8001fb0:	e7ef      	b.n	8001f92 <Key1_State+0x12>
		return KEY_PRESS;
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	e7f2      	b.n	8001f9c <Key1_State+0x1c>
 8001fb6:	bf00      	nop
 8001fb8:	2000029a 	.word	0x2000029a

08001fbc <Motion_Set_Pwm>:
/**
 * @brief Sets the PWM for the four logical motor controllers.
 * @note  Maps logical IDs directly to the motor driver ports.
 */
void Motion_Set_Pwm(int16_t Motor_1, int16_t Motor_2, int16_t Motor_3, int16_t Motor_4)
{
 8001fbc:	b570      	push	{r4, r5, r6, lr}
 8001fbe:	460e      	mov	r6, r1
 8001fc0:	4615      	mov	r5, r2
 8001fc2:	461c      	mov	r4, r3
    Motor_Set_Pwm(MOTOR_ID_M1, Motor_1);
 8001fc4:	4601      	mov	r1, r0
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	f000 fa32 	bl	8002430 <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M2, Motor_2);
 8001fcc:	4631      	mov	r1, r6
 8001fce:	2001      	movs	r0, #1
 8001fd0:	f000 fa2e 	bl	8002430 <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M3, Motor_3);
 8001fd4:	4629      	mov	r1, r5
 8001fd6:	2002      	movs	r0, #2
 8001fd8:	f000 fa2a 	bl	8002430 <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M4, Motor_4);
 8001fdc:	4621      	mov	r1, r4
 8001fde:	2003      	movs	r0, #3
 8001fe0:	f000 fa26 	bl	8002430 <Motor_Set_Pwm>
}
 8001fe4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001fe8 <Motion_Stop>:

/**
 * @brief Immediately stops the robot and clears PID states.
 */
void Motion_Stop(uint8_t brake)
{
 8001fe8:	b538      	push	{r3, r4, r5, lr}
 8001fea:	4605      	mov	r5, r0
    g_start_ctrl = 0;
 8001fec:	2400      	movs	r4, #0
 8001fee:	4b07      	ldr	r3, [pc, #28]	@ (800200c <Motion_Stop+0x24>)
 8001ff0:	701c      	strb	r4, [r3, #0]
    PID_Clear_Motor(MAX_MOTOR);
 8001ff2:	2004      	movs	r0, #4
 8001ff4:	f000 fb9c 	bl	8002730 <PID_Clear_Motor>
    Motor_Stop(brake);
 8001ff8:	4628      	mov	r0, r5
 8001ffa:	f000 f9fd 	bl	80023f8 <Motor_Stop>
    move_dist.active = 0;
 8001ffe:	4b04      	ldr	r3, [pc, #16]	@ (8002010 <Motion_Stop+0x28>)
 8002000:	701c      	strb	r4, [r3, #0]

    car_data.Vx = 0;
 8002002:	4b04      	ldr	r3, [pc, #16]	@ (8002014 <Motion_Stop+0x2c>)
 8002004:	801c      	strh	r4, [r3, #0]
    car_data.Vy = 0;
 8002006:	805c      	strh	r4, [r3, #2]
    car_data.Vz = 0;
 8002008:	809c      	strh	r4, [r3, #4]
}
 800200a:	bd38      	pop	{r3, r4, r5, pc}
 800200c:	200002cc 	.word	0x200002cc
 8002010:	200002b0 	.word	0x200002b0
 8002014:	200002c0 	.word	0x200002c0

08002018 <Motion_Set_Speed>:

/**
 * @brief Internal function to set motor target speeds for PID.
 */
void Motion_Set_Speed(int16_t speed_m1, int16_t speed_m2, int16_t speed_m3, int16_t speed_m4)
{
 8002018:	b510      	push	{r4, lr}
    motor_data.speed_set[0] = speed_m1;
 800201a:	4c0d      	ldr	r4, [pc, #52]	@ (8002050 <Motion_Set_Speed+0x38>)
 800201c:	8420      	strh	r0, [r4, #32]
    motor_data.speed_set[1] = speed_m2;
 800201e:	8461      	strh	r1, [r4, #34]	@ 0x22
    motor_data.speed_set[2] = speed_m3;
 8002020:	84a2      	strh	r2, [r4, #36]	@ 0x24
    motor_data.speed_set[3] = speed_m4;
 8002022:	84e3      	strh	r3, [r4, #38]	@ 0x26

    for (uint8_t i = 0; i < MAX_MOTOR; i++)
 8002024:	2400      	movs	r4, #0
 8002026:	e00c      	b.n	8002042 <Motion_Set_Speed+0x2a>
    {
        PID_Set_Motor_Target(i, (float)motor_data.speed_set[i]);
 8002028:	f104 0210 	add.w	r2, r4, #16
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <Motion_Set_Speed+0x38>)
 800202e:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 8002032:	f7ff f8ef 	bl	8001214 <__aeabi_i2f>
 8002036:	4601      	mov	r1, r0
 8002038:	4620      	mov	r0, r4
 800203a:	f000 fb63 	bl	8002704 <PID_Set_Motor_Target>
    for (uint8_t i = 0; i < MAX_MOTOR; i++)
 800203e:	3401      	adds	r4, #1
 8002040:	b2e4      	uxtb	r4, r4
 8002042:	2c03      	cmp	r4, #3
 8002044:	d9f0      	bls.n	8002028 <Motion_Set_Speed+0x10>
    }

    g_start_ctrl = 1;
 8002046:	4b03      	ldr	r3, [pc, #12]	@ (8002054 <Motion_Set_Speed+0x3c>)
 8002048:	2201      	movs	r2, #1
 800204a:	701a      	strb	r2, [r3, #0]
}
 800204c:	bd10      	pop	{r4, pc}
 800204e:	bf00      	nop
 8002050:	20000390 	.word	0x20000390
 8002054:	200002cc 	.word	0x200002cc

08002058 <Handle_Info_PID>:
/**
 * @brief Prints target vs actual speeds for all motors for tuning feedback.
 * @param motor Pointer to motor data structure.
 */
void Handle_Info_PID(motor_data_t* motor)
{
 8002058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800205c:	b090      	sub	sp, #64	@ 0x40
    // Output format: I PID T1 A1 T2 A2 T3 A3 T4 A4
    printf("I PID %.0f %.0f %.0f %.0f %.0f %.0f %.0f %.0f\r\n",
           pid_motor[0].target_val, motor->speed_mm_s[0],
 800205e:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <Handle_Info_PID+0x7c>)
 8002060:	6804      	ldr	r4, [r0, #0]
           pid_motor[1].target_val, motor->speed_mm_s[1],
 8002062:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8002064:	6846      	ldr	r6, [r0, #4]
           pid_motor[2].target_val, motor->speed_mm_s[2],
 8002066:	6c9f      	ldr	r7, [r3, #72]	@ 0x48
 8002068:	f8d0 8008 	ldr.w	r8, [r0, #8]
           pid_motor[3].target_val, motor->speed_mm_s[3]);
 800206c:	f8d3 906c 	ldr.w	r9, [r3, #108]	@ 0x6c
 8002070:	f8d0 a00c 	ldr.w	sl, [r0, #12]
    printf("I PID %.0f %.0f %.0f %.0f %.0f %.0f %.0f %.0f\r\n",
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	f7fe fc73 	bl	8000960 <__aeabi_f2d>
 800207a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800207e:	4650      	mov	r0, sl
 8002080:	f7fe fc6e 	bl	8000960 <__aeabi_f2d>
 8002084:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8002088:	4648      	mov	r0, r9
 800208a:	f7fe fc69 	bl	8000960 <__aeabi_f2d>
 800208e:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002092:	4640      	mov	r0, r8
 8002094:	f7fe fc64 	bl	8000960 <__aeabi_f2d>
 8002098:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800209c:	4638      	mov	r0, r7
 800209e:	f7fe fc5f 	bl	8000960 <__aeabi_f2d>
 80020a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80020a6:	4630      	mov	r0, r6
 80020a8:	f7fe fc5a 	bl	8000960 <__aeabi_f2d>
 80020ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80020b0:	4628      	mov	r0, r5
 80020b2:	f7fe fc55 	bl	8000960 <__aeabi_f2d>
 80020b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80020ba:	4620      	mov	r0, r4
 80020bc:	f7fe fc50 	bl	8000960 <__aeabi_f2d>
 80020c0:	e9cd 0100 	strd	r0, r1, [sp]
 80020c4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80020c8:	4803      	ldr	r0, [pc, #12]	@ (80020d8 <Handle_Info_PID+0x80>)
 80020ca:	f00d fed5 	bl	800fe78 <iprintf>
}
 80020ce:	b010      	add	sp, #64	@ 0x40
 80020d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020d4:	20000300 	.word	0x20000300
 80020d8:	08013844 	.word	0x08013844

080020dc <Motion_Ctrl>:
 * LR = Vx + Vy - Vz*(L+W)
 * RF = Vx + Vy + Vz*(L+W)
 * RR = Vx - Vy + Vz*(L+W)
 */
void Motion_Ctrl(int16_t V_x, int16_t V_y, int16_t V_z)
{
 80020dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020e0:	4605      	mov	r5, r0
 80020e2:	460e      	mov	r6, r1
 80020e4:	4614      	mov	r4, r2
    g_last_cmd_tick = HAL_GetTick();
 80020e6:	f001 fd4d 	bl	8003b84 <HAL_GetTick>
 80020ea:	4b25      	ldr	r3, [pc, #148]	@ (8002180 <Motion_Ctrl+0xa4>)
 80020ec:	6018      	str	r0, [r3, #0]

    car_data.Vx = V_x;
 80020ee:	4b25      	ldr	r3, [pc, #148]	@ (8002184 <Motion_Ctrl+0xa8>)
 80020f0:	801d      	strh	r5, [r3, #0]
    car_data.Vy = V_y;
 80020f2:	805e      	strh	r6, [r3, #2]
    car_data.Vz = V_z;
 80020f4:	809c      	strh	r4, [r3, #4]

    if (V_x == 0 && V_y == 0 && V_z == 0)
 80020f6:	b915      	cbnz	r5, 80020fe <Motion_Ctrl+0x22>
 80020f8:	b90e      	cbnz	r6, 80020fe <Motion_Ctrl+0x22>
 80020fa:	2c00      	cmp	r4, #0
 80020fc:	d03c      	beq.n	8002178 <Motion_Ctrl+0x9c>
        return;
    }

    // Kinematic factor based on wheel separation
    float robot_APB = 1200.0f;
    float rot_factor = (float)V_z * robot_APB / 1000.0f;
 80020fe:	4620      	mov	r0, r4
 8002100:	f7ff f888 	bl	8001214 <__aeabi_i2f>
 8002104:	4920      	ldr	r1, [pc, #128]	@ (8002188 <Motion_Ctrl+0xac>)
 8002106:	f7ff f8d9 	bl	80012bc <__aeabi_fmul>
 800210a:	4920      	ldr	r1, [pc, #128]	@ (800218c <Motion_Ctrl+0xb0>)
 800210c:	f7ff f98a 	bl	8001424 <__aeabi_fdiv>
 8002110:	4604      	mov	r4, r0

    // Kinematic mapping: M1=LF, M2=LR, M3=RF, M4=RR
    int16_t speed_L1 = (int16_t)((float)V_x - (float)V_y - rot_factor); // LF (M1)
 8002112:	4628      	mov	r0, r5
 8002114:	f7ff f87e 	bl	8001214 <__aeabi_i2f>
 8002118:	4605      	mov	r5, r0
 800211a:	4630      	mov	r0, r6
 800211c:	f7ff f87a 	bl	8001214 <__aeabi_i2f>
 8002120:	4606      	mov	r6, r0
 8002122:	4601      	mov	r1, r0
 8002124:	4628      	mov	r0, r5
 8002126:	f7fe ffbf 	bl	80010a8 <__aeabi_fsub>
 800212a:	4680      	mov	r8, r0
 800212c:	4621      	mov	r1, r4
 800212e:	f7fe ffbb 	bl	80010a8 <__aeabi_fsub>
 8002132:	f7ff fa9f 	bl	8001674 <__aeabi_f2iz>
 8002136:	b207      	sxth	r7, r0
    int16_t speed_L2 = (int16_t)((float)V_x + (float)V_y - rot_factor); // LR (M2)
 8002138:	4631      	mov	r1, r6
 800213a:	4628      	mov	r0, r5
 800213c:	f7fe ffb6 	bl	80010ac <__addsf3>
 8002140:	4606      	mov	r6, r0
 8002142:	4621      	mov	r1, r4
 8002144:	f7fe ffb0 	bl	80010a8 <__aeabi_fsub>
 8002148:	f7ff fa94 	bl	8001674 <__aeabi_f2iz>
 800214c:	b205      	sxth	r5, r0
    int16_t speed_R1 = (int16_t)((float)V_x + (float)V_y + rot_factor); // RF (M3)
 800214e:	4621      	mov	r1, r4
 8002150:	4630      	mov	r0, r6
 8002152:	f7fe ffab 	bl	80010ac <__addsf3>
 8002156:	f7ff fa8d 	bl	8001674 <__aeabi_f2iz>
 800215a:	b206      	sxth	r6, r0
    int16_t speed_R2 = (int16_t)((float)V_x - (float)V_y + rot_factor); // RR (M4)
 800215c:	4621      	mov	r1, r4
 800215e:	4640      	mov	r0, r8
 8002160:	f7fe ffa4 	bl	80010ac <__addsf3>
 8002164:	f7ff fa86 	bl	8001674 <__aeabi_f2iz>

    Motion_Set_Speed(speed_L1, speed_L2, speed_R1, speed_R2);
 8002168:	b203      	sxth	r3, r0
 800216a:	4632      	mov	r2, r6
 800216c:	4629      	mov	r1, r5
 800216e:	4638      	mov	r0, r7
 8002170:	f7ff ff52 	bl	8002018 <Motion_Set_Speed>
}
 8002174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        Motion_Stop(STOP_FREE);  // STOP_FREE: no 20kHz switching, no encoder EMI
 8002178:	2000      	movs	r0, #0
 800217a:	f7ff ff35 	bl	8001fe8 <Motion_Stop>
        return;
 800217e:	e7f9      	b.n	8002174 <Motion_Ctrl+0x98>
 8002180:	200002c8 	.word	0x200002c8
 8002184:	200002c0 	.word	0x200002c0
 8002188:	44960000 	.word	0x44960000
 800218c:	447a0000 	.word	0x447a0000

08002190 <Motion_Get_Circle_MM>:
}

float Motion_Get_Circle_MM(void)
{
    return MECANUM_MINI_CIRCLE_MM;
}
 8002190:	4800      	ldr	r0, [pc, #0]	@ (8002194 <Motion_Get_Circle_MM+0x4>)
 8002192:	4770      	bx	lr
 8002194:	4396cccd 	.word	0x4396cccd

08002198 <Motion_Get_Encoder>:
{
 8002198:	b570      	push	{r4, r5, r6, lr}
 800219a:	b084      	sub	sp, #16
    uint32_t now = HAL_GetTick();
 800219c:	f001 fcf2 	bl	8003b84 <HAL_GetTick>
 80021a0:	4603      	mov	r3, r0
    uint32_t dt_ms = now - last_encoder_tick;
 80021a2:	4a24      	ldr	r2, [pc, #144]	@ (8002234 <Motion_Get_Encoder+0x9c>)
 80021a4:	6810      	ldr	r0, [r2, #0]
 80021a6:	1a18      	subs	r0, r3, r0
    last_encoder_tick = now;
 80021a8:	6013      	str	r3, [r2, #0]
    float freq_hz = (dt_ms > 0 && dt_ms <= 500) ? (1000.0f / (float)dt_ms) : 100.0f;
 80021aa:	1e43      	subs	r3, r0, #1
 80021ac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80021b0:	d21b      	bcs.n	80021ea <Motion_Get_Encoder+0x52>
 80021b2:	f7ff f82b 	bl	800120c <__aeabi_ui2f>
 80021b6:	4601      	mov	r1, r0
 80021b8:	481f      	ldr	r0, [pc, #124]	@ (8002238 <Motion_Get_Encoder+0xa0>)
 80021ba:	f7ff f933 	bl	8001424 <__aeabi_fdiv>
 80021be:	4606      	mov	r6, r0
    current_totals[0] = Encoder_Get_Total_Count(MOTOR_ID_M1);
 80021c0:	2000      	movs	r0, #0
 80021c2:	f7ff fc3d 	bl	8001a40 <Encoder_Get_Total_Count>
 80021c6:	9000      	str	r0, [sp, #0]
    current_totals[1] = Encoder_Get_Total_Count(MOTOR_ID_M2);
 80021c8:	2001      	movs	r0, #1
 80021ca:	f7ff fc39 	bl	8001a40 <Encoder_Get_Total_Count>
 80021ce:	9001      	str	r0, [sp, #4]
    current_totals[2] = Encoder_Get_Total_Count(MOTOR_ID_M3);
 80021d0:	2002      	movs	r0, #2
 80021d2:	f7ff fc35 	bl	8001a40 <Encoder_Get_Total_Count>
 80021d6:	9002      	str	r0, [sp, #8]
    current_totals[3] = Encoder_Get_Total_Count(MOTOR_ID_M4);
 80021d8:	2003      	movs	r0, #3
 80021da:	f7ff fc31 	bl	8001a40 <Encoder_Get_Total_Count>
 80021de:	9003      	str	r0, [sp, #12]
    float circle_mm = Motion_Get_Circle_MM();
 80021e0:	f7ff ffd6 	bl	8002190 <Motion_Get_Circle_MM>
 80021e4:	4605      	mov	r5, r0
    for(uint8_t i = 0; i < MAX_MOTOR; i++)
 80021e6:	2400      	movs	r4, #0
 80021e8:	e01f      	b.n	800222a <Motion_Get_Encoder+0x92>
    float freq_hz = (dt_ms > 0 && dt_ms <= 500) ? (1000.0f / (float)dt_ms) : 100.0f;
 80021ea:	4e14      	ldr	r6, [pc, #80]	@ (800223c <Motion_Get_Encoder+0xa4>)
 80021ec:	e7e8      	b.n	80021c0 <Motion_Get_Encoder+0x28>
        g_Encoder_All_Offset[i] = current_totals[i] - g_Encoder_Last_Stored[i];
 80021ee:	ab04      	add	r3, sp, #16
 80021f0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80021f4:	f853 2c10 	ldr.w	r2, [r3, #-16]
 80021f8:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <Motion_Get_Encoder+0xa8>)
 80021fa:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80021fe:	1a10      	subs	r0, r2, r0
 8002200:	4910      	ldr	r1, [pc, #64]	@ (8002244 <Motion_Get_Encoder+0xac>)
 8002202:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
        g_Encoder_Last_Stored[i] = current_totals[i];
 8002206:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        motor_data.speed_mm_s[i] = (float)g_Encoder_All_Offset[i] * freq_hz * circle_mm / (float)ENCODER_CIRCLE;
 800220a:	f7ff f803 	bl	8001214 <__aeabi_i2f>
 800220e:	4631      	mov	r1, r6
 8002210:	f7ff f854 	bl	80012bc <__aeabi_fmul>
 8002214:	4629      	mov	r1, r5
 8002216:	f7ff f851 	bl	80012bc <__aeabi_fmul>
 800221a:	490b      	ldr	r1, [pc, #44]	@ (8002248 <Motion_Get_Encoder+0xb0>)
 800221c:	f7ff f902 	bl	8001424 <__aeabi_fdiv>
 8002220:	4b0a      	ldr	r3, [pc, #40]	@ (800224c <Motion_Get_Encoder+0xb4>)
 8002222:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
    for(uint8_t i = 0; i < MAX_MOTOR; i++)
 8002226:	3401      	adds	r4, #1
 8002228:	b2e4      	uxtb	r4, r4
 800222a:	2c03      	cmp	r4, #3
 800222c:	d9df      	bls.n	80021ee <Motion_Get_Encoder+0x56>
}
 800222e:	b004      	add	sp, #16
 8002230:	bd70      	pop	{r4, r5, r6, pc}
 8002232:	bf00      	nop
 8002234:	2000029c 	.word	0x2000029c
 8002238:	447a0000 	.word	0x447a0000
 800223c:	42c80000 	.word	0x42c80000
 8002240:	200002a0 	.word	0x200002a0
 8002244:	200002d0 	.word	0x200002d0
 8002248:	45174000 	.word	0x45174000
 800224c:	20000390 	.word	0x20000390

08002250 <Motion_Get_Speed>:
{
 8002250:	b508      	push	{r3, lr}
    Motion_Get_Encoder();
 8002252:	f7ff ffa1 	bl	8002198 <Motion_Get_Encoder>
    if (g_start_ctrl) { PID_Calc_Motor(&motor_data); }
 8002256:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <Motion_Get_Speed+0x18>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b903      	cbnz	r3, 800225e <Motion_Get_Speed+0xe>
}
 800225c:	bd08      	pop	{r3, pc}
    if (g_start_ctrl) { PID_Calc_Motor(&motor_data); }
 800225e:	4803      	ldr	r0, [pc, #12]	@ (800226c <Motion_Get_Speed+0x1c>)
 8002260:	f000 f9f4 	bl	800264c <PID_Calc_Motor>
}
 8002264:	e7fa      	b.n	800225c <Motion_Get_Speed+0xc>
 8002266:	bf00      	nop
 8002268:	200002cc 	.word	0x200002cc
 800226c:	20000390 	.word	0x20000390

08002270 <Motion_Handle>:
{
 8002270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (g_start_ctrl)
 8002272:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <Motion_Handle+0x64>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	b143      	cbz	r3, 800228a <Motion_Handle+0x1a>
        uint32_t current_tick = HAL_GetTick();
 8002278:	f001 fc84 	bl	8003b84 <HAL_GetTick>
        if (current_tick - g_last_cmd_tick > CMD_WATCHDOG_TIMEOUT_MS)
 800227c:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <Motion_Handle+0x68>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	1ac0      	subs	r0, r0, r3
 8002282:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002286:	4298      	cmp	r0, r3
 8002288:	d806      	bhi.n	8002298 <Motion_Handle+0x28>
    Motion_Get_Speed(&car_data);
 800228a:	4814      	ldr	r0, [pc, #80]	@ (80022dc <Motion_Handle+0x6c>)
 800228c:	f7ff ffe0 	bl	8002250 <Motion_Get_Speed>
    if (g_start_ctrl)
 8002290:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <Motion_Handle+0x64>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	b923      	cbnz	r3, 80022a0 <Motion_Handle+0x30>
}
 8002296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            Motion_Stop(STOP_FREE);
 8002298:	2000      	movs	r0, #0
 800229a:	f7ff fea5 	bl	8001fe8 <Motion_Stop>
            return;
 800229e:	e7fa      	b.n	8002296 <Motion_Handle+0x26>
        Motion_Set_Pwm(motor_data.speed_pwm[0], motor_data.speed_pwm[1],
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <Motion_Handle+0x70>)
 80022a2:	691f      	ldr	r7, [r3, #16]
 80022a4:	695c      	ldr	r4, [r3, #20]
                       motor_data.speed_pwm[2], motor_data.speed_pwm[3]);
 80022a6:	699d      	ldr	r5, [r3, #24]
        Motion_Set_Pwm(motor_data.speed_pwm[0], motor_data.speed_pwm[1],
 80022a8:	69d8      	ldr	r0, [r3, #28]
 80022aa:	f7ff f9e3 	bl	8001674 <__aeabi_f2iz>
 80022ae:	b206      	sxth	r6, r0
 80022b0:	4628      	mov	r0, r5
 80022b2:	f7ff f9df 	bl	8001674 <__aeabi_f2iz>
 80022b6:	b205      	sxth	r5, r0
 80022b8:	4620      	mov	r0, r4
 80022ba:	f7ff f9db 	bl	8001674 <__aeabi_f2iz>
 80022be:	b204      	sxth	r4, r0
 80022c0:	4638      	mov	r0, r7
 80022c2:	f7ff f9d7 	bl	8001674 <__aeabi_f2iz>
 80022c6:	4633      	mov	r3, r6
 80022c8:	462a      	mov	r2, r5
 80022ca:	4621      	mov	r1, r4
 80022cc:	b200      	sxth	r0, r0
 80022ce:	f7ff fe75 	bl	8001fbc <Motion_Set_Pwm>
 80022d2:	e7e0      	b.n	8002296 <Motion_Handle+0x26>
 80022d4:	200002cc 	.word	0x200002cc
 80022d8:	200002c8 	.word	0x200002c8
 80022dc:	200002c0 	.word	0x200002c0
 80022e0:	20000390 	.word	0x20000390

080022e4 <GetLatestVelocityX>:

int16_t GetLatestVelocityX(void)
{
    return car_data.Vx;
}
 80022e4:	4b01      	ldr	r3, [pc, #4]	@ (80022ec <GetLatestVelocityX+0x8>)
 80022e6:	f9b3 0000 	ldrsh.w	r0, [r3]
 80022ea:	4770      	bx	lr
 80022ec:	200002c0 	.word	0x200002c0

080022f0 <Handle_Info_Encoders>:

/**
 * @brief Prints current raw encoder values to the serial port.
 */
void Handle_Info_Encoders(void)
{
 80022f0:	b570      	push	{r4, r5, r6, lr}
 80022f2:	b082      	sub	sp, #8
    printf("I ENC %ld %ld %ld %ld\r\n", 
 80022f4:	2000      	movs	r0, #0
 80022f6:	f7ff fba3 	bl	8001a40 <Encoder_Get_Total_Count>
 80022fa:	4604      	mov	r4, r0
 80022fc:	2001      	movs	r0, #1
 80022fe:	f7ff fb9f 	bl	8001a40 <Encoder_Get_Total_Count>
 8002302:	4605      	mov	r5, r0
 8002304:	2002      	movs	r0, #2
 8002306:	f7ff fb9b 	bl	8001a40 <Encoder_Get_Total_Count>
 800230a:	4606      	mov	r6, r0
 800230c:	2003      	movs	r0, #3
 800230e:	f7ff fb97 	bl	8001a40 <Encoder_Get_Total_Count>
 8002312:	9000      	str	r0, [sp, #0]
 8002314:	4633      	mov	r3, r6
 8002316:	462a      	mov	r2, r5
 8002318:	4621      	mov	r1, r4
 800231a:	4802      	ldr	r0, [pc, #8]	@ (8002324 <Handle_Info_Encoders+0x34>)
 800231c:	f00d fdac 	bl	800fe78 <iprintf>
            Encoder_Get_Total_Count(MOTOR_ID_M1), 
            Encoder_Get_Total_Count(MOTOR_ID_M2), 
            Encoder_Get_Total_Count(MOTOR_ID_M3), 
            Encoder_Get_Total_Count(MOTOR_ID_M4));
}
 8002320:	b002      	add	sp, #8
 8002322:	bd70      	pop	{r4, r5, r6, pc}
 8002324:	08013874 	.word	0x08013874

08002328 <Handle_Info_ResetEncoders>:

/**
 * @brief Resets all encoder counts and internal speed offsets.
 */
void Handle_Info_ResetEncoders(void)
{
 8002328:	b508      	push	{r3, lr}
    Encoder_Reset_All();  // zeros g_Encoder_M*_Now and encoder_offset[]
 800232a:	f7ff fbcd 	bl	8001ac8 <Encoder_Reset_All>
    for(int i = 0; i < MAX_MOTOR; i++) {
 800232e:	2300      	movs	r3, #0
 8002330:	e00d      	b.n	800234e <Handle_Info_ResetEncoders+0x26>
        g_Encoder_All_Now[i] = 0;
 8002332:	2200      	movs	r2, #0
 8002334:	4907      	ldr	r1, [pc, #28]	@ (8002354 <Handle_Info_ResetEncoders+0x2c>)
 8002336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_All_Last[i] = 0;
 800233a:	4907      	ldr	r1, [pc, #28]	@ (8002358 <Handle_Info_ResetEncoders+0x30>)
 800233c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_All_Offset[i] = 0;
 8002340:	4906      	ldr	r1, [pc, #24]	@ (800235c <Handle_Info_ResetEncoders+0x34>)
 8002342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_Last_Stored[i] = 0;
 8002346:	4906      	ldr	r1, [pc, #24]	@ (8002360 <Handle_Info_ResetEncoders+0x38>)
 8002348:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = 0; i < MAX_MOTOR; i++) {
 800234c:	3301      	adds	r3, #1
 800234e:	2b03      	cmp	r3, #3
 8002350:	ddef      	ble.n	8002332 <Handle_Info_ResetEncoders+0xa>
    }
}
 8002352:	bd08      	pop	{r3, pc}
 8002354:	200002f0 	.word	0x200002f0
 8002358:	200002e0 	.word	0x200002e0
 800235c:	200002d0 	.word	0x200002d0
 8002360:	200002a0 	.word	0x200002a0

08002364 <Motor_Ignore_Dead_Zone>:
 * @param  pulse The raw PWM value from the PID controller.
 * @return The compensated PWM value.
 */
int16_t Motor_Ignore_Dead_Zone(int16_t pulse)
{
    if (pulse > 5)  return pulse + MOTOR_IGNORE_PULSE;
 8002364:	2805      	cmp	r0, #5
 8002366:	dc04      	bgt.n	8002372 <Motor_Ignore_Dead_Zone+0xe>
    if (pulse < -5) return pulse - MOTOR_IGNORE_PULSE;
 8002368:	f110 0f05 	cmn.w	r0, #5
 800236c:	db05      	blt.n	800237a <Motor_Ignore_Dead_Zone+0x16>
    return 0;
 800236e:	2000      	movs	r0, #0
}
 8002370:	4770      	bx	lr
    if (pulse > 5)  return pulse + MOTOR_IGNORE_PULSE;
 8002372:	f200 40e2 	addw	r0, r0, #1250	@ 0x4e2
 8002376:	b200      	sxth	r0, r0
 8002378:	4770      	bx	lr
    if (pulse < -5) return pulse - MOTOR_IGNORE_PULSE;
 800237a:	f2a0 40e2 	subw	r0, r0, #1250	@ 0x4e2
 800237e:	b200      	sxth	r0, r0
 8002380:	4770      	bx	lr
	...

08002384 <Motor_Init>:
 *         Port M3 uses TIM1 main channels CH1/CH4 (PA8, PA11).
 *         Port M4 uses TIM1 COMPLEMENTARY N-channels CH2N/CH3N (PB0, PB1) 
 *         these require HAL_TIMEx_PWMN_Start, not HAL_TIM_PWM_Start.
 */
void Motor_Init(void)
{
 8002384:	b538      	push	{r3, r4, r5, lr}
    // TIM1: Port M3 uses main channels CH1 and CH4
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002386:	4d19      	ldr	r5, [pc, #100]	@ (80023ec <Motor_Init+0x68>)
 8002388:	2100      	movs	r1, #0
 800238a:	4628      	mov	r0, r5
 800238c:	f007 fef6 	bl	800a17c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002390:	210c      	movs	r1, #12
 8002392:	4628      	mov	r0, r5
 8002394:	f007 fef2 	bl	800a17c <HAL_TIM_PWM_Start>

    // TIM1: Port M4 uses COMPLEMENTARY N-channels CH2N (PB0) and CH3N (PB1).
    // The GPIO is wired to the N-channel outputs, so we must start the N-channels.
    // Initialise CCR to TIM1_ARR so the N-channel pins start LOW (0% duty).
    TIM1->CCR2 = TIM1_ARR;
 8002398:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <Motor_Init+0x6c>)
 800239a:	f640 620f 	movw	r2, #3599	@ 0xe0f
 800239e:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM1->CCR3 = TIM1_ARR;
 80023a0:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80023a2:	2104      	movs	r1, #4
 80023a4:	4628      	mov	r0, r5
 80023a6:	f009 ffbd 	bl	800c324 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80023aa:	2108      	movs	r1, #8
 80023ac:	4628      	mov	r0, r5
 80023ae:	f009 ffb9 	bl	800c324 <HAL_TIMEx_PWMN_Start>

    // TIM8: Ports M1 and M2 (all main channels)
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80023b2:	4c10      	ldr	r4, [pc, #64]	@ (80023f4 <Motor_Init+0x70>)
 80023b4:	2100      	movs	r1, #0
 80023b6:	4620      	mov	r0, r4
 80023b8:	f007 fee0 	bl	800a17c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80023bc:	2104      	movs	r1, #4
 80023be:	4620      	mov	r0, r4
 80023c0:	f007 fedc 	bl	800a17c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80023c4:	2108      	movs	r1, #8
 80023c6:	4620      	mov	r0, r4
 80023c8:	f007 fed8 	bl	800a17c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80023cc:	210c      	movs	r1, #12
 80023ce:	4620      	mov	r0, r4
 80023d0:	f007 fed4 	bl	800a17c <HAL_TIM_PWM_Start>

    // Essential for Advanced Timers: Main Output Enable
    __HAL_TIM_MOE_ENABLE(&htim1);
 80023d4:	682a      	ldr	r2, [r5, #0]
 80023d6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80023d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023dc:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_TIM_MOE_ENABLE(&htim8);
 80023de:	6822      	ldr	r2, [r4, #0]
 80023e0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80023e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023e6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80023e8:	bd38      	pop	{r3, r4, r5, pc}
 80023ea:	bf00      	nop
 80023ec:	20000604 	.word	0x20000604
 80023f0:	40012c00 	.word	0x40012c00
 80023f4:	2000049c 	.word	0x2000049c

080023f8 <Motor_Stop>:
 * @note   M1/M2/M3 use main channels: CCR=MOTOR_MAX_PULSE brakes, CCR=0 coasts.
 *         M4 uses N-channels (inverted): CCR=0 brakes (100% duty), CCR=TIM1_ARR coasts (0% duty).
 */
void Motor_Stop(uint8_t brake)
{
    uint32_t val = (brake != 0) ? MOTOR_MAX_PULSE : 0;
 80023f8:	4601      	mov	r1, r0
 80023fa:	b180      	cbz	r0, 800241e <Motor_Stop+0x26>
 80023fc:	f44f 6348 	mov.w	r3, #3200	@ 0xc80

    // M1, M2, M3: main channels  CCR directly proportional to duty
    PWM_M1_A = PWM_M1_B = val;
 8002400:	4a09      	ldr	r2, [pc, #36]	@ (8002428 <Motor_Stop+0x30>)
 8002402:	6393      	str	r3, [r2, #56]	@ 0x38
 8002404:	6353      	str	r3, [r2, #52]	@ 0x34
    PWM_M2_A = PWM_M2_B = val;
 8002406:	6413      	str	r3, [r2, #64]	@ 0x40
 8002408:	63d3      	str	r3, [r2, #60]	@ 0x3c
    PWM_M3_A = PWM_M3_B = val;
 800240a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800240e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002410:	6413      	str	r3, [r2, #64]	@ 0x40

    // M4: N-channels (inverted)  duty% = (TIM1_ARR - CCR) / TIM1_ARR
    //   brake  both leads high (100% duty)  CCR = 0
    //   coast  both leads low  (0%   duty)  CCR = TIM1_ARR
    uint32_t m4_val = (brake != 0) ? 0u : TIM1_ARR;
 8002412:	b131      	cbz	r1, 8002422 <Motor_Stop+0x2a>
 8002414:	2200      	movs	r2, #0
    PWM_M4_AN = m4_val;
 8002416:	4b05      	ldr	r3, [pc, #20]	@ (800242c <Motor_Stop+0x34>)
 8002418:	639a      	str	r2, [r3, #56]	@ 0x38
    PWM_M4_BN = m4_val;
 800241a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800241c:	4770      	bx	lr
    uint32_t val = (brake != 0) ? MOTOR_MAX_PULSE : 0;
 800241e:	2300      	movs	r3, #0
 8002420:	e7ee      	b.n	8002400 <Motor_Stop+0x8>
    uint32_t m4_val = (brake != 0) ? 0u : TIM1_ARR;
 8002422:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8002426:	e7f6      	b.n	8002416 <Motor_Stop+0x1e>
 8002428:	40013400 	.word	0x40013400
 800242c:	40012c00 	.word	0x40012c00

08002430 <Motor_Set_Pwm>:
void Motor_Set_Pwm(uint8_t id, int16_t speed)
{
    int16_t pulse = speed;

    // Clamp to hardware limits defined in bsp_motor.h
    if (pulse >= MOTOR_MAX_PULSE)  pulse = MOTOR_MAX_PULSE;
 8002430:	f5b1 6f48 	cmp.w	r1, #3200	@ 0xc80
 8002434:	da04      	bge.n	8002440 <Motor_Set_Pwm+0x10>
    if (pulse <= -MOTOR_MAX_PULSE) pulse = -MOTOR_MAX_PULSE;
 8002436:	f511 6f48 	cmn.w	r1, #3200	@ 0xc80
 800243a:	dc03      	bgt.n	8002444 <Motor_Set_Pwm+0x14>
 800243c:	4920      	ldr	r1, [pc, #128]	@ (80024c0 <Motor_Set_Pwm+0x90>)
 800243e:	e001      	b.n	8002444 <Motor_Set_Pwm+0x14>
    if (pulse >= MOTOR_MAX_PULSE)  pulse = MOTOR_MAX_PULSE;
 8002440:	f44f 6148 	mov.w	r1, #3200	@ 0xc80

    switch (id)
 8002444:	2803      	cmp	r0, #3
 8002446:	d83a      	bhi.n	80024be <Motor_Set_Pwm+0x8e>
 8002448:	e8df f000 	tbb	[pc, r0]
 800244c:	291c0f02 	.word	0x291c0f02
    {
        case MOTOR_ID_M1: // Port M1 (LF)
            if (pulse >= 0) { PWM_M1_A = 0; PWM_M1_B = pulse; }
 8002450:	2900      	cmp	r1, #0
 8002452:	db04      	blt.n	800245e <Motor_Set_Pwm+0x2e>
 8002454:	4b1b      	ldr	r3, [pc, #108]	@ (80024c4 <Motor_Set_Pwm+0x94>)
 8002456:	2200      	movs	r2, #0
 8002458:	635a      	str	r2, [r3, #52]	@ 0x34
 800245a:	6399      	str	r1, [r3, #56]	@ 0x38
 800245c:	4770      	bx	lr
            else { PWM_M1_A = -pulse; PWM_M1_B = 0; }
 800245e:	4249      	negs	r1, r1
 8002460:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <Motor_Set_Pwm+0x94>)
 8002462:	6359      	str	r1, [r3, #52]	@ 0x34
 8002464:	2200      	movs	r2, #0
 8002466:	639a      	str	r2, [r3, #56]	@ 0x38
 8002468:	4770      	bx	lr
            break;

        case MOTOR_ID_M2: // Port M2 (LR)
            if (pulse >= 0) { PWM_M2_A = 0; PWM_M2_B = pulse; }
 800246a:	2900      	cmp	r1, #0
 800246c:	db04      	blt.n	8002478 <Motor_Set_Pwm+0x48>
 800246e:	4b15      	ldr	r3, [pc, #84]	@ (80024c4 <Motor_Set_Pwm+0x94>)
 8002470:	2200      	movs	r2, #0
 8002472:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002474:	6419      	str	r1, [r3, #64]	@ 0x40
 8002476:	4770      	bx	lr
            else { PWM_M2_A = -pulse; PWM_M2_B = 0; }
 8002478:	4249      	negs	r1, r1
 800247a:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <Motor_Set_Pwm+0x94>)
 800247c:	63d9      	str	r1, [r3, #60]	@ 0x3c
 800247e:	2200      	movs	r2, #0
 8002480:	641a      	str	r2, [r3, #64]	@ 0x40
 8002482:	4770      	bx	lr
            break;

        case MOTOR_ID_M3: // Port M3 (RF)
            if (pulse >= 0) { PWM_M3_A = pulse; PWM_M3_B = 0; }
 8002484:	2900      	cmp	r1, #0
 8002486:	db04      	blt.n	8002492 <Motor_Set_Pwm+0x62>
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <Motor_Set_Pwm+0x98>)
 800248a:	6419      	str	r1, [r3, #64]	@ 0x40
 800248c:	2200      	movs	r2, #0
 800248e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002490:	4770      	bx	lr
            else { PWM_M3_A = 0; PWM_M3_B = -pulse; }
 8002492:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <Motor_Set_Pwm+0x98>)
 8002494:	2200      	movs	r2, #0
 8002496:	641a      	str	r2, [r3, #64]	@ 0x40
 8002498:	4249      	negs	r1, r1
 800249a:	6359      	str	r1, [r3, #52]	@ 0x34
 800249c:	4770      	bx	lr

        case MOTOR_ID_M4: // Port M4 (RR)  N-channels CH2N/CH3N (inverted)
            // Pin HIGH when CNT >= CCR, so effective duty = (TIM1_ARR - CCR) / TIM1_ARR.
            // To drive forward at +pulse: B = pulse duty  CCR3 = TIM1_ARR - pulse; A = 0%  CCR2 = TIM1_ARR.
            // To drive reverse at -pulse: B = 0%          CCR3 = TIM1_ARR;         A = |pulse| duty  CCR2 = TIM1_ARR - |pulse|.
            if (pulse >= 0) { PWM_M4_AN = TIM1_ARR;         PWM_M4_BN = TIM1_ARR - pulse; }
 800249e:	2900      	cmp	r1, #0
 80024a0:	db06      	blt.n	80024b0 <Motor_Set_Pwm+0x80>
 80024a2:	4a09      	ldr	r2, [pc, #36]	@ (80024c8 <Motor_Set_Pwm+0x98>)
 80024a4:	f640 630f 	movw	r3, #3599	@ 0xe0f
 80024a8:	6393      	str	r3, [r2, #56]	@ 0x38
 80024aa:	1a5b      	subs	r3, r3, r1
 80024ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80024ae:	4770      	bx	lr
            else            { PWM_M4_AN = TIM1_ARR + pulse; PWM_M4_BN = TIM1_ARR; }
 80024b0:	f601 610f 	addw	r1, r1, #3599	@ 0xe0f
 80024b4:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <Motor_Set_Pwm+0x98>)
 80024b6:	6399      	str	r1, [r3, #56]	@ 0x38
 80024b8:	f640 620f 	movw	r2, #3599	@ 0xe0f
 80024bc:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;

        default:
            break;
    }
}
 80024be:	4770      	bx	lr
 80024c0:	fffff380 	.word	0xfffff380
 80024c4:	40013400 	.word	0x40013400
 80024c8:	40012c00 	.word	0x40012c00

080024cc <Motor_Diagnostic_Sequence>:
/**
 * @brief  Diagnostic tool to test motors one by one with serial feedback.
 * @note   Uses vendor power constants to ensure physical movement.
 */
void Motor_Diagnostic_Sequence(void)
{
 80024cc:	b510      	push	{r4, lr}
 80024ce:	b084      	sub	sp, #16
    printf("\r\n--- STARTING SEQUENTIAL MOTOR DIAGNOSTIC ---\r\n");
 80024d0:	4819      	ldr	r0, [pc, #100]	@ (8002538 <Motor_Diagnostic_Sequence+0x6c>)
 80024d2:	f00d fd39 	bl	800ff48 <puts>
    HAL_Delay(1000);
 80024d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024da:	f001 fb7b 	bl	8003bd4 <HAL_Delay>

    const char* names[] = {"M1 (LF)", "M2 (LR)", "M3 (RF)", "M4 (RR)"};
 80024de:	4b17      	ldr	r3, [pc, #92]	@ (800253c <Motor_Diagnostic_Sequence+0x70>)
 80024e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024e2:	ac04      	add	r4, sp, #16
 80024e4:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}

    for (int i = 0; i < 4; i++) {
 80024e8:	2400      	movs	r4, #0
 80024ea:	e01e      	b.n	800252a <Motor_Diagnostic_Sequence+0x5e>
        printf("Testing %s... ", names[i]);
 80024ec:	ab04      	add	r3, sp, #16
 80024ee:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80024f2:	f853 1c10 	ldr.w	r1, [r3, #-16]
 80024f6:	4812      	ldr	r0, [pc, #72]	@ (8002540 <Motor_Diagnostic_Sequence+0x74>)
 80024f8:	f00d fcbe 	bl	800fe78 <iprintf>
        HAL_Delay(200);
 80024fc:	20c8      	movs	r0, #200	@ 0xc8
 80024fe:	f001 fb69 	bl	8003bd4 <HAL_Delay>

        // Pulse the motor at a PWM level that overcomes static friction.
        // Motor_Set_Pwm writes directly to the CCR register  the PID dead-zone
        // path is not involved here  so we must supply the full value explicitly:
        // MOTOR_IGNORE_PULSE (1250) as the stiction floor + 200 supplemental = 1450.
        Motor_Set_Pwm(i, MOTOR_IGNORE_PULSE + 200);
 8002502:	f240 51aa 	movw	r1, #1450	@ 0x5aa
 8002506:	b2e0      	uxtb	r0, r4
 8002508:	f7ff ff92 	bl	8002430 <Motor_Set_Pwm>
        HAL_Delay(1000);
 800250c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002510:	f001 fb60 	bl	8003bd4 <HAL_Delay>
        Motor_Stop(STOP_BRAKE);
 8002514:	2001      	movs	r0, #1
 8002516:	f7ff ff6f 	bl	80023f8 <Motor_Stop>

        printf("DONE\r\n");
 800251a:	480a      	ldr	r0, [pc, #40]	@ (8002544 <Motor_Diagnostic_Sequence+0x78>)
 800251c:	f00d fd14 	bl	800ff48 <puts>
        HAL_Delay(500);
 8002520:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002524:	f001 fb56 	bl	8003bd4 <HAL_Delay>
    for (int i = 0; i < 4; i++) {
 8002528:	3401      	adds	r4, #1
 800252a:	2c03      	cmp	r4, #3
 800252c:	ddde      	ble.n	80024ec <Motor_Diagnostic_Sequence+0x20>
    }
    printf("--- DIAGNOSTIC COMPLETE ---\r\n");
 800252e:	4806      	ldr	r0, [pc, #24]	@ (8002548 <Motor_Diagnostic_Sequence+0x7c>)
 8002530:	f00d fd0a 	bl	800ff48 <puts>
}
 8002534:	b004      	add	sp, #16
 8002536:	bd10      	pop	{r4, pc}
 8002538:	0801388c 	.word	0x0801388c
 800253c:	080137ac 	.word	0x080137ac
 8002540:	080138bc 	.word	0x080138bc
 8002544:	080138cc 	.word	0x080138cc
 8002548:	080138d4 	.word	0x080138d4

0800254c <Motor_Hard_Brake>:
 * @brief  Forcefully shorts all motor leads to max potential for maximum braking.
 * @note   M4 N-channels: CCR=0 puts pins at 100% duty = both leads shorted high.
 */
void Motor_Hard_Brake(void)
{
    PWM_M1_A = PWM_M1_B = MOTOR_MAX_PULSE;
 800254c:	4a07      	ldr	r2, [pc, #28]	@ (800256c <Motor_Hard_Brake+0x20>)
 800254e:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8002552:	6393      	str	r3, [r2, #56]	@ 0x38
 8002554:	6353      	str	r3, [r2, #52]	@ 0x34
    PWM_M2_A = PWM_M2_B = MOTOR_MAX_PULSE;
 8002556:	6413      	str	r3, [r2, #64]	@ 0x40
 8002558:	63d3      	str	r3, [r2, #60]	@ 0x3c
    PWM_M3_A = PWM_M3_B = MOTOR_MAX_PULSE;
 800255a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800255e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002560:	6413      	str	r3, [r2, #64]	@ 0x40
    PWM_M4_AN = PWM_M4_BN = 0;   // N-channel: CCR=0  100% duty  brake
 8002562:	2300      	movs	r3, #0
 8002564:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002566:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40013400 	.word	0x40013400

08002570 <PID_Param_Init>:
/**
  * @brief  Initializes PID parameters for all motors using constants from bsp_pid.h
  */
void PID_Param_Init(void)
{
    for (int i = 0; i < MAX_MOTOR; i++)
 8002570:	2200      	movs	r2, #0
 8002572:	2a03      	cmp	r2, #3
 8002574:	dc14      	bgt.n	80025a0 <PID_Param_Init+0x30>
{
 8002576:	b410      	push	{r4}
    {
        pid_motor[i].Kp = PID_KP;
 8002578:	4c0a      	ldr	r4, [pc, #40]	@ (80025a4 <PID_Param_Init+0x34>)
 800257a:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 800257e:	0099      	lsls	r1, r3, #2
 8002580:	1863      	adds	r3, r4, r1
 8002582:	4809      	ldr	r0, [pc, #36]	@ (80025a8 <PID_Param_Init+0x38>)
 8002584:	6098      	str	r0, [r3, #8]
        pid_motor[i].Ki = PID_KI;
 8002586:	4809      	ldr	r0, [pc, #36]	@ (80025ac <PID_Param_Init+0x3c>)
 8002588:	60d8      	str	r0, [r3, #12]
        pid_motor[i].Kd = PID_KD;
 800258a:	4809      	ldr	r0, [pc, #36]	@ (80025b0 <PID_Param_Init+0x40>)
 800258c:	6118      	str	r0, [r3, #16]
        pid_motor[i].integral = 0.0f;
 800258e:	2000      	movs	r0, #0
 8002590:	61d8      	str	r0, [r3, #28]
        pid_motor[i].err_last = 0.0f;
 8002592:	6198      	str	r0, [r3, #24]
        pid_motor[i].target_val = 0.0f;
 8002594:	5060      	str	r0, [r4, r1]
    for (int i = 0; i < MAX_MOTOR; i++)
 8002596:	3201      	adds	r2, #1
 8002598:	2a03      	cmp	r2, #3
 800259a:	dded      	ble.n	8002578 <PID_Param_Init+0x8>
    }
}
 800259c:	bc10      	pop	{r4}
 800259e:	4770      	bx	lr
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20000300 	.word	0x20000300
 80025a8:	3ecccccd 	.word	0x3ecccccd
 80025ac:	3e19999a 	.word	0x3e19999a
 80025b0:	3dcccccd 	.word	0x3dcccccd

080025b4 <PID_Positional_Calc>:
  * @param  pid: Pointer to the motor's PID structure
  * @param  actual_val: Current speed (A) from encoders
  * @retval Calculated PWM adjustment
  */
float PID_Positional_Calc(motor_pid_t *pid, float actual_val)
{
 80025b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b6:	4604      	mov	r4, r0
    // Calculate current error
    pid->err = pid->target_val - actual_val;
 80025b8:	6800      	ldr	r0, [r0, #0]
 80025ba:	f7fe fd75 	bl	80010a8 <__aeabi_fsub>
 80025be:	4605      	mov	r5, r0
 80025c0:	6160      	str	r0, [r4, #20]

    // Accumulate integral (I)
    pid->integral += pid->err;
 80025c2:	69e1      	ldr	r1, [r4, #28]
 80025c4:	f7fe fd72 	bl	80010ac <__addsf3>
 80025c8:	61e0      	str	r0, [r4, #28]

    // Anti-Windup: Limit the integral term to prevent runaway if the wheel is stalled
    // Set to 2000.0f to provide enough "reach" for the 3200 max pulse
    if (pid->integral > 2000.0f) pid->integral = 2000.0f;
 80025ca:	491c      	ldr	r1, [pc, #112]	@ (800263c <PID_Positional_Calc+0x88>)
 80025cc:	f7ff f832 	bl	8001634 <__aeabi_fcmpgt>
 80025d0:	b108      	cbz	r0, 80025d6 <PID_Positional_Calc+0x22>
 80025d2:	4b1a      	ldr	r3, [pc, #104]	@ (800263c <PID_Positional_Calc+0x88>)
 80025d4:	61e3      	str	r3, [r4, #28]
    if (pid->integral < -2000.0f) pid->integral = -2000.0f;
 80025d6:	491a      	ldr	r1, [pc, #104]	@ (8002640 <PID_Positional_Calc+0x8c>)
 80025d8:	69e0      	ldr	r0, [r4, #28]
 80025da:	f7ff f80d 	bl	80015f8 <__aeabi_fcmplt>
 80025de:	b108      	cbz	r0, 80025e4 <PID_Positional_Calc+0x30>
 80025e0:	4b17      	ldr	r3, [pc, #92]	@ (8002640 <PID_Positional_Calc+0x8c>)
 80025e2:	61e3      	str	r3, [r4, #28]

    // Calculate derivative (D)
    float derivative = pid->err - pid->err_last;
 80025e4:	69a1      	ldr	r1, [r4, #24]
 80025e6:	4628      	mov	r0, r5
 80025e8:	f7fe fd5e 	bl	80010a8 <__aeabi_fsub>
 80025ec:	4607      	mov	r7, r0

    // Sum the terms
    pid->pwm_output = (pid->Kp * pid->err) + (pid->Ki * pid->integral) + (pid->Kd * derivative);
 80025ee:	68a1      	ldr	r1, [r4, #8]
 80025f0:	4628      	mov	r0, r5
 80025f2:	f7fe fe63 	bl	80012bc <__aeabi_fmul>
 80025f6:	4606      	mov	r6, r0
 80025f8:	69e1      	ldr	r1, [r4, #28]
 80025fa:	68e0      	ldr	r0, [r4, #12]
 80025fc:	f7fe fe5e 	bl	80012bc <__aeabi_fmul>
 8002600:	4601      	mov	r1, r0
 8002602:	4630      	mov	r0, r6
 8002604:	f7fe fd52 	bl	80010ac <__addsf3>
 8002608:	4606      	mov	r6, r0
 800260a:	4639      	mov	r1, r7
 800260c:	6920      	ldr	r0, [r4, #16]
 800260e:	f7fe fe55 	bl	80012bc <__aeabi_fmul>
 8002612:	4601      	mov	r1, r0
 8002614:	4630      	mov	r0, r6
 8002616:	f7fe fd49 	bl	80010ac <__addsf3>
 800261a:	6060      	str	r0, [r4, #4]

    // Save error for next cycle
    pid->err_last = pid->err;
 800261c:	61a5      	str	r5, [r4, #24]

    // Hard safety clamp to defined MOTOR_MAX_PULSE
    if (pid->pwm_output > MOTOR_MAX_PULSE)  pid->pwm_output = (float)MOTOR_MAX_PULSE;
 800261e:	4909      	ldr	r1, [pc, #36]	@ (8002644 <PID_Positional_Calc+0x90>)
 8002620:	f7ff f808 	bl	8001634 <__aeabi_fcmpgt>
 8002624:	b108      	cbz	r0, 800262a <PID_Positional_Calc+0x76>
 8002626:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <PID_Positional_Calc+0x90>)
 8002628:	6063      	str	r3, [r4, #4]
    if (pid->pwm_output < -MOTOR_MAX_PULSE) pid->pwm_output = (float)-MOTOR_MAX_PULSE;
 800262a:	4907      	ldr	r1, [pc, #28]	@ (8002648 <PID_Positional_Calc+0x94>)
 800262c:	6860      	ldr	r0, [r4, #4]
 800262e:	f7fe ffe3 	bl	80015f8 <__aeabi_fcmplt>
 8002632:	b108      	cbz	r0, 8002638 <PID_Positional_Calc+0x84>
 8002634:	4b04      	ldr	r3, [pc, #16]	@ (8002648 <PID_Positional_Calc+0x94>)
 8002636:	6063      	str	r3, [r4, #4]

    return pid->pwm_output;
}
 8002638:	6860      	ldr	r0, [r4, #4]
 800263a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800263c:	44fa0000 	.word	0x44fa0000
 8002640:	c4fa0000 	.word	0xc4fa0000
 8002644:	45480000 	.word	0x45480000
 8002648:	c5480000 	.word	0xc5480000

0800264c <PID_Calc_Motor>:
/**
  * @brief  Calculates PID for all motors and applies Dead Zone compensation
  * @param  motor: Pointer to the shared motor data structure
  */
void PID_Calc_Motor(motor_data_t* motor)
{
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	4606      	mov	r6, r0
    for (int i = 0; i < MAX_MOTOR; i++)
 8002650:	2400      	movs	r4, #0
 8002652:	e031      	b.n	80026b8 <PID_Calc_Motor+0x6c>
            // and adding MOTOR_IGNORE_PULSE (1250) would give 4450  which Motor_Set_Pwm
            // then silently re-clamps to 3200.  That makes the PID's control range appear
            // to saturate at raw=1950 while the integral keeps winding up past that point.
            // With this clamp the full [raw + floor] range maps exactly to [0, MOTOR_MAX_PULSE].
            const int16_t max_raw = (int16_t)(MOTOR_MAX_PULSE - MOTOR_IGNORE_PULSE); // 1950
            if (raw_i16 >  max_raw) raw_i16 =  max_raw;
 8002654:	f240 759e 	movw	r5, #1950	@ 0x79e
            if (raw_i16 < -max_raw) raw_i16 = -max_raw;

            uint8_t ramp = pid_motor[i].startup_ramp_cnt;
 8002658:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 800265c:	4b25      	ldr	r3, [pc, #148]	@ (80026f4 <PID_Calc_Motor+0xa8>)
 800265e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002662:	f893 0020 	ldrb.w	r0, [r3, #32]
            if (ramp < STARTUP_RAMP_CYCLES) pid_motor[i].startup_ramp_cnt++;
 8002666:	2813      	cmp	r0, #19
 8002668:	d805      	bhi.n	8002676 <PID_Calc_Motor+0x2a>
 800266a:	4b22      	ldr	r3, [pc, #136]	@ (80026f4 <PID_Calc_Motor+0xa8>)
 800266c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002670:	1c42      	adds	r2, r0, #1
 8002672:	f883 2020 	strb.w	r2, [r3, #32]
            int16_t scaled_floor = (int16_t)((float)MOTOR_IGNORE_PULSE * ramp / STARTUP_RAMP_CYCLES);
 8002676:	f7fe fdcd 	bl	8001214 <__aeabi_i2f>
 800267a:	491f      	ldr	r1, [pc, #124]	@ (80026f8 <PID_Calc_Motor+0xac>)
 800267c:	f7fe fe1e 	bl	80012bc <__aeabi_fmul>
 8002680:	491e      	ldr	r1, [pc, #120]	@ (80026fc <PID_Calc_Motor+0xb0>)
 8002682:	f7fe fecf 	bl	8001424 <__aeabi_fdiv>
 8002686:	f7fe fff5 	bl	8001674 <__aeabi_f2iz>
 800268a:	b203      	sxth	r3, r0
            final_pwm = (raw_i16 > 0) ? (raw_i16 + scaled_floor) : (raw_i16 - scaled_floor);
 800268c:	2d00      	cmp	r5, #0
 800268e:	dd02      	ble.n	8002696 <PID_Calc_Motor+0x4a>
 8002690:	442b      	add	r3, r5
 8002692:	b218      	sxth	r0, r3
 8002694:	e00a      	b.n	80026ac <PID_Calc_Motor+0x60>
 8002696:	1aed      	subs	r5, r5, r3
 8002698:	b228      	sxth	r0, r5
 800269a:	e007      	b.n	80026ac <PID_Calc_Motor+0x60>
        }
        else
        {
            // Output is in the dead band  hold ramp at zero so it restarts cleanly.
            pid_motor[i].startup_ramp_cnt = 0;
 800269c:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 80026a0:	4b14      	ldr	r3, [pc, #80]	@ (80026f4 <PID_Calc_Motor+0xa8>)
 80026a2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80026a6:	2000      	movs	r0, #0
 80026a8:	f883 0020 	strb.w	r0, [r3, #32]
            final_pwm = 0;
        }

        motor->speed_pwm[i] = (float)final_pwm;
 80026ac:	f7fe fdb2 	bl	8001214 <__aeabi_i2f>
 80026b0:	1d23      	adds	r3, r4, #4
 80026b2:	f846 0023 	str.w	r0, [r6, r3, lsl #2]
    for (int i = 0; i < MAX_MOTOR; i++)
 80026b6:	3401      	adds	r4, #1
 80026b8:	2c03      	cmp	r4, #3
 80026ba:	dc19      	bgt.n	80026f0 <PID_Calc_Motor+0xa4>
        float raw_pwm = PID_Positional_Calc(&pid_motor[i], motor->speed_mm_s[i]);
 80026bc:	eb04 00c4 	add.w	r0, r4, r4, lsl #3
 80026c0:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 80026c4:	4b0b      	ldr	r3, [pc, #44]	@ (80026f4 <PID_Calc_Motor+0xa8>)
 80026c6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80026ca:	f7ff ff73 	bl	80025b4 <PID_Positional_Calc>
        int16_t raw_i16 = (int16_t)raw_pwm;
 80026ce:	f7fe ffd1 	bl	8001674 <__aeabi_f2iz>
 80026d2:	b205      	sxth	r5, r0
        if (raw_i16 > 5 || raw_i16 < -5)
 80026d4:	1d6b      	adds	r3, r5, #5
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	2b0a      	cmp	r3, #10
 80026da:	d9df      	bls.n	800269c <PID_Calc_Motor+0x50>
            if (raw_i16 >  max_raw) raw_i16 =  max_raw;
 80026dc:	f240 739e 	movw	r3, #1950	@ 0x79e
 80026e0:	429d      	cmp	r5, r3
 80026e2:	dcb7      	bgt.n	8002654 <PID_Calc_Motor+0x8>
            if (raw_i16 < -max_raw) raw_i16 = -max_raw;
 80026e4:	f6a3 733c 	subw	r3, r3, #3900	@ 0xf3c
 80026e8:	429d      	cmp	r5, r3
 80026ea:	dab5      	bge.n	8002658 <PID_Calc_Motor+0xc>
 80026ec:	4d04      	ldr	r5, [pc, #16]	@ (8002700 <PID_Calc_Motor+0xb4>)
 80026ee:	e7b3      	b.n	8002658 <PID_Calc_Motor+0xc>
    }
}
 80026f0:	bd70      	pop	{r4, r5, r6, pc}
 80026f2:	bf00      	nop
 80026f4:	20000300 	.word	0x20000300
 80026f8:	449c4000 	.word	0x449c4000
 80026fc:	41a00000 	.word	0x41a00000
 8002700:	fffff862 	.word	0xfffff862

08002704 <PID_Set_Motor_Target>:
/**
  * @brief  Sets target speed for a specific motor or all motors
  */
void PID_Set_Motor_Target(uint8_t motor_id, float target)
{
    if (motor_id >= MAX_MOTOR)
 8002704:	2803      	cmp	r0, #3
 8002706:	d80e      	bhi.n	8002726 <PID_Set_Motor_Target+0x22>
    {
        for (int i = 0; i < MAX_MOTOR; i++) pid_motor[i].target_val = target;
    }
    else
    {
        pid_motor[motor_id].target_val = target;
 8002708:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800270c:	4b07      	ldr	r3, [pc, #28]	@ (800272c <PID_Set_Motor_Target+0x28>)
 800270e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
    }
}
 8002712:	4770      	bx	lr
        for (int i = 0; i < MAX_MOTOR; i++) pid_motor[i].target_val = target;
 8002714:	eb03 00c3 	add.w	r0, r3, r3, lsl #3
 8002718:	4a04      	ldr	r2, [pc, #16]	@ (800272c <PID_Set_Motor_Target+0x28>)
 800271a:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
 800271e:	3301      	adds	r3, #1
 8002720:	2b03      	cmp	r3, #3
 8002722:	ddf7      	ble.n	8002714 <PID_Set_Motor_Target+0x10>
 8002724:	4770      	bx	lr
 8002726:	2300      	movs	r3, #0
 8002728:	e7fa      	b.n	8002720 <PID_Set_Motor_Target+0x1c>
 800272a:	bf00      	nop
 800272c:	20000300 	.word	0x20000300

08002730 <PID_Clear_Motor>:
/**
  * @brief  Resets PID variables to zero to prevent jumps when restarting movement
  */
void PID_Clear_Motor(uint8_t motor_id)
{
    if (motor_id >= MAX_MOTOR)
 8002730:	2803      	cmp	r0, #3
 8002732:	d822      	bhi.n	800277a <PID_Clear_Motor+0x4a>
            pid_motor[i].startup_ramp_cnt = 0;
        }
    }
    else
    {
        pid_motor[motor_id].pwm_output = 0.0f;
 8002734:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <PID_Clear_Motor+0x50>)
 8002736:	eb00 0cc0 	add.w	ip, r0, r0, lsl #3
 800273a:	eb03 018c 	add.w	r1, r3, ip, lsl #2
 800273e:	2200      	movs	r2, #0
 8002740:	604a      	str	r2, [r1, #4]
        pid_motor[motor_id].err = 0.0f;
 8002742:	614a      	str	r2, [r1, #20]
        pid_motor[motor_id].err_last = 0.0f;
 8002744:	618a      	str	r2, [r1, #24]
        pid_motor[motor_id].integral = 0.0f;
 8002746:	61ca      	str	r2, [r1, #28]
        pid_motor[motor_id].target_val = 0.0f;
 8002748:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
        pid_motor[motor_id].startup_ramp_cnt = 0;
 800274c:	2200      	movs	r2, #0
 800274e:	f881 2020 	strb.w	r2, [r1, #32]
    }
}
 8002752:	4770      	bx	lr
            pid_motor[i].pwm_output = 0.0f;
 8002754:	480a      	ldr	r0, [pc, #40]	@ (8002780 <PID_Clear_Motor+0x50>)
 8002756:	eb01 0cc1 	add.w	ip, r1, r1, lsl #3
 800275a:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 800275e:	2200      	movs	r2, #0
 8002760:	605a      	str	r2, [r3, #4]
            pid_motor[i].err = 0.0f;
 8002762:	615a      	str	r2, [r3, #20]
            pid_motor[i].err_last = 0.0f;
 8002764:	619a      	str	r2, [r3, #24]
            pid_motor[i].integral = 0.0f;
 8002766:	61da      	str	r2, [r3, #28]
            pid_motor[i].target_val = 0.0f;
 8002768:	f840 202c 	str.w	r2, [r0, ip, lsl #2]
            pid_motor[i].startup_ramp_cnt = 0;
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2020 	strb.w	r2, [r3, #32]
        for (int i = 0; i < MAX_MOTOR; i++)
 8002772:	3101      	adds	r1, #1
 8002774:	2903      	cmp	r1, #3
 8002776:	dded      	ble.n	8002754 <PID_Clear_Motor+0x24>
 8002778:	4770      	bx	lr
 800277a:	2100      	movs	r1, #0
 800277c:	e7fa      	b.n	8002774 <PID_Clear_Motor+0x44>
 800277e:	bf00      	nop
 8002780:	20000300 	.word	0x20000300

08002784 <PID_Set_Motor_Parm>:
/**
  * @brief  Dynamically update PID gains
  */
void PID_Set_Motor_Parm(uint8_t motor_id, float Kp, float Ki, float Kd)
{
    if (motor_id < MAX_MOTOR)
 8002784:	2803      	cmp	r0, #3
 8002786:	d80d      	bhi.n	80027a4 <PID_Set_Motor_Parm+0x20>
{
 8002788:	b410      	push	{r4}
    {
        pid_motor[motor_id].Kp = Kp;
 800278a:	4c07      	ldr	r4, [pc, #28]	@ (80027a8 <PID_Set_Motor_Parm+0x24>)
 800278c:	eb00 0cc0 	add.w	ip, r0, r0, lsl #3
 8002790:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 8002794:	f8cc 1008 	str.w	r1, [ip, #8]
        pid_motor[motor_id].Ki = Ki;
 8002798:	f8cc 200c 	str.w	r2, [ip, #12]
        pid_motor[motor_id].Kd = Kd;
 800279c:	f8cc 3010 	str.w	r3, [ip, #16]
    }
}
 80027a0:	bc10      	pop	{r4}
 80027a2:	4770      	bx	lr
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	20000300 	.word	0x20000300

080027ac <send_bit>:
    uint32_t start = DWT_CYCCNT;
    while ((DWT_CYCCNT - start) < cycles);
}

static void send_bit(uint8_t bit) {
    if (bit) {
 80027ac:	b1a8      	cbz	r0, 80027da <send_bit+0x2e>
        // T1H: 0.7us (50 cycles @ 72MHz), T1L: 0.6us (43 cycles)
        GPIOB->BSRR = GPIO_PIN_5;
 80027ae:	4b16      	ldr	r3, [pc, #88]	@ (8002808 <send_bit+0x5c>)
 80027b0:	2220      	movs	r2, #32
 80027b2:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80027b4:	4b15      	ldr	r3, [pc, #84]	@ (800280c <send_bit+0x60>)
 80027b6:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80027b8:	4b14      	ldr	r3, [pc, #80]	@ (800280c <send_bit+0x60>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	1a9b      	subs	r3, r3, r2
 80027be:	2b31      	cmp	r3, #49	@ 0x31
 80027c0:	d9fa      	bls.n	80027b8 <send_bit+0xc>
        delay_cycles(50);
        GPIOB->BSRR = (uint32_t)GPIO_PIN_5 << 16;
 80027c2:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <send_bit+0x5c>)
 80027c4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80027c8:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80027ca:	4b10      	ldr	r3, [pc, #64]	@ (800280c <send_bit+0x60>)
 80027cc:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80027ce:	4b0f      	ldr	r3, [pc, #60]	@ (800280c <send_bit+0x60>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80027d6:	d9fa      	bls.n	80027ce <send_bit+0x22>
 80027d8:	4770      	bx	lr
        delay_cycles(43);
    } else {
        // T0H: 0.35us (25 cycles @ 72MHz), T0L: 0.8us (57 cycles)
        GPIOB->BSRR = GPIO_PIN_5;
 80027da:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <send_bit+0x5c>)
 80027dc:	2220      	movs	r2, #32
 80027de:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80027e0:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <send_bit+0x60>)
 80027e2:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80027e4:	4b09      	ldr	r3, [pc, #36]	@ (800280c <send_bit+0x60>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	1a9b      	subs	r3, r3, r2
 80027ea:	2b18      	cmp	r3, #24
 80027ec:	d9fa      	bls.n	80027e4 <send_bit+0x38>
        delay_cycles(25);
        GPIOB->BSRR = (uint32_t)GPIO_PIN_5 << 16;
 80027ee:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <send_bit+0x5c>)
 80027f0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80027f4:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80027f6:	4b05      	ldr	r3, [pc, #20]	@ (800280c <send_bit+0x60>)
 80027f8:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80027fa:	4b04      	ldr	r3, [pc, #16]	@ (800280c <send_bit+0x60>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	1a9b      	subs	r3, r3, r2
 8002800:	2b38      	cmp	r3, #56	@ 0x38
 8002802:	d9fa      	bls.n	80027fa <send_bit+0x4e>
        delay_cycles(57);
    }
}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40010c00 	.word	0x40010c00
 800280c:	e0001000 	.word	0xe0001000

08002810 <RGB_Send_Color>:
static void RGB_Send_Color(uint8_t r, uint8_t g, uint8_t b) {
 8002810:	b538      	push	{r3, r4, r5, lr}
    // WS2812 is GRB order
    uint32_t color = (g << 16) | (r << 8) | b;
 8002812:	0200      	lsls	r0, r0, #8
 8002814:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8002818:	ea42 0500 	orr.w	r5, r2, r0
    for (int i = 23; i >= 0; i--) {
 800281c:	2417      	movs	r4, #23
 800281e:	e006      	b.n	800282e <RGB_Send_Color+0x1e>
        send_bit((color >> i) & 0x01);
 8002820:	fa25 f004 	lsr.w	r0, r5, r4
 8002824:	f000 0001 	and.w	r0, r0, #1
 8002828:	f7ff ffc0 	bl	80027ac <send_bit>
    for (int i = 23; i >= 0; i--) {
 800282c:	3c01      	subs	r4, #1
 800282e:	2c00      	cmp	r4, #0
 8002830:	daf6      	bge.n	8002820 <RGB_Send_Color+0x10>
    }
}
 8002832:	bd38      	pop	{r3, r4, r5, pc}

08002834 <RGB_Init>:
    DEM_CR |= (1 << 24);
 8002834:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8002838:	f8d2 3dfc 	ldr.w	r3, [r2, #3580]	@ 0xdfc
 800283c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002840:	f8c2 3dfc 	str.w	r3, [r2, #3580]	@ 0xdfc
    DWT_CYCCNT = 0;
 8002844:	4b03      	ldr	r3, [pc, #12]	@ (8002854 <RGB_Init+0x20>)
 8002846:	2200      	movs	r2, #0
 8002848:	605a      	str	r2, [r3, #4]
    DWT_CONTROL |= 1;
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	f042 0201 	orr.w	r2, r2, #1
 8002850:	601a      	str	r2, [r3, #0]
}
 8002852:	4770      	bx	lr
 8002854:	e0001000 	.word	0xe0001000

08002858 <RGB_Set_All>:

void RGB_Set_All(uint8_t r, uint8_t g, uint8_t b) {
 8002858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800285a:	4607      	mov	r7, r0
 800285c:	460e      	mov	r6, r1
 800285e:	4615      	mov	r5, r2
    for (int i = 0; i < LED_COUNT; i++) {
 8002860:	2400      	movs	r4, #0
 8002862:	e005      	b.n	8002870 <RGB_Set_All+0x18>
        RGB_Send_Color(r, g, b);
 8002864:	462a      	mov	r2, r5
 8002866:	4631      	mov	r1, r6
 8002868:	4638      	mov	r0, r7
 800286a:	f7ff ffd1 	bl	8002810 <RGB_Send_Color>
    for (int i = 0; i < LED_COUNT; i++) {
 800286e:	3401      	adds	r4, #1
 8002870:	2c06      	cmp	r4, #6
 8002872:	ddf7      	ble.n	8002864 <RGB_Set_All+0xc>
    }
    // WS2812 Reset pulse: holding low for >50us
    HAL_Delay(1);
 8002874:	2001      	movs	r0, #1
 8002876:	f001 f9ad 	bl	8003bd4 <HAL_Delay>
}
 800287a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800287c <RGB_Clear>:

void RGB_Clear(void) {
 800287c:	b508      	push	{r3, lr}
    RGB_Set_All(0, 0, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	4611      	mov	r1, r2
 8002882:	4610      	mov	r0, r2
 8002884:	f7ff ffe8 	bl	8002858 <RGB_Set_All>
}
 8002888:	bd08      	pop	{r3, pc}
	...

0800288c <USART1_Init>:
uint8_t cmd_index = 0;
uint8_t RxTemp = 0;

/* --- INITIALIZATION --- */
void USART1_Init(void)
{
 800288c:	b508      	push	{r3, lr}
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 800288e:	2201      	movs	r2, #1
 8002890:	4902      	ldr	r1, [pc, #8]	@ (800289c <USART1_Init+0x10>)
 8002892:	4803      	ldr	r0, [pc, #12]	@ (80028a0 <USART1_Init+0x14>)
 8002894:	f00b fcf7 	bl	800e286 <HAL_UART_Receive_IT>
}
 8002898:	bd08      	pop	{r3, pc}
 800289a:	bf00      	nop
 800289c:	200003b8 	.word	0x200003b8
 80028a0:	200006d4 	.word	0x200006d4

080028a4 <HAL_UART_RxCpltCallback>:

/* --- ROBUST UART INTERRUPT CALLBACK --- */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028a4:	b508      	push	{r3, lr}
    if (huart->Instance == USART1)
 80028a6:	6802      	ldr	r2, [r0, #0]
 80028a8:	4b17      	ldr	r3, [pc, #92]	@ (8002908 <HAL_UART_RxCpltCallback+0x64>)
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d000      	beq.n	80028b0 <HAL_UART_RxCpltCallback+0xc>
        }
        
        RxTemp = 0;
        HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
    }
}
 80028ae:	bd08      	pop	{r3, pc}
        if (RxTemp == '\r' || RxTemp == '\n')
 80028b0:	4b16      	ldr	r3, [pc, #88]	@ (800290c <HAL_UART_RxCpltCallback+0x68>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b0d      	cmp	r3, #13
 80028b6:	d00b      	beq.n	80028d0 <HAL_UART_RxCpltCallback+0x2c>
 80028b8:	2b0a      	cmp	r3, #10
 80028ba:	d009      	beq.n	80028d0 <HAL_UART_RxCpltCallback+0x2c>
            if (cmd_index < sizeof(cmd_buffer) - 1)
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <HAL_UART_RxCpltCallback+0x6c>)
 80028be:	7812      	ldrb	r2, [r2, #0]
 80028c0:	2a3e      	cmp	r2, #62	@ 0x3e
 80028c2:	d80e      	bhi.n	80028e2 <HAL_UART_RxCpltCallback+0x3e>
                cmd_buffer[cmd_index++] = RxTemp;
 80028c4:	1c50      	adds	r0, r2, #1
 80028c6:	4912      	ldr	r1, [pc, #72]	@ (8002910 <HAL_UART_RxCpltCallback+0x6c>)
 80028c8:	7008      	strb	r0, [r1, #0]
 80028ca:	4912      	ldr	r1, [pc, #72]	@ (8002914 <HAL_UART_RxCpltCallback+0x70>)
 80028cc:	548b      	strb	r3, [r1, r2]
 80028ce:	e008      	b.n	80028e2 <HAL_UART_RxCpltCallback+0x3e>
            if (cmd_index > 0)
 80028d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002910 <HAL_UART_RxCpltCallback+0x6c>)
 80028d2:	781a      	ldrb	r2, [r3, #0]
 80028d4:	b12a      	cbz	r2, 80028e2 <HAL_UART_RxCpltCallback+0x3e>
                if (!cmd_ready)
 80028d6:	4b10      	ldr	r3, [pc, #64]	@ (8002918 <HAL_UART_RxCpltCallback+0x74>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	b153      	cbz	r3, 80028f2 <HAL_UART_RxCpltCallback+0x4e>
                cmd_index = 0;
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <HAL_UART_RxCpltCallback+0x6c>)
 80028de:	2200      	movs	r2, #0
 80028e0:	701a      	strb	r2, [r3, #0]
        RxTemp = 0;
 80028e2:	490a      	ldr	r1, [pc, #40]	@ (800290c <HAL_UART_RxCpltCallback+0x68>)
 80028e4:	2300      	movs	r3, #0
 80028e6:	700b      	strb	r3, [r1, #0]
        HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 80028e8:	2201      	movs	r2, #1
 80028ea:	480c      	ldr	r0, [pc, #48]	@ (800291c <HAL_UART_RxCpltCallback+0x78>)
 80028ec:	f00b fccb 	bl	800e286 <HAL_UART_Receive_IT>
}
 80028f0:	e7dd      	b.n	80028ae <HAL_UART_RxCpltCallback+0xa>
                    cmd_buffer[cmd_index] = '\0';
 80028f2:	4908      	ldr	r1, [pc, #32]	@ (8002914 <HAL_UART_RxCpltCallback+0x70>)
 80028f4:	548b      	strb	r3, [r1, r2]
                    memcpy(cmd_pending, cmd_buffer, cmd_index + 1);
 80028f6:	3201      	adds	r2, #1
 80028f8:	4809      	ldr	r0, [pc, #36]	@ (8002920 <HAL_UART_RxCpltCallback+0x7c>)
 80028fa:	f00d fd9d 	bl	8010438 <memcpy>
                    cmd_ready = 1;
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <HAL_UART_RxCpltCallback+0x74>)
 8002900:	2201      	movs	r2, #1
 8002902:	701a      	strb	r2, [r3, #0]
 8002904:	e7ea      	b.n	80028dc <HAL_UART_RxCpltCallback+0x38>
 8002906:	bf00      	nop
 8002908:	40013800 	.word	0x40013800
 800290c:	200003b8 	.word	0x200003b8
 8002910:	200003b9 	.word	0x200003b9
 8002914:	200003fc 	.word	0x200003fc
 8002918:	200003ba 	.word	0x200003ba
 800291c:	200006d4 	.word	0x200006d4
 8002920:	200003bc 	.word	0x200003bc

08002924 <ProcessCommandLine>:

/* --- COMMAND PROCESSOR --- */
void ProcessCommandLine(char *cmd)
{
 8002924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002928:	b0a5      	sub	sp, #148	@ 0x94
    char token1[8], token2[8], token3[8], token4[8];
    int count = sscanf(cmd, "%7s %7s %7s %7s", token1, token2, token3, token4);
 800292a:	ab1c      	add	r3, sp, #112	@ 0x70
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	ab1e      	add	r3, sp, #120	@ 0x78
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	ab20      	add	r3, sp, #128	@ 0x80
 8002934:	aa22      	add	r2, sp, #136	@ 0x88
 8002936:	49a1      	ldr	r1, [pc, #644]	@ (8002bbc <ProcessCommandLine+0x298>)
 8002938:	f00d fb0e 	bl	800ff58 <siscanf>
    if (count < 1) return;
 800293c:	1e05      	subs	r5, r0, #0
 800293e:	f340 80a1 	ble.w	8002a84 <ProcessCommandLine+0x160>

    // Handle Speed Commands (e.g., V 100 0 0)
    if (strcmp(token1, "V") == 0 && count >= 4)
 8002942:	499f      	ldr	r1, [pc, #636]	@ (8002bc0 <ProcessCommandLine+0x29c>)
 8002944:	a822      	add	r0, sp, #136	@ 0x88
 8002946:	f7fd fcb7 	bl	80002b8 <strcmp>
 800294a:	b910      	cbnz	r0, 8002952 <ProcessCommandLine+0x2e>
 800294c:	2d03      	cmp	r5, #3
 800294e:	f300 8089 	bgt.w	8002a64 <ProcessCommandLine+0x140>
    {
        Motion_Ctrl(atoi(token2), atoi(token3), atoi(token4));
    }
    // Handle Information and Test Commands
    else if (strcmp(token1, "I") == 0 && count >= 2)
 8002952:	499c      	ldr	r1, [pc, #624]	@ (8002bc4 <ProcessCommandLine+0x2a0>)
 8002954:	a822      	add	r0, sp, #136	@ 0x88
 8002956:	f7fd fcaf 	bl	80002b8 <strcmp>
 800295a:	2800      	cmp	r0, #0
 800295c:	f040 80ef 	bne.w	8002b3e <ProcessCommandLine+0x21a>
 8002960:	2d01      	cmp	r5, #1
 8002962:	f340 80ec 	ble.w	8002b3e <ProcessCommandLine+0x21a>
    {
        if (strcmp(token2, "ENC") == 0)
 8002966:	4998      	ldr	r1, [pc, #608]	@ (8002bc8 <ProcessCommandLine+0x2a4>)
 8002968:	a820      	add	r0, sp, #128	@ 0x80
 800296a:	f7fd fca5 	bl	80002b8 <strcmp>
 800296e:	2800      	cmp	r0, #0
 8002970:	f000 808b 	beq.w	8002a8a <ProcessCommandLine+0x166>
        {
            Handle_Info_Encoders();
        }
        else if (strcmp(token2, "RESET") == 0)
 8002974:	4995      	ldr	r1, [pc, #596]	@ (8002bcc <ProcessCommandLine+0x2a8>)
 8002976:	a820      	add	r0, sp, #128	@ 0x80
 8002978:	f7fd fc9e 	bl	80002b8 <strcmp>
 800297c:	2800      	cmp	r0, #0
 800297e:	f000 8087 	beq.w	8002a90 <ProcessCommandLine+0x16c>
        {
            Handle_Info_ResetEncoders();
            printf("ACK: Encoders Reset to Zero\r\n");
        }
        else if (strcmp(token2, "IMU") == 0)
 8002982:	4993      	ldr	r1, [pc, #588]	@ (8002bd0 <ProcessCommandLine+0x2ac>)
 8002984:	a820      	add	r0, sp, #128	@ 0x80
 8002986:	f7fd fc97 	bl	80002b8 <strcmp>
 800298a:	2800      	cmp	r0, #0
 800298c:	f000 8086 	beq.w	8002a9c <ProcessCommandLine+0x178>
            printf("IMU: A(%.2f, %.2f, %.2f) G(%.2f, %.2f, %.2f) Yaw: %.2f\r\n",
                   g_imu_accel.x, g_imu_accel.y, g_imu_accel.z,
                   g_imu_gyro.x, g_imu_gyro.y, g_imu_gyro.z,
                   g_current_yaw);
        }
        else if (strcmp(token2, "TEST") == 0)
 8002990:	4990      	ldr	r1, [pc, #576]	@ (8002bd4 <ProcessCommandLine+0x2b0>)
 8002992:	a820      	add	r0, sp, #128	@ 0x80
 8002994:	f7fd fc90 	bl	80002b8 <strcmp>
 8002998:	2800      	cmp	r0, #0
 800299a:	f000 80b3 	beq.w	8002b04 <ProcessCommandLine+0x1e0>
            g_start_ctrl = 1;
            g_last_cmd_tick = HAL_GetTick();

            Motion_Ctrl(500, 0, 0);
        }
        else if (strcmp(token2, "DIAG") == 0)
 800299e:	498e      	ldr	r1, [pc, #568]	@ (8002bd8 <ProcessCommandLine+0x2b4>)
 80029a0:	a820      	add	r0, sp, #128	@ 0x80
 80029a2:	f7fd fc89 	bl	80002b8 <strcmp>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	f000 80c6 	beq.w	8002b38 <ProcessCommandLine+0x214>
        {
            Motor_Diagnostic_Sequence();
        }
        else if (strcmp(token2, "PID") == 0)
 80029ac:	498b      	ldr	r1, [pc, #556]	@ (8002bdc <ProcessCommandLine+0x2b8>)
 80029ae:	a820      	add	r0, sp, #128	@ 0x80
 80029b0:	f7fd fc82 	bl	80002b8 <strcmp>
 80029b4:	2800      	cmp	r0, #0
 80029b6:	d165      	bne.n	8002a84 <ProcessCommandLine+0x160>
        {
            // Snapshot of PID state: target speed, actual speed, PWM output per motor.
            // Send while motors are running to see what the PID is computing.
            printf("I PID FL:T=%.0f A=%.0f P=%.0f | RL:T=%.0f A=%.0f P=%.0f | FR:T=%.0f A=%.0f P=%.0f | RR:T=%.0f A=%.0f P=%.0f\r\n",
                   pid_motor[0].target_val, motor_data.speed_mm_s[0], motor_data.speed_pwm[0],
 80029b8:	4a89      	ldr	r2, [pc, #548]	@ (8002be0 <ProcessCommandLine+0x2bc>)
 80029ba:	4b8a      	ldr	r3, [pc, #552]	@ (8002be4 <ProcessCommandLine+0x2c0>)
 80029bc:	6819      	ldr	r1, [r3, #0]
 80029be:	9117      	str	r1, [sp, #92]	@ 0x5c
 80029c0:	691c      	ldr	r4, [r3, #16]
 80029c2:	9418      	str	r4, [sp, #96]	@ 0x60
                   pid_motor[1].target_val, motor_data.speed_mm_s[1], motor_data.speed_pwm[1],
 80029c4:	6a55      	ldr	r5, [r2, #36]	@ 0x24
 80029c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80029c8:	685c      	ldr	r4, [r3, #4]
 80029ca:	695d      	ldr	r5, [r3, #20]
                   pid_motor[2].target_val, motor_data.speed_mm_s[2], motor_data.speed_pwm[2],
 80029cc:	6c96      	ldr	r6, [r2, #72]	@ 0x48
 80029ce:	689f      	ldr	r7, [r3, #8]
 80029d0:	f8d3 8018 	ldr.w	r8, [r3, #24]
                   pid_motor[3].target_val, motor_data.speed_mm_s[3], motor_data.speed_pwm[3]);
 80029d4:	f8d2 906c 	ldr.w	r9, [r2, #108]	@ 0x6c
 80029d8:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 80029dc:	f8d3 b01c 	ldr.w	fp, [r3, #28]
            printf("I PID FL:T=%.0f A=%.0f P=%.0f | RL:T=%.0f A=%.0f P=%.0f | FR:T=%.0f A=%.0f P=%.0f | RR:T=%.0f A=%.0f P=%.0f\r\n",
 80029e0:	6810      	ldr	r0, [r2, #0]
 80029e2:	f7fd ffbd 	bl	8000960 <__aeabi_f2d>
 80029e6:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 80029ea:	4658      	mov	r0, fp
 80029ec:	f7fd ffb8 	bl	8000960 <__aeabi_f2d>
 80029f0:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 80029f4:	4650      	mov	r0, sl
 80029f6:	f7fd ffb3 	bl	8000960 <__aeabi_f2d>
 80029fa:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 80029fe:	4648      	mov	r0, r9
 8002a00:	f7fd ffae 	bl	8000960 <__aeabi_f2d>
 8002a04:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002a08:	4640      	mov	r0, r8
 8002a0a:	f7fd ffa9 	bl	8000960 <__aeabi_f2d>
 8002a0e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8002a12:	4638      	mov	r0, r7
 8002a14:	f7fd ffa4 	bl	8000960 <__aeabi_f2d>
 8002a18:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8002a1c:	4630      	mov	r0, r6
 8002a1e:	f7fd ff9f 	bl	8000960 <__aeabi_f2d>
 8002a22:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002a26:	4628      	mov	r0, r5
 8002a28:	f7fd ff9a 	bl	8000960 <__aeabi_f2d>
 8002a2c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002a30:	4620      	mov	r0, r4
 8002a32:	f7fd ff95 	bl	8000960 <__aeabi_f2d>
 8002a36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002a3a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8002a3c:	f7fd ff90 	bl	8000960 <__aeabi_f2d>
 8002a40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002a44:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8002a46:	f7fd ff8b 	bl	8000960 <__aeabi_f2d>
 8002a4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a4e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8002a50:	f7fd ff86 	bl	8000960 <__aeabi_f2d>
 8002a54:	e9cd 0100 	strd	r0, r1, [sp]
 8002a58:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	@ 0x68
 8002a5c:	4862      	ldr	r0, [pc, #392]	@ (8002be8 <ProcessCommandLine+0x2c4>)
 8002a5e:	f00d fa0b 	bl	800fe78 <iprintf>
 8002a62:	e00f      	b.n	8002a84 <ProcessCommandLine+0x160>
        Motion_Ctrl(atoi(token2), atoi(token3), atoi(token4));
 8002a64:	a820      	add	r0, sp, #128	@ 0x80
 8002a66:	f00b fcee 	bl	800e446 <atoi>
 8002a6a:	4604      	mov	r4, r0
 8002a6c:	a81e      	add	r0, sp, #120	@ 0x78
 8002a6e:	f00b fcea 	bl	800e446 <atoi>
 8002a72:	4605      	mov	r5, r0
 8002a74:	a81c      	add	r0, sp, #112	@ 0x70
 8002a76:	f00b fce6 	bl	800e446 <atoi>
 8002a7a:	b202      	sxth	r2, r0
 8002a7c:	b229      	sxth	r1, r5
 8002a7e:	b220      	sxth	r0, r4
 8002a80:	f7ff fb2c 	bl	80020dc <Motion_Ctrl>
            pid_motor[i].Kd = new_kd;
            pid_motor[i].integral = 0.0f;
        }
        printf("ACK: PID updated - KP:%.2f KI:%.2f KD:%.2f\r\n", new_kp, new_ki, new_kd);
    }
}
 8002a84:	b025      	add	sp, #148	@ 0x94
 8002a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            Handle_Info_Encoders();
 8002a8a:	f7ff fc31 	bl	80022f0 <Handle_Info_Encoders>
 8002a8e:	e7f9      	b.n	8002a84 <ProcessCommandLine+0x160>
            Handle_Info_ResetEncoders();
 8002a90:	f7ff fc4a 	bl	8002328 <Handle_Info_ResetEncoders>
            printf("ACK: Encoders Reset to Zero\r\n");
 8002a94:	4855      	ldr	r0, [pc, #340]	@ (8002bec <ProcessCommandLine+0x2c8>)
 8002a96:	f00d fa57 	bl	800ff48 <puts>
 8002a9a:	e7f3      	b.n	8002a84 <ProcessCommandLine+0x160>
                   g_imu_accel.x, g_imu_accel.y, g_imu_accel.z,
 8002a9c:	4b54      	ldr	r3, [pc, #336]	@ (8002bf0 <ProcessCommandLine+0x2cc>)
 8002a9e:	685e      	ldr	r6, [r3, #4]
 8002aa0:	689f      	ldr	r7, [r3, #8]
                   g_imu_gyro.x, g_imu_gyro.y, g_imu_gyro.z,
 8002aa2:	4a54      	ldr	r2, [pc, #336]	@ (8002bf4 <ProcessCommandLine+0x2d0>)
 8002aa4:	f8d2 8000 	ldr.w	r8, [r2]
 8002aa8:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8002aac:	f8d2 a008 	ldr.w	sl, [r2, #8]
            printf("IMU: A(%.2f, %.2f, %.2f) G(%.2f, %.2f, %.2f) Yaw: %.2f\r\n",
 8002ab0:	6818      	ldr	r0, [r3, #0]
 8002ab2:	f7fd ff55 	bl	8000960 <__aeabi_f2d>
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	460d      	mov	r5, r1
 8002aba:	4b4f      	ldr	r3, [pc, #316]	@ (8002bf8 <ProcessCommandLine+0x2d4>)
 8002abc:	6818      	ldr	r0, [r3, #0]
 8002abe:	f7fd ff4f 	bl	8000960 <__aeabi_f2d>
 8002ac2:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002ac6:	4650      	mov	r0, sl
 8002ac8:	f7fd ff4a 	bl	8000960 <__aeabi_f2d>
 8002acc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002ad0:	4648      	mov	r0, r9
 8002ad2:	f7fd ff45 	bl	8000960 <__aeabi_f2d>
 8002ad6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002ada:	4640      	mov	r0, r8
 8002adc:	f7fd ff40 	bl	8000960 <__aeabi_f2d>
 8002ae0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002ae4:	4638      	mov	r0, r7
 8002ae6:	f7fd ff3b 	bl	8000960 <__aeabi_f2d>
 8002aea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002aee:	4630      	mov	r0, r6
 8002af0:	f7fd ff36 	bl	8000960 <__aeabi_f2d>
 8002af4:	e9cd 0100 	strd	r0, r1, [sp]
 8002af8:	4622      	mov	r2, r4
 8002afa:	462b      	mov	r3, r5
 8002afc:	483f      	ldr	r0, [pc, #252]	@ (8002bfc <ProcessCommandLine+0x2d8>)
 8002afe:	f00d f9bb 	bl	800fe78 <iprintf>
 8002b02:	e7bf      	b.n	8002a84 <ProcessCommandLine+0x160>
            printf("DEBUG: PID Kp is %.2f (Should be 1.80)\r\n", pid_motor[0].Kp);
 8002b04:	4b36      	ldr	r3, [pc, #216]	@ (8002be0 <ProcessCommandLine+0x2bc>)
 8002b06:	6898      	ldr	r0, [r3, #8]
 8002b08:	f7fd ff2a 	bl	8000960 <__aeabi_f2d>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	483b      	ldr	r0, [pc, #236]	@ (8002c00 <ProcessCommandLine+0x2dc>)
 8002b12:	f00d f9b1 	bl	800fe78 <iprintf>
            printf("NON-BLOCKING TEST START: 500 mm/s\r\n");
 8002b16:	483b      	ldr	r0, [pc, #236]	@ (8002c04 <ProcessCommandLine+0x2e0>)
 8002b18:	f00d fa16 	bl	800ff48 <puts>
            g_start_ctrl = 1;
 8002b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c08 <ProcessCommandLine+0x2e4>)
 8002b1e:	2201      	movs	r2, #1
 8002b20:	701a      	strb	r2, [r3, #0]
            g_last_cmd_tick = HAL_GetTick();
 8002b22:	f001 f82f 	bl	8003b84 <HAL_GetTick>
 8002b26:	4b39      	ldr	r3, [pc, #228]	@ (8002c0c <ProcessCommandLine+0x2e8>)
 8002b28:	6018      	str	r0, [r3, #0]
            Motion_Ctrl(500, 0, 0);
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	4611      	mov	r1, r2
 8002b2e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b32:	f7ff fad3 	bl	80020dc <Motion_Ctrl>
 8002b36:	e7a5      	b.n	8002a84 <ProcessCommandLine+0x160>
            Motor_Diagnostic_Sequence();
 8002b38:	f7ff fcc8 	bl	80024cc <Motor_Diagnostic_Sequence>
 8002b3c:	e7a2      	b.n	8002a84 <ProcessCommandLine+0x160>
    else if (strcmp(token1, "M") == 0 && count >= 3)
 8002b3e:	4934      	ldr	r1, [pc, #208]	@ (8002c10 <ProcessCommandLine+0x2ec>)
 8002b40:	a822      	add	r0, sp, #136	@ 0x88
 8002b42:	f7fd fbb9 	bl	80002b8 <strcmp>
 8002b46:	4604      	mov	r4, r0
 8002b48:	b908      	cbnz	r0, 8002b4e <ProcessCommandLine+0x22a>
 8002b4a:	2d02      	cmp	r5, #2
 8002b4c:	dc1b      	bgt.n	8002b86 <ProcessCommandLine+0x262>
    else if (strcmp(token1, "P") == 0 && count >= 4)
 8002b4e:	4931      	ldr	r1, [pc, #196]	@ (8002c14 <ProcessCommandLine+0x2f0>)
 8002b50:	a822      	add	r0, sp, #136	@ 0x88
 8002b52:	f7fd fbb1 	bl	80002b8 <strcmp>
 8002b56:	4604      	mov	r4, r0
 8002b58:	2800      	cmp	r0, #0
 8002b5a:	d193      	bne.n	8002a84 <ProcessCommandLine+0x160>
 8002b5c:	2d03      	cmp	r5, #3
 8002b5e:	dd91      	ble.n	8002a84 <ProcessCommandLine+0x160>
        float new_kp = (float)atof(token2);
 8002b60:	a820      	add	r0, sp, #128	@ 0x80
 8002b62:	f00b fc6d 	bl	800e440 <atof>
 8002b66:	f7fe fa4b 	bl	8001000 <__aeabi_d2f>
 8002b6a:	4607      	mov	r7, r0
        float new_ki = (float)atof(token3);
 8002b6c:	a81e      	add	r0, sp, #120	@ 0x78
 8002b6e:	f00b fc67 	bl	800e440 <atof>
 8002b72:	f7fe fa45 	bl	8001000 <__aeabi_d2f>
 8002b76:	4605      	mov	r5, r0
        float new_kd = (float)atof(token4);
 8002b78:	a81c      	add	r0, sp, #112	@ 0x70
 8002b7a:	f00b fc61 	bl	800e440 <atof>
 8002b7e:	f7fe fa3f 	bl	8001000 <__aeabi_d2f>
 8002b82:	4606      	mov	r6, r0
        for(int i = 0; i < MAX_MOTOR; i++)
 8002b84:	e07b      	b.n	8002c7e <ProcessCommandLine+0x35a>
        int motor_id = atoi(token2) - 1;  // convert 1-based user input to 0-based enum
 8002b86:	a820      	add	r0, sp, #128	@ 0x80
 8002b88:	f00b fc5d 	bl	800e446 <atoi>
 8002b8c:	4605      	mov	r5, r0
 8002b8e:	1e47      	subs	r7, r0, #1
        int pwm_val  = atoi(token3);
 8002b90:	a81e      	add	r0, sp, #120	@ 0x78
 8002b92:	f00b fc58 	bl	800e446 <atoi>
 8002b96:	4606      	mov	r6, r0
        if (motor_id >= 0 && motor_id < MAX_MOTOR)
 8002b98:	2f03      	cmp	r7, #3
 8002b9a:	d861      	bhi.n	8002c60 <ProcessCommandLine+0x33c>
            Encoder_Reset_All();
 8002b9c:	f7fe ff94 	bl	8001ac8 <Encoder_Reset_All>
            Motion_Stop(STOP_FREE);                          // kill PID so it doesn't fight manual PWM
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	f7ff fa21 	bl	8001fe8 <Motion_Stop>
            Motor_Set_Pwm((uint8_t)motor_id, (int16_t)pwm_val);
 8002ba6:	b231      	sxth	r1, r6
 8002ba8:	b2f8      	uxtb	r0, r7
 8002baa:	f7ff fc41 	bl	8002430 <Motor_Set_Pwm>
            printf("ACK: M%d PWM=%d running 3s...\r\n", motor_id + 1, pwm_val);
 8002bae:	4632      	mov	r2, r6
 8002bb0:	4629      	mov	r1, r5
 8002bb2:	4819      	ldr	r0, [pc, #100]	@ (8002c18 <ProcessCommandLine+0x2f4>)
 8002bb4:	f00d f960 	bl	800fe78 <iprintf>
            for (int t = 0; t < 300; t++) {
 8002bb8:	e036      	b.n	8002c28 <ProcessCommandLine+0x304>
 8002bba:	bf00      	nop
 8002bbc:	08013914 	.word	0x08013914
 8002bc0:	08013924 	.word	0x08013924
 8002bc4:	08013928 	.word	0x08013928
 8002bc8:	0801392c 	.word	0x0801392c
 8002bcc:	08013930 	.word	0x08013930
 8002bd0:	08013958 	.word	0x08013958
 8002bd4:	08013998 	.word	0x08013998
 8002bd8:	080139f0 	.word	0x080139f0
 8002bdc:	080139f8 	.word	0x080139f8
 8002be0:	20000300 	.word	0x20000300
 8002be4:	20000390 	.word	0x20000390
 8002be8:	080139fc 	.word	0x080139fc
 8002bec:	08013938 	.word	0x08013938
 8002bf0:	20000278 	.word	0x20000278
 8002bf4:	2000026c 	.word	0x2000026c
 8002bf8:	20000250 	.word	0x20000250
 8002bfc:	0801395c 	.word	0x0801395c
 8002c00:	080139a0 	.word	0x080139a0
 8002c04:	080139cc 	.word	0x080139cc
 8002c08:	200002cc 	.word	0x200002cc
 8002c0c:	200002c8 	.word	0x200002c8
 8002c10:	08013a6c 	.word	0x08013a6c
 8002c14:	08013aac 	.word	0x08013aac
 8002c18:	08013a70 	.word	0x08013a70
                HAL_Delay(10);
 8002c1c:	200a      	movs	r0, #10
 8002c1e:	f000 ffd9 	bl	8003bd4 <HAL_Delay>
                Encoder_Update_Count();
 8002c22:	f7fe fec1 	bl	80019a8 <Encoder_Update_Count>
            for (int t = 0; t < 300; t++) {
 8002c26:	3401      	adds	r4, #1
 8002c28:	f5b4 7f96 	cmp.w	r4, #300	@ 0x12c
 8002c2c:	dbf6      	blt.n	8002c1c <ProcessCommandLine+0x2f8>
            Motor_Hard_Brake();
 8002c2e:	f7ff fc8d 	bl	800254c <Motor_Hard_Brake>
            printf("I ENC %ld %ld %ld %ld\r\n",
 8002c32:	2000      	movs	r0, #0
 8002c34:	f7fe ff04 	bl	8001a40 <Encoder_Get_Total_Count>
 8002c38:	4604      	mov	r4, r0
 8002c3a:	2001      	movs	r0, #1
 8002c3c:	f7fe ff00 	bl	8001a40 <Encoder_Get_Total_Count>
 8002c40:	4605      	mov	r5, r0
 8002c42:	2002      	movs	r0, #2
 8002c44:	f7fe fefc 	bl	8001a40 <Encoder_Get_Total_Count>
 8002c48:	4606      	mov	r6, r0
 8002c4a:	2003      	movs	r0, #3
 8002c4c:	f7fe fef8 	bl	8001a40 <Encoder_Get_Total_Count>
 8002c50:	9000      	str	r0, [sp, #0]
 8002c52:	4633      	mov	r3, r6
 8002c54:	462a      	mov	r2, r5
 8002c56:	4621      	mov	r1, r4
 8002c58:	4814      	ldr	r0, [pc, #80]	@ (8002cac <ProcessCommandLine+0x388>)
 8002c5a:	f00d f90d 	bl	800fe78 <iprintf>
 8002c5e:	e711      	b.n	8002a84 <ProcessCommandLine+0x160>
            printf("ERR: motor id must be 1-4\r\n");
 8002c60:	4813      	ldr	r0, [pc, #76]	@ (8002cb0 <ProcessCommandLine+0x38c>)
 8002c62:	f00d f971 	bl	800ff48 <puts>
 8002c66:	e70d      	b.n	8002a84 <ProcessCommandLine+0x160>
            pid_motor[i].Kp = new_kp;
 8002c68:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <ProcessCommandLine+0x390>)
 8002c6e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002c72:	609f      	str	r7, [r3, #8]
            pid_motor[i].Ki = new_ki;
 8002c74:	60dd      	str	r5, [r3, #12]
            pid_motor[i].Kd = new_kd;
 8002c76:	611e      	str	r6, [r3, #16]
            pid_motor[i].integral = 0.0f;
 8002c78:	2200      	movs	r2, #0
 8002c7a:	61da      	str	r2, [r3, #28]
        for(int i = 0; i < MAX_MOTOR; i++)
 8002c7c:	3401      	adds	r4, #1
 8002c7e:	2c03      	cmp	r4, #3
 8002c80:	ddf2      	ble.n	8002c68 <ProcessCommandLine+0x344>
        printf("ACK: PID updated - KP:%.2f KI:%.2f KD:%.2f\r\n", new_kp, new_ki, new_kd);
 8002c82:	4638      	mov	r0, r7
 8002c84:	f7fd fe6c 	bl	8000960 <__aeabi_f2d>
 8002c88:	4680      	mov	r8, r0
 8002c8a:	4689      	mov	r9, r1
 8002c8c:	4630      	mov	r0, r6
 8002c8e:	f7fd fe67 	bl	8000960 <__aeabi_f2d>
 8002c92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c96:	4628      	mov	r0, r5
 8002c98:	f7fd fe62 	bl	8000960 <__aeabi_f2d>
 8002c9c:	e9cd 0100 	strd	r0, r1, [sp]
 8002ca0:	4642      	mov	r2, r8
 8002ca2:	464b      	mov	r3, r9
 8002ca4:	4804      	ldr	r0, [pc, #16]	@ (8002cb8 <ProcessCommandLine+0x394>)
 8002ca6:	f00d f8e7 	bl	800fe78 <iprintf>
 8002caa:	e6eb      	b.n	8002a84 <ProcessCommandLine+0x160>
 8002cac:	08013874 	.word	0x08013874
 8002cb0:	08013a90 	.word	0x08013a90
 8002cb4:	20000300 	.word	0x20000300
 8002cb8:	08013ab0 	.word	0x08013ab0

08002cbc <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif 
PUTCHAR_PROTOTYPE
{
 8002cbc:	b500      	push	{lr}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	9001      	str	r0, [sp, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002cc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	a901      	add	r1, sp, #4
 8002cca:	4803      	ldr	r0, [pc, #12]	@ (8002cd8 <__io_putchar+0x1c>)
 8002ccc:	f00a fa8c 	bl	800d1e8 <HAL_UART_Transmit>
    return ch;
}
 8002cd0:	9801      	ldr	r0, [sp, #4]
 8002cd2:	b003      	add	sp, #12
 8002cd4:	f85d fb04 	ldr.w	pc, [sp], #4
 8002cd8:	200006d4 	.word	0x200006d4

08002cdc <Command_Handler>:
 * @brief  Poll for a pending serial command and dispatch it.
 * @note   Must be called from the main loop (non-ISR context) so that
 *         printf, HAL_Delay, and other blocking calls inside handlers are safe.
 */
void Command_Handler(void)
{
 8002cdc:	b508      	push	{r3, lr}
    if (cmd_ready)
 8002cde:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <Command_Handler+0x18>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	b903      	cbnz	r3, 8002ce6 <Command_Handler+0xa>
    {
        cmd_ready = 0;
        ProcessCommandLine(cmd_pending);
    }
}
 8002ce4:	bd08      	pop	{r3, pc}
        cmd_ready = 0;
 8002ce6:	4b03      	ldr	r3, [pc, #12]	@ (8002cf4 <Command_Handler+0x18>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]
        ProcessCommandLine(cmd_pending);
 8002cec:	4802      	ldr	r0, [pc, #8]	@ (8002cf8 <Command_Handler+0x1c>)
 8002cee:	f7ff fe19 	bl	8002924 <ProcessCommandLine>
}
 8002cf2:	e7f7      	b.n	8002ce4 <Command_Handler+0x8>
 8002cf4:	200003ba 	.word	0x200003ba
 8002cf8:	200003bc 	.word	0x200003bc

08002cfc <USART1_Send_ArrayU8>:

void USART1_Send_ArrayU8(uint8_t *BufferPtr, uint16_t Length)
{
    if (Length > 0)
 8002cfc:	b901      	cbnz	r1, 8002d00 <USART1_Send_ArrayU8+0x4>
 8002cfe:	4770      	bx	lr
{
 8002d00:	b508      	push	{r3, lr}
 8002d02:	460a      	mov	r2, r1
    {
        HAL_UART_Transmit(&huart1, BufferPtr, Length, 1000);
 8002d04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d08:	4601      	mov	r1, r0
 8002d0a:	4802      	ldr	r0, [pc, #8]	@ (8002d14 <USART1_Send_ArrayU8+0x18>)
 8002d0c:	f00a fa6c 	bl	800d1e8 <HAL_UART_Transmit>
    }
}
 8002d10:	bd08      	pop	{r3, pc}
 8002d12:	bf00      	nop
 8002d14:	200006d4 	.word	0x200006d4

08002d18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002d18:	b500      	push	{lr}
 8002d1a:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d58 <MX_DMA_Init+0x40>)
 8002d1e:	695a      	ldr	r2, [r3, #20]
 8002d20:	f042 0201 	orr.w	r2, r2, #1
 8002d24:	615a      	str	r2, [r3, #20]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002d30:	2200      	movs	r2, #0
 8002d32:	4611      	mov	r1, r2
 8002d34:	200e      	movs	r0, #14
 8002d36:	f001 f85d 	bl	8003df4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002d3a:	200e      	movs	r0, #14
 8002d3c:	f001 f86a 	bl	8003e14 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002d40:	2200      	movs	r2, #0
 8002d42:	4611      	mov	r1, r2
 8002d44:	200f      	movs	r0, #15
 8002d46:	f001 f855 	bl	8003df4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002d4a:	200f      	movs	r0, #15
 8002d4c:	f001 f862 	bl	8003e14 <HAL_NVIC_EnableIRQ>

}
 8002d50:	b003      	add	sp, #12
 8002d52:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d56:	bf00      	nop
 8002d58:	40021000 	.word	0x40021000

08002d5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d5e:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d60:	2400      	movs	r4, #0
 8002d62:	9404      	str	r4, [sp, #16]
 8002d64:	9405      	str	r4, [sp, #20]
 8002d66:	9406      	str	r4, [sp, #24]
 8002d68:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e14 <MX_GPIO_Init+0xb8>)
 8002d6c:	699a      	ldr	r2, [r3, #24]
 8002d6e:	f042 0210 	orr.w	r2, r2, #16
 8002d72:	619a      	str	r2, [r3, #24]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	f002 0210 	and.w	r2, r2, #16
 8002d7a:	9200      	str	r2, [sp, #0]
 8002d7c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d7e:	699a      	ldr	r2, [r3, #24]
 8002d80:	f042 0220 	orr.w	r2, r2, #32
 8002d84:	619a      	str	r2, [r3, #24]
 8002d86:	699a      	ldr	r2, [r3, #24]
 8002d88:	f002 0220 	and.w	r2, r2, #32
 8002d8c:	9201      	str	r2, [sp, #4]
 8002d8e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d90:	699a      	ldr	r2, [r3, #24]
 8002d92:	f042 0204 	orr.w	r2, r2, #4
 8002d96:	619a      	str	r2, [r3, #24]
 8002d98:	699a      	ldr	r2, [r3, #24]
 8002d9a:	f002 0204 	and.w	r2, r2, #4
 8002d9e:	9202      	str	r2, [sp, #8]
 8002da0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da2:	699a      	ldr	r2, [r3, #24]
 8002da4:	f042 0208 	orr.w	r2, r2, #8
 8002da8:	619a      	str	r2, [r3, #24]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f003 0308 	and.w	r3, r3, #8
 8002db0:	9303      	str	r3, [sp, #12]
 8002db2:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|BEEP_Pin, GPIO_PIN_RESET);
 8002db4:	4f18      	ldr	r7, [pc, #96]	@ (8002e18 <MX_GPIO_Init+0xbc>)
 8002db6:	4622      	mov	r2, r4
 8002db8:	f242 0120 	movw	r1, #8224	@ 0x2020
 8002dbc:	4638      	mov	r0, r7
 8002dbe:	f002 fe8a 	bl	8005ad6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET);
 8002dc2:	4e16      	ldr	r6, [pc, #88]	@ (8002e1c <MX_GPIO_Init+0xc0>)
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002dca:	4630      	mov	r0, r6
 8002dcc:	f002 fe83 	bl	8005ad6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin BEEP_Pin */
  GPIO_InitStruct.Pin = LED_Pin|BEEP_Pin;
 8002dd0:	f242 0320 	movw	r3, #8224	@ 0x2020
 8002dd4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd6:	2501      	movs	r5, #1
 8002dd8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002de0:	a904      	add	r1, sp, #16
 8002de2:	4638      	mov	r0, r7
 8002de4:	f002 fcc2 	bl	800576c <HAL_GPIO_Init>

  /*Configure GPIO pin : ICM20948_CS_Pin */
  GPIO_InitStruct.Pin = ICM20948_CS_Pin;
 8002de8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dec:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dee:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002df2:	2303      	movs	r3, #3
 8002df4:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 8002df6:	a904      	add	r1, sp, #16
 8002df8:	4630      	mov	r0, r6
 8002dfa:	f002 fcb7 	bl	800576c <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 8002dfe:	2304      	movs	r3, #4
 8002e00:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e02:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e04:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8002e06:	a904      	add	r1, sp, #16
 8002e08:	4805      	ldr	r0, [pc, #20]	@ (8002e20 <MX_GPIO_Init+0xc4>)
 8002e0a:	f002 fcaf 	bl	800576c <HAL_GPIO_Init>

}
 8002e0e:	b009      	add	sp, #36	@ 0x24
 8002e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000
 8002e18:	40011000 	.word	0x40011000
 8002e1c:	40010c00 	.word	0x40010c00
 8002e20:	40011400 	.word	0x40011400

08002e24 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e24:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e26:	e7fe      	b.n	8002e26 <Error_Handler+0x2>

08002e28 <SystemClock_Config>:
{
 8002e28:	b500      	push	{lr}
 8002e2a:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e2c:	2228      	movs	r2, #40	@ 0x28
 8002e2e:	2100      	movs	r1, #0
 8002e30:	a806      	add	r0, sp, #24
 8002e32:	f00d f9c9 	bl	80101c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e36:	2300      	movs	r3, #0
 8002e38:	9301      	str	r3, [sp, #4]
 8002e3a:	9302      	str	r3, [sp, #8]
 8002e3c:	9303      	str	r3, [sp, #12]
 8002e3e:	9304      	str	r3, [sp, #16]
 8002e40:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e42:	2201      	movs	r2, #1
 8002e44:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e46:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e4a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e4c:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e4e:	2202      	movs	r2, #2
 8002e50:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e52:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002e54:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002e58:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e5a:	a806      	add	r0, sp, #24
 8002e5c:	f003 f812 	bl	8005e84 <HAL_RCC_OscConfig>
 8002e60:	b980      	cbnz	r0, 8002e84 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e62:	230f      	movs	r3, #15
 8002e64:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e66:	2102      	movs	r1, #2
 8002e68:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e72:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e74:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e76:	a801      	add	r0, sp, #4
 8002e78:	f003 fa6a 	bl	8006350 <HAL_RCC_ClockConfig>
 8002e7c:	b920      	cbnz	r0, 8002e88 <SystemClock_Config+0x60>
}
 8002e7e:	b011      	add	sp, #68	@ 0x44
 8002e80:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002e84:	f7ff ffce 	bl	8002e24 <Error_Handler>
    Error_Handler();
 8002e88:	f7ff ffcc 	bl	8002e24 <Error_Handler>

08002e8c <main>:
{
 8002e8c:	b508      	push	{r3, lr}
  HAL_Init();
 8002e8e:	f000 fe5b 	bl	8003b48 <HAL_Init>
  SystemClock_Config();
 8002e92:	f7ff ffc9 	bl	8002e28 <SystemClock_Config>
  MX_GPIO_Init();
 8002e96:	f7ff ff61 	bl	8002d5c <MX_GPIO_Init>
  MX_DMA_Init();
 8002e9a:	f7ff ff3d 	bl	8002d18 <MX_DMA_Init>
  MX_TIM2_Init();
 8002e9e:	f000 f9af 	bl	8003200 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ea2:	f000 f9e1 	bl	8003268 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002ea6:	f000 fa13 	bl	80032d0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002eaa:	f000 fa45 	bl	8003338 <MX_TIM5_Init>
  MX_TIM1_Init();
 8002eae:	f000 fbaf 	bl	8003610 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002eb2:	f000 fc3d 	bl	8003730 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8002eb6:	f000 fd31 	bl	800391c <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002eba:	f000 f805 	bl	8002ec8 <MX_SPI2_Init>
  Bsp_Init();
 8002ebe:	f7fe fc4b 	bl	8001758 <Bsp_Init>
    Bsp_Loop();
 8002ec2:	f7fe fc71 	bl	80017a8 <Bsp_Loop>
  while (1)
 8002ec6:	e7fc      	b.n	8002ec2 <main+0x36>

08002ec8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002ec8:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002eca:	480e      	ldr	r0, [pc, #56]	@ (8002f04 <MX_SPI2_Init+0x3c>)
 8002ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8002f08 <MX_SPI2_Init+0x40>)
 8002ece:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ed0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002ed4:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002eda:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002edc:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ede:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ee4:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;  // 36MHz/8 = 4.5MHz (was 18MHz); reduces SPI2 SCK EMI coupling to TIM4 encoder inputs (PB6/PB7)
 8002ee6:	2210      	movs	r2, #16
 8002ee8:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002eea:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eec:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eee:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ef0:	230a      	movs	r3, #10
 8002ef2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ef4:	f003 fdb9 	bl	8006a6a <HAL_SPI_Init>
 8002ef8:	b900      	cbnz	r0, 8002efc <MX_SPI2_Init+0x34>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002efa:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002efc:	f7ff ff92 	bl	8002e24 <Error_Handler>
}
 8002f00:	e7fb      	b.n	8002efa <MX_SPI2_Init+0x32>
 8002f02:	bf00      	nop
 8002f04:	2000043c 	.word	0x2000043c
 8002f08:	40003800 	.word	0x40003800

08002f0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f0c:	b510      	push	{r4, lr}
 8002f0e:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f10:	2300      	movs	r3, #0
 8002f12:	9302      	str	r3, [sp, #8]
 8002f14:	9303      	str	r3, [sp, #12]
 8002f16:	9304      	str	r3, [sp, #16]
 8002f18:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI2)
 8002f1a:	6802      	ldr	r2, [r0, #0]
 8002f1c:	4b17      	ldr	r3, [pc, #92]	@ (8002f7c <HAL_SPI_MspInit+0x70>)
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d001      	beq.n	8002f26 <HAL_SPI_MspInit+0x1a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002f22:	b006      	add	sp, #24
 8002f24:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f26:	f503 33ec 	add.w	r3, r3, #120832	@ 0x1d800
 8002f2a:	69da      	ldr	r2, [r3, #28]
 8002f2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f30:	61da      	str	r2, [r3, #28]
 8002f32:	69da      	ldr	r2, [r3, #28]
 8002f34:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002f38:	9200      	str	r2, [sp, #0]
 8002f3a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3c:	699a      	ldr	r2, [r3, #24]
 8002f3e:	f042 0208 	orr.w	r2, r2, #8
 8002f42:	619a      	str	r2, [r3, #24]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	9301      	str	r3, [sp, #4]
 8002f4c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002f4e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002f52:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f54:	2302      	movs	r3, #2
 8002f56:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5c:	4c08      	ldr	r4, [pc, #32]	@ (8002f80 <HAL_SPI_MspInit+0x74>)
 8002f5e:	a902      	add	r1, sp, #8
 8002f60:	4620      	mov	r0, r4
 8002f62:	f002 fc03 	bl	800576c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002f66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f6a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f72:	a902      	add	r1, sp, #8
 8002f74:	4620      	mov	r0, r4
 8002f76:	f002 fbf9 	bl	800576c <HAL_GPIO_Init>
}
 8002f7a:	e7d2      	b.n	8002f22 <HAL_SPI_MspInit+0x16>
 8002f7c:	40003800 	.word	0x40003800
 8002f80:	40010c00 	.word	0x40010c00

08002f84 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8002f84:	b508      	push	{r3, lr}

  if(spiHandle->Instance==SPI2)
 8002f86:	6802      	ldr	r2, [r0, #0]
 8002f88:	4b07      	ldr	r3, [pc, #28]	@ (8002fa8 <HAL_SPI_MspDeInit+0x24>)
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d000      	beq.n	8002f90 <HAL_SPI_MspDeInit+0xc>

  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
}
 8002f8e:	bd08      	pop	{r3, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 8002f90:	4a06      	ldr	r2, [pc, #24]	@ (8002fac <HAL_SPI_MspDeInit+0x28>)
 8002f92:	69d3      	ldr	r3, [r2, #28]
 8002f94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f98:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002f9a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8002f9e:	4804      	ldr	r0, [pc, #16]	@ (8002fb0 <HAL_SPI_MspDeInit+0x2c>)
 8002fa0:	f002 fd00 	bl	80059a4 <HAL_GPIO_DeInit>
}
 8002fa4:	e7f3      	b.n	8002f8e <HAL_SPI_MspDeInit+0xa>
 8002fa6:	bf00      	nop
 8002fa8:	40003800 	.word	0x40003800
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40010c00 	.word	0x40010c00

08002fb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fb4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff0 <HAL_MspInit+0x3c>)
 8002fb8:	699a      	ldr	r2, [r3, #24]
 8002fba:	f042 0201 	orr.w	r2, r2, #1
 8002fbe:	619a      	str	r2, [r3, #24]
 8002fc0:	699a      	ldr	r2, [r3, #24]
 8002fc2:	f002 0201 	and.w	r2, r2, #1
 8002fc6:	9200      	str	r2, [sp, #0]
 8002fc8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fca:	69da      	ldr	r2, [r3, #28]
 8002fcc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002fd0:	61da      	str	r2, [r3, #28]
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd8:	9301      	str	r3, [sp, #4]
 8002fda:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002fdc:	4a05      	ldr	r2, [pc, #20]	@ (8002ff4 <HAL_MspInit+0x40>)
 8002fde:	6853      	ldr	r3, [r2, #4]
 8002fe0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002fe4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fe8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fea:	b002      	add	sp, #8
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	40010000 	.word	0x40010000

08002ff8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ff8:	e7fe      	b.n	8002ff8 <NMI_Handler>

08002ffa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ffa:	e7fe      	b.n	8002ffa <HardFault_Handler>

08002ffc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ffc:	e7fe      	b.n	8002ffc <MemManage_Handler>

08002ffe <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ffe:	e7fe      	b.n	8002ffe <BusFault_Handler>

08003000 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003000:	e7fe      	b.n	8003000 <UsageFault_Handler>

08003002 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003002:	4770      	bx	lr

08003004 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003004:	4770      	bx	lr

08003006 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003006:	4770      	bx	lr

08003008 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003008:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800300a:	f000 fdaf 	bl	8003b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800300e:	bd08      	pop	{r3, pc}

08003010 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003010:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003012:	4802      	ldr	r0, [pc, #8]	@ (800301c <DMA1_Channel4_IRQHandler+0xc>)
 8003014:	f001 fc1e 	bl	8004854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003018:	bd08      	pop	{r3, pc}
 800301a:	bf00      	nop
 800301c:	20000690 	.word	0x20000690

08003020 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003020:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003022:	4802      	ldr	r0, [pc, #8]	@ (800302c <DMA1_Channel5_IRQHandler+0xc>)
 8003024:	f001 fc16 	bl	8004854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003028:	bd08      	pop	{r3, pc}
 800302a:	bf00      	nop
 800302c:	2000064c 	.word	0x2000064c

08003030 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003030:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003032:	4802      	ldr	r0, [pc, #8]	@ (800303c <USART1_IRQHandler+0xc>)
 8003034:	f00a fece 	bl	800ddd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003038:	bd08      	pop	{r3, pc}
 800303a:	bf00      	nop
 800303c:	200006d4 	.word	0x200006d4

08003040 <initialise_monitor_handles>:


/* Functions */
void initialise_monitor_handles()
{
}
 8003040:	4770      	bx	lr

08003042 <_getpid>:

int _getpid(void)
{
  return 1;
}
 8003042:	2001      	movs	r0, #1
 8003044:	4770      	bx	lr

08003046 <_kill>:

int _kill(int pid, int sig)
{
 8003046:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003048:	f00d f9b2 	bl	80103b0 <__errno>
 800304c:	2316      	movs	r3, #22
 800304e:	6003      	str	r3, [r0, #0]
  return -1;
}
 8003050:	f04f 30ff 	mov.w	r0, #4294967295
 8003054:	bd08      	pop	{r3, pc}

08003056 <_exit>:

void _exit (int status)
{
 8003056:	b508      	push	{r3, lr}
  _kill(status, -1);
 8003058:	f04f 31ff 	mov.w	r1, #4294967295
 800305c:	f7ff fff3 	bl	8003046 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003060:	e7fe      	b.n	8003060 <_exit+0xa>

08003062 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003062:	b570      	push	{r4, r5, r6, lr}
 8003064:	460c      	mov	r4, r1
 8003066:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003068:	2500      	movs	r5, #0
 800306a:	e006      	b.n	800307a <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800306c:	f3af 8000 	nop.w
 8003070:	4621      	mov	r1, r4
 8003072:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003076:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8003078:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307a:	42b5      	cmp	r5, r6
 800307c:	dbf6      	blt.n	800306c <_read+0xa>
  }

  return len;
}
 800307e:	4630      	mov	r0, r6
 8003080:	bd70      	pop	{r4, r5, r6, pc}

08003082 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003082:	b570      	push	{r4, r5, r6, lr}
 8003084:	460c      	mov	r4, r1
 8003086:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003088:	2500      	movs	r5, #0
 800308a:	e004      	b.n	8003096 <_write+0x14>
  {
    __io_putchar(*ptr++);
 800308c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003090:	f7ff fe14 	bl	8002cbc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003094:	3501      	adds	r5, #1
 8003096:	42b5      	cmp	r5, r6
 8003098:	dbf8      	blt.n	800308c <_write+0xa>
  }
  return len;
}
 800309a:	4630      	mov	r0, r6
 800309c:	bd70      	pop	{r4, r5, r6, pc}

0800309e <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800309e:	f04f 30ff 	mov.w	r0, #4294967295
 80030a2:	4770      	bx	lr

080030a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80030a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030a8:	604b      	str	r3, [r1, #4]
  return 0;
}
 80030aa:	2000      	movs	r0, #0
 80030ac:	4770      	bx	lr

080030ae <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80030ae:	2001      	movs	r0, #1
 80030b0:	4770      	bx	lr

080030b2 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80030b2:	2000      	movs	r0, #0
 80030b4:	4770      	bx	lr

080030b6 <_open>:

int _open(char *path, int flags, ...)
{
 80030b6:	b40e      	push	{r1, r2, r3}
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
}
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295
 80030bc:	b003      	add	sp, #12
 80030be:	4770      	bx	lr

080030c0 <_wait>:

int _wait(int *status)
{
 80030c0:	b508      	push	{r3, lr}
  (void)status;
  errno = ECHILD;
 80030c2:	f00d f975 	bl	80103b0 <__errno>
 80030c6:	230a      	movs	r3, #10
 80030c8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80030ca:	f04f 30ff 	mov.w	r0, #4294967295
 80030ce:	bd08      	pop	{r3, pc}

080030d0 <_unlink>:

int _unlink(char *name)
{
 80030d0:	b508      	push	{r3, lr}
  (void)name;
  errno = ENOENT;
 80030d2:	f00d f96d 	bl	80103b0 <__errno>
 80030d6:	2302      	movs	r3, #2
 80030d8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80030da:	f04f 30ff 	mov.w	r0, #4294967295
 80030de:	bd08      	pop	{r3, pc}

080030e0 <_times>:

int _times(struct tms *buf)
{
  (void)buf;
  return -1;
}
 80030e0:	f04f 30ff 	mov.w	r0, #4294967295
 80030e4:	4770      	bx	lr

080030e6 <_stat>:

int _stat(char *file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80030e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030ea:	604b      	str	r3, [r1, #4]
  return 0;
}
 80030ec:	2000      	movs	r0, #0
 80030ee:	4770      	bx	lr

080030f0 <_link>:

int _link(char *old, char *new)
{
 80030f0:	b508      	push	{r3, lr}
  (void)old;
  (void)new;
  errno = EMLINK;
 80030f2:	f00d f95d 	bl	80103b0 <__errno>
 80030f6:	231f      	movs	r3, #31
 80030f8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80030fa:	f04f 30ff 	mov.w	r0, #4294967295
 80030fe:	bd08      	pop	{r3, pc}

08003100 <_fork>:

int _fork(void)
{
 8003100:	b508      	push	{r3, lr}
  errno = EAGAIN;
 8003102:	f00d f955 	bl	80103b0 <__errno>
 8003106:	230b      	movs	r3, #11
 8003108:	6003      	str	r3, [r0, #0]
  return -1;
}
 800310a:	f04f 30ff 	mov.w	r0, #4294967295
 800310e:	bd08      	pop	{r3, pc}

08003110 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8003110:	b508      	push	{r3, lr}
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 8003112:	f00d f94d 	bl	80103b0 <__errno>
 8003116:	230c      	movs	r3, #12
 8003118:	6003      	str	r3, [r0, #0]
  return -1;
}
 800311a:	f04f 30ff 	mov.w	r0, #4294967295
 800311e:	bd08      	pop	{r3, pc}

08003120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003120:	b510      	push	{r4, lr}
 8003122:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003124:	4a0c      	ldr	r2, [pc, #48]	@ (8003158 <_sbrk+0x38>)
 8003126:	490d      	ldr	r1, [pc, #52]	@ (800315c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003128:	480d      	ldr	r0, [pc, #52]	@ (8003160 <_sbrk+0x40>)
 800312a:	6800      	ldr	r0, [r0, #0]
 800312c:	b140      	cbz	r0, 8003140 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800312e:	480c      	ldr	r0, [pc, #48]	@ (8003160 <_sbrk+0x40>)
 8003130:	6800      	ldr	r0, [r0, #0]
 8003132:	4403      	add	r3, r0
 8003134:	1a52      	subs	r2, r2, r1
 8003136:	4293      	cmp	r3, r2
 8003138:	d806      	bhi.n	8003148 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800313a:	4a09      	ldr	r2, [pc, #36]	@ (8003160 <_sbrk+0x40>)
 800313c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800313e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003140:	4807      	ldr	r0, [pc, #28]	@ (8003160 <_sbrk+0x40>)
 8003142:	4c08      	ldr	r4, [pc, #32]	@ (8003164 <_sbrk+0x44>)
 8003144:	6004      	str	r4, [r0, #0]
 8003146:	e7f2      	b.n	800312e <_sbrk+0xe>
    errno = ENOMEM;
 8003148:	f00d f932 	bl	80103b0 <__errno>
 800314c:	230c      	movs	r3, #12
 800314e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003150:	f04f 30ff 	mov.w	r0, #4294967295
 8003154:	e7f3      	b.n	800313e <_sbrk+0x1e>
 8003156:	bf00      	nop
 8003158:	2000c000 	.word	0x2000c000
 800315c:	00000400 	.word	0x00000400
 8003160:	20000498 	.word	0x20000498
 8003164:	20000898 	.word	0x20000898

08003168 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003168:	4770      	bx	lr
	...

0800316c <SystemCoreClockUpdate>:
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800316c:	4b1f      	ldr	r3, [pc, #124]	@ (80031ec <SystemCoreClockUpdate+0x80>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8003174:	2b04      	cmp	r3, #4
 8003176:	d011      	beq.n	800319c <SystemCoreClockUpdate+0x30>
 8003178:	2b08      	cmp	r3, #8
 800317a:	d013      	beq.n	80031a4 <SystemCoreClockUpdate+0x38>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d131      	bne.n	80031e4 <SystemCoreClockUpdate+0x78>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003180:	4b1b      	ldr	r3, [pc, #108]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 8003182:	4a1c      	ldr	r2, [pc, #112]	@ (80031f4 <SystemCoreClockUpdate+0x88>)
 8003184:	601a      	str	r2, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8003186:	4b19      	ldr	r3, [pc, #100]	@ (80031ec <SystemCoreClockUpdate+0x80>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800318e:	4a1a      	ldr	r2, [pc, #104]	@ (80031f8 <SystemCoreClockUpdate+0x8c>)
 8003190:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003192:	4a17      	ldr	r2, [pc, #92]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 8003194:	6813      	ldr	r3, [r2, #0]
 8003196:	40cb      	lsrs	r3, r1
 8003198:	6013      	str	r3, [r2, #0]
}
 800319a:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 800319c:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 800319e:	4a15      	ldr	r2, [pc, #84]	@ (80031f4 <SystemCoreClockUpdate+0x88>)
 80031a0:	601a      	str	r2, [r3, #0]
      break;
 80031a2:	e7f0      	b.n	8003186 <SystemCoreClockUpdate+0x1a>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80031a4:	4a11      	ldr	r2, [pc, #68]	@ (80031ec <SystemCoreClockUpdate+0x80>)
 80031a6:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80031a8:	6852      	ldr	r2, [r2, #4]
      pllmull = ( pllmull >> 18U) + 2U;
 80031aa:	f3c3 4383 	ubfx	r3, r3, #18, #4
 80031ae:	3302      	adds	r3, #2
      if (pllsource == 0x00U)
 80031b0:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80031b4:	d105      	bne.n	80031c2 <SystemCoreClockUpdate+0x56>
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 80031b6:	4a11      	ldr	r2, [pc, #68]	@ (80031fc <SystemCoreClockUpdate+0x90>)
 80031b8:	fb02 f303 	mul.w	r3, r2, r3
 80031bc:	4a0c      	ldr	r2, [pc, #48]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	e7e1      	b.n	8003186 <SystemCoreClockUpdate+0x1a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80031c2:	4a0a      	ldr	r2, [pc, #40]	@ (80031ec <SystemCoreClockUpdate+0x80>)
 80031c4:	6852      	ldr	r2, [r2, #4]
 80031c6:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80031ca:	d005      	beq.n	80031d8 <SystemCoreClockUpdate+0x6c>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 80031cc:	4a0b      	ldr	r2, [pc, #44]	@ (80031fc <SystemCoreClockUpdate+0x90>)
 80031ce:	fb02 f303 	mul.w	r3, r2, r3
 80031d2:	4a07      	ldr	r2, [pc, #28]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e7d6      	b.n	8003186 <SystemCoreClockUpdate+0x1a>
          SystemCoreClock = HSE_VALUE * pllmull;
 80031d8:	4a06      	ldr	r2, [pc, #24]	@ (80031f4 <SystemCoreClockUpdate+0x88>)
 80031da:	fb02 f303 	mul.w	r3, r2, r3
 80031de:	4a04      	ldr	r2, [pc, #16]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 80031e0:	6013      	str	r3, [r2, #0]
 80031e2:	e7d0      	b.n	8003186 <SystemCoreClockUpdate+0x1a>
      SystemCoreClock = HSI_VALUE;
 80031e4:	4b02      	ldr	r3, [pc, #8]	@ (80031f0 <SystemCoreClockUpdate+0x84>)
 80031e6:	4a03      	ldr	r2, [pc, #12]	@ (80031f4 <SystemCoreClockUpdate+0x88>)
 80031e8:	601a      	str	r2, [r3, #0]
      break;
 80031ea:	e7cc      	b.n	8003186 <SystemCoreClockUpdate+0x1a>
 80031ec:	40021000 	.word	0x40021000
 80031f0:	20000010 	.word	0x20000010
 80031f4:	007a1200 	.word	0x007a1200
 80031f8:	08013ae8 	.word	0x08013ae8
 80031fc:	003d0900 	.word	0x003d0900

08003200 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003200:	b500      	push	{lr}
 8003202:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003204:	2224      	movs	r2, #36	@ 0x24
 8003206:	2100      	movs	r1, #0
 8003208:	a803      	add	r0, sp, #12
 800320a:	f00c ffdd 	bl	80101c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800320e:	2300      	movs	r3, #0
 8003210:	9301      	str	r3, [sp, #4]
 8003212:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003214:	4813      	ldr	r0, [pc, #76]	@ (8003264 <MX_TIM2_Init+0x64>)
 8003216:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800321a:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 800321c:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800321e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8003220:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003224:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003226:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003228:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800322a:	2303      	movs	r3, #3
 800322c:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800322e:	2201      	movs	r2, #1
 8003230:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0x03;  // 8 samples @ 72MHz = 111ns min width; rejects 18MHz SPI2 SCK noise
 8003232:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003234:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0x03;  // same as IC1Filter
 8003236:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003238:	a903      	add	r1, sp, #12
 800323a:	f005 fff1 	bl	8009220 <HAL_TIM_Encoder_Init>
 800323e:	b950      	cbnz	r0, 8003256 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003240:	2300      	movs	r3, #0
 8003242:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003244:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003246:	a901      	add	r1, sp, #4
 8003248:	4806      	ldr	r0, [pc, #24]	@ (8003264 <MX_TIM2_Init+0x64>)
 800324a:	f009 fd35 	bl	800ccb8 <HAL_TIMEx_MasterConfigSynchronization>
 800324e:	b928      	cbnz	r0, 800325c <MX_TIM2_Init+0x5c>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003250:	b00d      	add	sp, #52	@ 0x34
 8003252:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003256:	f7ff fde5 	bl	8002e24 <Error_Handler>
 800325a:	e7f1      	b.n	8003240 <MX_TIM2_Init+0x40>
    Error_Handler();
 800325c:	f7ff fde2 	bl	8002e24 <Error_Handler>
}
 8003260:	e7f6      	b.n	8003250 <MX_TIM2_Init+0x50>
 8003262:	bf00      	nop
 8003264:	200005bc 	.word	0x200005bc

08003268 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003268:	b500      	push	{lr}
 800326a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800326c:	2224      	movs	r2, #36	@ 0x24
 800326e:	2100      	movs	r1, #0
 8003270:	a803      	add	r0, sp, #12
 8003272:	f00c ffa9 	bl	80101c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003276:	2300      	movs	r3, #0
 8003278:	9301      	str	r3, [sp, #4]
 800327a:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800327c:	4812      	ldr	r0, [pc, #72]	@ (80032c8 <MX_TIM3_Init+0x60>)
 800327e:	4a13      	ldr	r2, [pc, #76]	@ (80032cc <MX_TIM3_Init+0x64>)
 8003280:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8003282:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003284:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 8003286:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800328a:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800328c:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800328e:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003290:	2303      	movs	r3, #3
 8003292:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003294:	2201      	movs	r2, #1
 8003296:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0x03;  // 8 samples @ 72MHz = 111ns min width; rejects 18MHz SPI2 SCK noise
 8003298:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800329a:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0x03;  // same as IC1Filter
 800329c:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800329e:	a903      	add	r1, sp, #12
 80032a0:	f005 ffbe 	bl	8009220 <HAL_TIM_Encoder_Init>
 80032a4:	b950      	cbnz	r0, 80032bc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032aa:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032ac:	a901      	add	r1, sp, #4
 80032ae:	4806      	ldr	r0, [pc, #24]	@ (80032c8 <MX_TIM3_Init+0x60>)
 80032b0:	f009 fd02 	bl	800ccb8 <HAL_TIMEx_MasterConfigSynchronization>
 80032b4:	b928      	cbnz	r0, 80032c2 <MX_TIM3_Init+0x5a>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80032b6:	b00d      	add	sp, #52	@ 0x34
 80032b8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80032bc:	f7ff fdb2 	bl	8002e24 <Error_Handler>
 80032c0:	e7f1      	b.n	80032a6 <MX_TIM3_Init+0x3e>
    Error_Handler();
 80032c2:	f7ff fdaf 	bl	8002e24 <Error_Handler>
}
 80032c6:	e7f6      	b.n	80032b6 <MX_TIM3_Init+0x4e>
 80032c8:	20000574 	.word	0x20000574
 80032cc:	40000400 	.word	0x40000400

080032d0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80032d0:	b500      	push	{lr}
 80032d2:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80032d4:	2224      	movs	r2, #36	@ 0x24
 80032d6:	2100      	movs	r1, #0
 80032d8:	a803      	add	r0, sp, #12
 80032da:	f00c ff75 	bl	80101c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032de:	2300      	movs	r3, #0
 80032e0:	9301      	str	r3, [sp, #4]
 80032e2:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80032e4:	4812      	ldr	r0, [pc, #72]	@ (8003330 <MX_TIM4_Init+0x60>)
 80032e6:	4a13      	ldr	r2, [pc, #76]	@ (8003334 <MX_TIM4_Init+0x64>)
 80032e8:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 80032ea:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032ec:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 80032ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032f2:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032f4:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032f6:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80032f8:	2303      	movs	r3, #3
 80032fa:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80032fc:	2201      	movs	r2, #1
 80032fe:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0x03;  // 8 samples @ 72MHz = 111ns min width; rejects 18MHz SPI2 SCK noise
 8003300:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003302:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0x03;  // same as IC1Filter
 8003304:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003306:	a903      	add	r1, sp, #12
 8003308:	f005 ff8a 	bl	8009220 <HAL_TIM_Encoder_Init>
 800330c:	b950      	cbnz	r0, 8003324 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800330e:	2300      	movs	r3, #0
 8003310:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003312:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003314:	a901      	add	r1, sp, #4
 8003316:	4806      	ldr	r0, [pc, #24]	@ (8003330 <MX_TIM4_Init+0x60>)
 8003318:	f009 fcce 	bl	800ccb8 <HAL_TIMEx_MasterConfigSynchronization>
 800331c:	b928      	cbnz	r0, 800332a <MX_TIM4_Init+0x5a>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800331e:	b00d      	add	sp, #52	@ 0x34
 8003320:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003324:	f7ff fd7e 	bl	8002e24 <Error_Handler>
 8003328:	e7f1      	b.n	800330e <MX_TIM4_Init+0x3e>
    Error_Handler();
 800332a:	f7ff fd7b 	bl	8002e24 <Error_Handler>
}
 800332e:	e7f6      	b.n	800331e <MX_TIM4_Init+0x4e>
 8003330:	2000052c 	.word	0x2000052c
 8003334:	40000800 	.word	0x40000800

08003338 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003338:	b500      	push	{lr}
 800333a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800333c:	2224      	movs	r2, #36	@ 0x24
 800333e:	2100      	movs	r1, #0
 8003340:	a803      	add	r0, sp, #12
 8003342:	f00c ff41 	bl	80101c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003346:	2300      	movs	r3, #0
 8003348:	9301      	str	r3, [sp, #4]
 800334a:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800334c:	4812      	ldr	r0, [pc, #72]	@ (8003398 <MX_TIM5_Init+0x60>)
 800334e:	4a13      	ldr	r2, [pc, #76]	@ (800339c <MX_TIM5_Init+0x64>)
 8003350:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 0;
 8003352:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003354:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 65535;
 8003356:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800335a:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800335c:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800335e:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003360:	2303      	movs	r3, #3
 8003362:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003364:	2201      	movs	r2, #1
 8003366:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0x03;  // 8 samples @ 72MHz = 111ns min width; rejects 18MHz SPI2 SCK noise
 8003368:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800336a:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0x03;  // same as IC1Filter
 800336c:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800336e:	a903      	add	r1, sp, #12
 8003370:	f005 ff56 	bl	8009220 <HAL_TIM_Encoder_Init>
 8003374:	b950      	cbnz	r0, 800338c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003376:	2300      	movs	r3, #0
 8003378:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800337a:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800337c:	a901      	add	r1, sp, #4
 800337e:	4806      	ldr	r0, [pc, #24]	@ (8003398 <MX_TIM5_Init+0x60>)
 8003380:	f009 fc9a 	bl	800ccb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003384:	b928      	cbnz	r0, 8003392 <MX_TIM5_Init+0x5a>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003386:	b00d      	add	sp, #52	@ 0x34
 8003388:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800338c:	f7ff fd4a 	bl	8002e24 <Error_Handler>
 8003390:	e7f1      	b.n	8003376 <MX_TIM5_Init+0x3e>
    Error_Handler();
 8003392:	f7ff fd47 	bl	8002e24 <Error_Handler>
}
 8003396:	e7f6      	b.n	8003386 <MX_TIM5_Init+0x4e>
 8003398:	200004e4 	.word	0x200004e4
 800339c:	40000c00 	.word	0x40000c00

080033a0 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80033a0:	b082      	sub	sp, #8

  if(tim_baseHandle->Instance==TIM1)
 80033a2:	6803      	ldr	r3, [r0, #0]
 80033a4:	4a0e      	ldr	r2, [pc, #56]	@ (80033e0 <HAL_TIM_Base_MspInit+0x40>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d004      	beq.n	80033b4 <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 80033aa:	4a0e      	ldr	r2, [pc, #56]	@ (80033e4 <HAL_TIM_Base_MspInit+0x44>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d00c      	beq.n	80033ca <HAL_TIM_Base_MspInit+0x2a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80033b0:	b002      	add	sp, #8
 80033b2:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033b4:	4b0c      	ldr	r3, [pc, #48]	@ (80033e8 <HAL_TIM_Base_MspInit+0x48>)
 80033b6:	699a      	ldr	r2, [r3, #24]
 80033b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033bc:	619a      	str	r2, [r3, #24]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	9b00      	ldr	r3, [sp, #0]
 80033c8:	e7f2      	b.n	80033b0 <HAL_TIM_Base_MspInit+0x10>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80033ca:	4b07      	ldr	r3, [pc, #28]	@ (80033e8 <HAL_TIM_Base_MspInit+0x48>)
 80033cc:	699a      	ldr	r2, [r3, #24]
 80033ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033d2:	619a      	str	r2, [r3, #24]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033da:	9301      	str	r3, [sp, #4]
 80033dc:	9b01      	ldr	r3, [sp, #4]
}
 80033de:	e7e7      	b.n	80033b0 <HAL_TIM_Base_MspInit+0x10>
 80033e0:	40012c00 	.word	0x40012c00
 80033e4:	40013400 	.word	0x40013400
 80033e8:	40021000 	.word	0x40021000

080033ec <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80033ec:	b500      	push	{lr}
 80033ee:	b08f      	sub	sp, #60	@ 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f0:	2300      	movs	r3, #0
 80033f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80033f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80033f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80033f8:	930d      	str	r3, [sp, #52]	@ 0x34
  if(tim_encoderHandle->Instance==TIM2)
 80033fa:	6803      	ldr	r3, [r0, #0]
 80033fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003400:	d00b      	beq.n	800341a <HAL_TIM_Encoder_MspInit+0x2e>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 8003402:	4a4b      	ldr	r2, [pc, #300]	@ (8003530 <HAL_TIM_Encoder_MspInit+0x144>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d03f      	beq.n	8003488 <HAL_TIM_Encoder_MspInit+0x9c>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8003408:	4a4a      	ldr	r2, [pc, #296]	@ (8003534 <HAL_TIM_Encoder_MspInit+0x148>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d058      	beq.n	80034c0 <HAL_TIM_Encoder_MspInit+0xd4>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM5)
 800340e:	4a4a      	ldr	r2, [pc, #296]	@ (8003538 <HAL_TIM_Encoder_MspInit+0x14c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d071      	beq.n	80034f8 <HAL_TIM_Encoder_MspInit+0x10c>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003414:	b00f      	add	sp, #60	@ 0x3c
 8003416:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800341a:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 800341e:	69da      	ldr	r2, [r3, #28]
 8003420:	f042 0201 	orr.w	r2, r2, #1
 8003424:	61da      	str	r2, [r3, #28]
 8003426:	69da      	ldr	r2, [r3, #28]
 8003428:	f002 0201 	and.w	r2, r2, #1
 800342c:	9201      	str	r2, [sp, #4]
 800342e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003430:	699a      	ldr	r2, [r3, #24]
 8003432:	f042 0204 	orr.w	r2, r2, #4
 8003436:	619a      	str	r2, [r3, #24]
 8003438:	699a      	ldr	r2, [r3, #24]
 800343a:	f002 0204 	and.w	r2, r2, #4
 800343e:	9202      	str	r2, [sp, #8]
 8003440:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003442:	699a      	ldr	r2, [r3, #24]
 8003444:	f042 0208 	orr.w	r2, r2, #8
 8003448:	619a      	str	r2, [r3, #24]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	9303      	str	r3, [sp, #12]
 8003452:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003454:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003458:	930a      	str	r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800345a:	a90a      	add	r1, sp, #40	@ 0x28
 800345c:	4837      	ldr	r0, [pc, #220]	@ (800353c <HAL_TIM_Encoder_MspInit+0x150>)
 800345e:	f002 f985 	bl	800576c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003462:	2308      	movs	r3, #8
 8003464:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003466:	2300      	movs	r3, #0
 8003468:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346a:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800346c:	a90a      	add	r1, sp, #40	@ 0x28
 800346e:	4834      	ldr	r0, [pc, #208]	@ (8003540 <HAL_TIM_Encoder_MspInit+0x154>)
 8003470:	f002 f97c 	bl	800576c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003474:	4a33      	ldr	r2, [pc, #204]	@ (8003544 <HAL_TIM_Encoder_MspInit+0x158>)
 8003476:	6853      	ldr	r3, [r2, #4]
 8003478:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800347c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003484:	6053      	str	r3, [r2, #4]
 8003486:	e7c5      	b.n	8003414 <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003488:	4b2f      	ldr	r3, [pc, #188]	@ (8003548 <HAL_TIM_Encoder_MspInit+0x15c>)
 800348a:	69da      	ldr	r2, [r3, #28]
 800348c:	f042 0202 	orr.w	r2, r2, #2
 8003490:	61da      	str	r2, [r3, #28]
 8003492:	69da      	ldr	r2, [r3, #28]
 8003494:	f002 0202 	and.w	r2, r2, #2
 8003498:	9204      	str	r2, [sp, #16]
 800349a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800349c:	699a      	ldr	r2, [r3, #24]
 800349e:	f042 0204 	orr.w	r2, r2, #4
 80034a2:	619a      	str	r2, [r3, #24]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	9305      	str	r3, [sp, #20]
 80034ac:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034ae:	23c0      	movs	r3, #192	@ 0xc0
 80034b0:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034b2:	2301      	movs	r3, #1
 80034b4:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034b6:	a90a      	add	r1, sp, #40	@ 0x28
 80034b8:	4820      	ldr	r0, [pc, #128]	@ (800353c <HAL_TIM_Encoder_MspInit+0x150>)
 80034ba:	f002 f957 	bl	800576c <HAL_GPIO_Init>
 80034be:	e7a9      	b.n	8003414 <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034c0:	4b21      	ldr	r3, [pc, #132]	@ (8003548 <HAL_TIM_Encoder_MspInit+0x15c>)
 80034c2:	69da      	ldr	r2, [r3, #28]
 80034c4:	f042 0204 	orr.w	r2, r2, #4
 80034c8:	61da      	str	r2, [r3, #28]
 80034ca:	69da      	ldr	r2, [r3, #28]
 80034cc:	f002 0204 	and.w	r2, r2, #4
 80034d0:	9206      	str	r2, [sp, #24]
 80034d2:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	f042 0208 	orr.w	r2, r2, #8
 80034da:	619a      	str	r2, [r3, #24]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	9307      	str	r3, [sp, #28]
 80034e4:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034e6:	23c0      	movs	r3, #192	@ 0xc0
 80034e8:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034ea:	2301      	movs	r3, #1
 80034ec:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ee:	a90a      	add	r1, sp, #40	@ 0x28
 80034f0:	4813      	ldr	r0, [pc, #76]	@ (8003540 <HAL_TIM_Encoder_MspInit+0x154>)
 80034f2:	f002 f93b 	bl	800576c <HAL_GPIO_Init>
 80034f6:	e78d      	b.n	8003414 <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034f8:	4b13      	ldr	r3, [pc, #76]	@ (8003548 <HAL_TIM_Encoder_MspInit+0x15c>)
 80034fa:	69da      	ldr	r2, [r3, #28]
 80034fc:	f042 0208 	orr.w	r2, r2, #8
 8003500:	61da      	str	r2, [r3, #28]
 8003502:	69da      	ldr	r2, [r3, #28]
 8003504:	f002 0208 	and.w	r2, r2, #8
 8003508:	9208      	str	r2, [sp, #32]
 800350a:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800350c:	699a      	ldr	r2, [r3, #24]
 800350e:	f042 0204 	orr.w	r2, r2, #4
 8003512:	619a      	str	r2, [r3, #24]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	9309      	str	r3, [sp, #36]	@ 0x24
 800351c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800351e:	2303      	movs	r3, #3
 8003520:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003522:	2301      	movs	r3, #1
 8003524:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003526:	a90a      	add	r1, sp, #40	@ 0x28
 8003528:	4804      	ldr	r0, [pc, #16]	@ (800353c <HAL_TIM_Encoder_MspInit+0x150>)
 800352a:	f002 f91f 	bl	800576c <HAL_GPIO_Init>
}
 800352e:	e771      	b.n	8003414 <HAL_TIM_Encoder_MspInit+0x28>
 8003530:	40000400 	.word	0x40000400
 8003534:	40000800 	.word	0x40000800
 8003538:	40000c00 	.word	0x40000c00
 800353c:	40010800 	.word	0x40010800
 8003540:	40010c00 	.word	0x40010c00
 8003544:	40010000 	.word	0x40010000
 8003548:	40021000 	.word	0x40021000

0800354c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800354c:	b510      	push	{r4, lr}
 800354e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003550:	2300      	movs	r3, #0
 8003552:	9304      	str	r3, [sp, #16]
 8003554:	9305      	str	r3, [sp, #20]
 8003556:	9306      	str	r3, [sp, #24]
 8003558:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM1)
 800355a:	6803      	ldr	r3, [r0, #0]
 800355c:	4a25      	ldr	r2, [pc, #148]	@ (80035f4 <HAL_TIM_MspPostInit+0xa8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d004      	beq.n	800356c <HAL_TIM_MspPostInit+0x20>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8003562:	4a25      	ldr	r2, [pc, #148]	@ (80035f8 <HAL_TIM_MspPostInit+0xac>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d030      	beq.n	80035ca <HAL_TIM_MspPostInit+0x7e>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003568:	b008      	add	sp, #32
 800356a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800356c:	4b23      	ldr	r3, [pc, #140]	@ (80035fc <HAL_TIM_MspPostInit+0xb0>)
 800356e:	699a      	ldr	r2, [r3, #24]
 8003570:	f042 0208 	orr.w	r2, r2, #8
 8003574:	619a      	str	r2, [r3, #24]
 8003576:	699a      	ldr	r2, [r3, #24]
 8003578:	f002 0208 	and.w	r2, r2, #8
 800357c:	9201      	str	r2, [sp, #4]
 800357e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003580:	699a      	ldr	r2, [r3, #24]
 8003582:	f042 0204 	orr.w	r2, r2, #4
 8003586:	619a      	str	r2, [r3, #24]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	9302      	str	r3, [sp, #8]
 8003590:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003592:	2303      	movs	r3, #3
 8003594:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003596:	2402      	movs	r4, #2
 8003598:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800359a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800359c:	a904      	add	r1, sp, #16
 800359e:	4818      	ldr	r0, [pc, #96]	@ (8003600 <HAL_TIM_MspPostInit+0xb4>)
 80035a0:	f002 f8e4 	bl	800576c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80035a4:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80035a8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035aa:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ac:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ae:	a904      	add	r1, sp, #16
 80035b0:	4814      	ldr	r0, [pc, #80]	@ (8003604 <HAL_TIM_MspPostInit+0xb8>)
 80035b2:	f002 f8db 	bl	800576c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 80035b6:	4a14      	ldr	r2, [pc, #80]	@ (8003608 <HAL_TIM_MspPostInit+0xbc>)
 80035b8:	6853      	ldr	r3, [r2, #4]
 80035ba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80035be:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80035c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035c6:	6053      	str	r3, [r2, #4]
 80035c8:	e7ce      	b.n	8003568 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ca:	4b0c      	ldr	r3, [pc, #48]	@ (80035fc <HAL_TIM_MspPostInit+0xb0>)
 80035cc:	699a      	ldr	r2, [r3, #24]
 80035ce:	f042 0210 	orr.w	r2, r2, #16
 80035d2:	619a      	str	r2, [r3, #24]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	9303      	str	r3, [sp, #12]
 80035dc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80035de:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80035e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e4:	2302      	movs	r3, #2
 80035e6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035ea:	a904      	add	r1, sp, #16
 80035ec:	4807      	ldr	r0, [pc, #28]	@ (800360c <HAL_TIM_MspPostInit+0xc0>)
 80035ee:	f002 f8bd 	bl	800576c <HAL_GPIO_Init>
}
 80035f2:	e7b9      	b.n	8003568 <HAL_TIM_MspPostInit+0x1c>
 80035f4:	40012c00 	.word	0x40012c00
 80035f8:	40013400 	.word	0x40013400
 80035fc:	40021000 	.word	0x40021000
 8003600:	40010c00 	.word	0x40010c00
 8003604:	40010800 	.word	0x40010800
 8003608:	40010000 	.word	0x40010000
 800360c:	40011000 	.word	0x40011000

08003610 <MX_TIM1_Init>:
{
 8003610:	b510      	push	{r4, lr}
 8003612:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003614:	2400      	movs	r4, #0
 8003616:	9412      	str	r4, [sp, #72]	@ 0x48
 8003618:	9413      	str	r4, [sp, #76]	@ 0x4c
 800361a:	9414      	str	r4, [sp, #80]	@ 0x50
 800361c:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800361e:	9410      	str	r4, [sp, #64]	@ 0x40
 8003620:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003622:	9409      	str	r4, [sp, #36]	@ 0x24
 8003624:	940a      	str	r4, [sp, #40]	@ 0x28
 8003626:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003628:	940c      	str	r4, [sp, #48]	@ 0x30
 800362a:	940d      	str	r4, [sp, #52]	@ 0x34
 800362c:	940e      	str	r4, [sp, #56]	@ 0x38
 800362e:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003630:	2220      	movs	r2, #32
 8003632:	4621      	mov	r1, r4
 8003634:	a801      	add	r0, sp, #4
 8003636:	f00c fdc7 	bl	80101c8 <memset>
  htim1.Instance = TIM1;
 800363a:	483b      	ldr	r0, [pc, #236]	@ (8003728 <MX_TIM1_Init+0x118>)
 800363c:	4b3b      	ldr	r3, [pc, #236]	@ (800372c <MX_TIM1_Init+0x11c>)
 800363e:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8003640:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003642:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 3600-1;
 8003644:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8003648:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800364a:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800364c:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800364e:	2380      	movs	r3, #128	@ 0x80
 8003650:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003652:	f005 fd07 	bl	8009064 <HAL_TIM_Base_Init>
 8003656:	2800      	cmp	r0, #0
 8003658:	d14b      	bne.n	80036f2 <MX_TIM1_Init+0xe2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800365a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800365e:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003660:	a912      	add	r1, sp, #72	@ 0x48
 8003662:	4831      	ldr	r0, [pc, #196]	@ (8003728 <MX_TIM1_Init+0x118>)
 8003664:	f006 f8b0 	bl	80097c8 <HAL_TIM_ConfigClockSource>
 8003668:	2800      	cmp	r0, #0
 800366a:	d145      	bne.n	80036f8 <MX_TIM1_Init+0xe8>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800366c:	482e      	ldr	r0, [pc, #184]	@ (8003728 <MX_TIM1_Init+0x118>)
 800366e:	f005 fd51 	bl	8009114 <HAL_TIM_PWM_Init>
 8003672:	2800      	cmp	r0, #0
 8003674:	d143      	bne.n	80036fe <MX_TIM1_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003676:	2300      	movs	r3, #0
 8003678:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800367a:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800367c:	a910      	add	r1, sp, #64	@ 0x40
 800367e:	482a      	ldr	r0, [pc, #168]	@ (8003728 <MX_TIM1_Init+0x118>)
 8003680:	f009 fb1a 	bl	800ccb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003684:	2800      	cmp	r0, #0
 8003686:	d13d      	bne.n	8003704 <MX_TIM1_Init+0xf4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003688:	2360      	movs	r3, #96	@ 0x60
 800368a:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800368c:	2200      	movs	r2, #0
 800368e:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003690:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003692:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003694:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003696:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003698:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800369a:	a909      	add	r1, sp, #36	@ 0x24
 800369c:	4822      	ldr	r0, [pc, #136]	@ (8003728 <MX_TIM1_Init+0x118>)
 800369e:	f005 fe82 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80036a2:	2800      	cmp	r0, #0
 80036a4:	d131      	bne.n	800370a <MX_TIM1_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80036a6:	2204      	movs	r2, #4
 80036a8:	a909      	add	r1, sp, #36	@ 0x24
 80036aa:	481f      	ldr	r0, [pc, #124]	@ (8003728 <MX_TIM1_Init+0x118>)
 80036ac:	f005 fe7b 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80036b0:	bb70      	cbnz	r0, 8003710 <MX_TIM1_Init+0x100>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036b2:	2208      	movs	r2, #8
 80036b4:	a909      	add	r1, sp, #36	@ 0x24
 80036b6:	481c      	ldr	r0, [pc, #112]	@ (8003728 <MX_TIM1_Init+0x118>)
 80036b8:	f005 fe75 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80036bc:	bb58      	cbnz	r0, 8003716 <MX_TIM1_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036be:	220c      	movs	r2, #12
 80036c0:	a909      	add	r1, sp, #36	@ 0x24
 80036c2:	4819      	ldr	r0, [pc, #100]	@ (8003728 <MX_TIM1_Init+0x118>)
 80036c4:	f005 fe6f 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80036c8:	bb40      	cbnz	r0, 800371c <MX_TIM1_Init+0x10c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80036ca:	2300      	movs	r3, #0
 80036cc:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036ce:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036d0:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036d2:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036d4:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036d6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036da:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036dc:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036de:	a901      	add	r1, sp, #4
 80036e0:	4811      	ldr	r0, [pc, #68]	@ (8003728 <MX_TIM1_Init+0x118>)
 80036e2:	f009 fb27 	bl	800cd34 <HAL_TIMEx_ConfigBreakDeadTime>
 80036e6:	b9e0      	cbnz	r0, 8003722 <MX_TIM1_Init+0x112>
  HAL_TIM_MspPostInit(&htim1);
 80036e8:	480f      	ldr	r0, [pc, #60]	@ (8003728 <MX_TIM1_Init+0x118>)
 80036ea:	f7ff ff2f 	bl	800354c <HAL_TIM_MspPostInit>
}
 80036ee:	b016      	add	sp, #88	@ 0x58
 80036f0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80036f2:	f7ff fb97 	bl	8002e24 <Error_Handler>
 80036f6:	e7b0      	b.n	800365a <MX_TIM1_Init+0x4a>
    Error_Handler();
 80036f8:	f7ff fb94 	bl	8002e24 <Error_Handler>
 80036fc:	e7b6      	b.n	800366c <MX_TIM1_Init+0x5c>
    Error_Handler();
 80036fe:	f7ff fb91 	bl	8002e24 <Error_Handler>
 8003702:	e7b8      	b.n	8003676 <MX_TIM1_Init+0x66>
    Error_Handler();
 8003704:	f7ff fb8e 	bl	8002e24 <Error_Handler>
 8003708:	e7be      	b.n	8003688 <MX_TIM1_Init+0x78>
    Error_Handler();
 800370a:	f7ff fb8b 	bl	8002e24 <Error_Handler>
 800370e:	e7ca      	b.n	80036a6 <MX_TIM1_Init+0x96>
    Error_Handler();
 8003710:	f7ff fb88 	bl	8002e24 <Error_Handler>
 8003714:	e7cd      	b.n	80036b2 <MX_TIM1_Init+0xa2>
    Error_Handler();
 8003716:	f7ff fb85 	bl	8002e24 <Error_Handler>
 800371a:	e7d0      	b.n	80036be <MX_TIM1_Init+0xae>
    Error_Handler();
 800371c:	f7ff fb82 	bl	8002e24 <Error_Handler>
 8003720:	e7d3      	b.n	80036ca <MX_TIM1_Init+0xba>
    Error_Handler();
 8003722:	f7ff fb7f 	bl	8002e24 <Error_Handler>
 8003726:	e7df      	b.n	80036e8 <MX_TIM1_Init+0xd8>
 8003728:	20000604 	.word	0x20000604
 800372c:	40012c00 	.word	0x40012c00

08003730 <MX_TIM8_Init>:
{
 8003730:	b510      	push	{r4, lr}
 8003732:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003734:	2400      	movs	r4, #0
 8003736:	9412      	str	r4, [sp, #72]	@ 0x48
 8003738:	9413      	str	r4, [sp, #76]	@ 0x4c
 800373a:	9414      	str	r4, [sp, #80]	@ 0x50
 800373c:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800373e:	9410      	str	r4, [sp, #64]	@ 0x40
 8003740:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003742:	9409      	str	r4, [sp, #36]	@ 0x24
 8003744:	940a      	str	r4, [sp, #40]	@ 0x28
 8003746:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003748:	940c      	str	r4, [sp, #48]	@ 0x30
 800374a:	940d      	str	r4, [sp, #52]	@ 0x34
 800374c:	940e      	str	r4, [sp, #56]	@ 0x38
 800374e:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003750:	2220      	movs	r2, #32
 8003752:	4621      	mov	r1, r4
 8003754:	a801      	add	r0, sp, #4
 8003756:	f00c fd37 	bl	80101c8 <memset>
  htim8.Instance = TIM8;
 800375a:	483b      	ldr	r0, [pc, #236]	@ (8003848 <MX_TIM8_Init+0x118>)
 800375c:	4b3b      	ldr	r3, [pc, #236]	@ (800384c <MX_TIM8_Init+0x11c>)
 800375e:	6003      	str	r3, [r0, #0]
  htim8.Init.Prescaler = 0;
 8003760:	6044      	str	r4, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003762:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 3600-1;
 8003764:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8003768:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800376a:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 800376c:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003772:	f005 fc77 	bl	8009064 <HAL_TIM_Base_Init>
 8003776:	2800      	cmp	r0, #0
 8003778:	d14b      	bne.n	8003812 <MX_TIM8_Init+0xe2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800377a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800377e:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003780:	a912      	add	r1, sp, #72	@ 0x48
 8003782:	4831      	ldr	r0, [pc, #196]	@ (8003848 <MX_TIM8_Init+0x118>)
 8003784:	f006 f820 	bl	80097c8 <HAL_TIM_ConfigClockSource>
 8003788:	2800      	cmp	r0, #0
 800378a:	d145      	bne.n	8003818 <MX_TIM8_Init+0xe8>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800378c:	482e      	ldr	r0, [pc, #184]	@ (8003848 <MX_TIM8_Init+0x118>)
 800378e:	f005 fcc1 	bl	8009114 <HAL_TIM_PWM_Init>
 8003792:	2800      	cmp	r0, #0
 8003794:	d143      	bne.n	800381e <MX_TIM8_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003796:	2300      	movs	r3, #0
 8003798:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800379a:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800379c:	a910      	add	r1, sp, #64	@ 0x40
 800379e:	482a      	ldr	r0, [pc, #168]	@ (8003848 <MX_TIM8_Init+0x118>)
 80037a0:	f009 fa8a 	bl	800ccb8 <HAL_TIMEx_MasterConfigSynchronization>
 80037a4:	2800      	cmp	r0, #0
 80037a6:	d13d      	bne.n	8003824 <MX_TIM8_Init+0xf4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037a8:	2360      	movs	r3, #96	@ 0x60
 80037aa:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80037ac:	2200      	movs	r2, #0
 80037ae:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037b0:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80037b2:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037b4:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80037b6:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80037b8:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037ba:	a909      	add	r1, sp, #36	@ 0x24
 80037bc:	4822      	ldr	r0, [pc, #136]	@ (8003848 <MX_TIM8_Init+0x118>)
 80037be:	f005 fdf2 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80037c2:	2800      	cmp	r0, #0
 80037c4:	d131      	bne.n	800382a <MX_TIM8_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80037c6:	2204      	movs	r2, #4
 80037c8:	a909      	add	r1, sp, #36	@ 0x24
 80037ca:	481f      	ldr	r0, [pc, #124]	@ (8003848 <MX_TIM8_Init+0x118>)
 80037cc:	f005 fdeb 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80037d0:	bb70      	cbnz	r0, 8003830 <MX_TIM8_Init+0x100>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037d2:	2208      	movs	r2, #8
 80037d4:	a909      	add	r1, sp, #36	@ 0x24
 80037d6:	481c      	ldr	r0, [pc, #112]	@ (8003848 <MX_TIM8_Init+0x118>)
 80037d8:	f005 fde5 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80037dc:	bb58      	cbnz	r0, 8003836 <MX_TIM8_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037de:	220c      	movs	r2, #12
 80037e0:	a909      	add	r1, sp, #36	@ 0x24
 80037e2:	4819      	ldr	r0, [pc, #100]	@ (8003848 <MX_TIM8_Init+0x118>)
 80037e4:	f005 fddf 	bl	80093a6 <HAL_TIM_PWM_ConfigChannel>
 80037e8:	bb40      	cbnz	r0, 800383c <MX_TIM8_Init+0x10c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80037ea:	2300      	movs	r3, #0
 80037ec:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80037ee:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80037f0:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80037f2:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80037f4:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80037f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037fa:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80037fc:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80037fe:	a901      	add	r1, sp, #4
 8003800:	4811      	ldr	r0, [pc, #68]	@ (8003848 <MX_TIM8_Init+0x118>)
 8003802:	f009 fa97 	bl	800cd34 <HAL_TIMEx_ConfigBreakDeadTime>
 8003806:	b9e0      	cbnz	r0, 8003842 <MX_TIM8_Init+0x112>
  HAL_TIM_MspPostInit(&htim8);
 8003808:	480f      	ldr	r0, [pc, #60]	@ (8003848 <MX_TIM8_Init+0x118>)
 800380a:	f7ff fe9f 	bl	800354c <HAL_TIM_MspPostInit>
}
 800380e:	b016      	add	sp, #88	@ 0x58
 8003810:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003812:	f7ff fb07 	bl	8002e24 <Error_Handler>
 8003816:	e7b0      	b.n	800377a <MX_TIM8_Init+0x4a>
    Error_Handler();
 8003818:	f7ff fb04 	bl	8002e24 <Error_Handler>
 800381c:	e7b6      	b.n	800378c <MX_TIM8_Init+0x5c>
    Error_Handler();
 800381e:	f7ff fb01 	bl	8002e24 <Error_Handler>
 8003822:	e7b8      	b.n	8003796 <MX_TIM8_Init+0x66>
    Error_Handler();
 8003824:	f7ff fafe 	bl	8002e24 <Error_Handler>
 8003828:	e7be      	b.n	80037a8 <MX_TIM8_Init+0x78>
    Error_Handler();
 800382a:	f7ff fafb 	bl	8002e24 <Error_Handler>
 800382e:	e7ca      	b.n	80037c6 <MX_TIM8_Init+0x96>
    Error_Handler();
 8003830:	f7ff faf8 	bl	8002e24 <Error_Handler>
 8003834:	e7cd      	b.n	80037d2 <MX_TIM8_Init+0xa2>
    Error_Handler();
 8003836:	f7ff faf5 	bl	8002e24 <Error_Handler>
 800383a:	e7d0      	b.n	80037de <MX_TIM8_Init+0xae>
    Error_Handler();
 800383c:	f7ff faf2 	bl	8002e24 <Error_Handler>
 8003840:	e7d3      	b.n	80037ea <MX_TIM8_Init+0xba>
    Error_Handler();
 8003842:	f7ff faef 	bl	8002e24 <Error_Handler>
 8003846:	e7df      	b.n	8003808 <MX_TIM8_Init+0xd8>
 8003848:	2000049c 	.word	0x2000049c
 800384c:	40013400 	.word	0x40013400

08003850 <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8003850:	6803      	ldr	r3, [r0, #0]
 8003852:	4a0a      	ldr	r2, [pc, #40]	@ (800387c <HAL_TIM_Base_MspDeInit+0x2c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <HAL_TIM_Base_MspDeInit+0x10>
    __HAL_RCC_TIM1_CLK_DISABLE();
  /* USER CODE BEGIN TIM1_MspDeInit 1 */

  /* USER CODE END TIM1_MspDeInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8003858:	4a09      	ldr	r2, [pc, #36]	@ (8003880 <HAL_TIM_Base_MspDeInit+0x30>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d007      	beq.n	800386e <HAL_TIM_Base_MspDeInit+0x1e>
    __HAL_RCC_TIM8_CLK_DISABLE();
  /* USER CODE BEGIN TIM8_MspDeInit 1 */

  /* USER CODE END TIM8_MspDeInit 1 */
  }
}
 800385e:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_DISABLE();
 8003860:	f502 4264 	add.w	r2, r2, #58368	@ 0xe400
 8003864:	6993      	ldr	r3, [r2, #24]
 8003866:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800386a:	6193      	str	r3, [r2, #24]
 800386c:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_DISABLE();
 800386e:	f502 425c 	add.w	r2, r2, #56320	@ 0xdc00
 8003872:	6993      	ldr	r3, [r2, #24]
 8003874:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003878:	6193      	str	r3, [r2, #24]
}
 800387a:	e7f0      	b.n	800385e <HAL_TIM_Base_MspDeInit+0xe>
 800387c:	40012c00 	.word	0x40012c00
 8003880:	40013400 	.word	0x40013400

08003884 <HAL_TIM_Encoder_MspDeInit>:

void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003884:	b508      	push	{r3, lr}

  if(tim_encoderHandle->Instance==TIM2)
 8003886:	6803      	ldr	r3, [r0, #0]
 8003888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800388c:	d009      	beq.n	80038a2 <HAL_TIM_Encoder_MspDeInit+0x1e>

  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 800388e:	4a1d      	ldr	r2, [pc, #116]	@ (8003904 <HAL_TIM_Encoder_MspDeInit+0x80>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d015      	beq.n	80038c0 <HAL_TIM_Encoder_MspDeInit+0x3c>

  /* USER CODE BEGIN TIM3_MspDeInit 1 */

  /* USER CODE END TIM3_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8003894:	4a1c      	ldr	r2, [pc, #112]	@ (8003908 <HAL_TIM_Encoder_MspDeInit+0x84>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d01d      	beq.n	80038d6 <HAL_TIM_Encoder_MspDeInit+0x52>

  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM5)
 800389a:	4a1c      	ldr	r2, [pc, #112]	@ (800390c <HAL_TIM_Encoder_MspDeInit+0x88>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d025      	beq.n	80038ec <HAL_TIM_Encoder_MspDeInit+0x68>

  /* USER CODE BEGIN TIM5_MspDeInit 1 */

  /* USER CODE END TIM5_MspDeInit 1 */
  }
}
 80038a0:	bd08      	pop	{r3, pc}
    __HAL_RCC_TIM2_CLK_DISABLE();
 80038a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003910 <HAL_TIM_Encoder_MspDeInit+0x8c>)
 80038a4:	69d3      	ldr	r3, [r2, #28]
 80038a6:	f023 0301 	bic.w	r3, r3, #1
 80038aa:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 80038ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038b0:	4818      	ldr	r0, [pc, #96]	@ (8003914 <HAL_TIM_Encoder_MspDeInit+0x90>)
 80038b2:	f002 f877 	bl	80059a4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 80038b6:	2108      	movs	r1, #8
 80038b8:	4817      	ldr	r0, [pc, #92]	@ (8003918 <HAL_TIM_Encoder_MspDeInit+0x94>)
 80038ba:	f002 f873 	bl	80059a4 <HAL_GPIO_DeInit>
 80038be:	e7ef      	b.n	80038a0 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM3_CLK_DISABLE();
 80038c0:	f502 3203 	add.w	r2, r2, #134144	@ 0x20c00
 80038c4:	69d3      	ldr	r3, [r2, #28]
 80038c6:	f023 0302 	bic.w	r3, r3, #2
 80038ca:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 80038cc:	21c0      	movs	r1, #192	@ 0xc0
 80038ce:	4811      	ldr	r0, [pc, #68]	@ (8003914 <HAL_TIM_Encoder_MspDeInit+0x90>)
 80038d0:	f002 f868 	bl	80059a4 <HAL_GPIO_DeInit>
 80038d4:	e7e4      	b.n	80038a0 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM4_CLK_DISABLE();
 80038d6:	f502 3202 	add.w	r2, r2, #133120	@ 0x20800
 80038da:	69d3      	ldr	r3, [r2, #28]
 80038dc:	f023 0304 	bic.w	r3, r3, #4
 80038e0:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 80038e2:	21c0      	movs	r1, #192	@ 0xc0
 80038e4:	480c      	ldr	r0, [pc, #48]	@ (8003918 <HAL_TIM_Encoder_MspDeInit+0x94>)
 80038e6:	f002 f85d 	bl	80059a4 <HAL_GPIO_DeInit>
 80038ea:	e7d9      	b.n	80038a0 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM5_CLK_DISABLE();
 80038ec:	f502 3201 	add.w	r2, r2, #132096	@ 0x20400
 80038f0:	69d3      	ldr	r3, [r2, #28]
 80038f2:	f023 0308 	bic.w	r3, r3, #8
 80038f6:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 80038f8:	2103      	movs	r1, #3
 80038fa:	4806      	ldr	r0, [pc, #24]	@ (8003914 <HAL_TIM_Encoder_MspDeInit+0x90>)
 80038fc:	f002 f852 	bl	80059a4 <HAL_GPIO_DeInit>
}
 8003900:	e7ce      	b.n	80038a0 <HAL_TIM_Encoder_MspDeInit+0x1c>
 8003902:	bf00      	nop
 8003904:	40000400 	.word	0x40000400
 8003908:	40000800 	.word	0x40000800
 800390c:	40000c00 	.word	0x40000c00
 8003910:	40021000 	.word	0x40021000
 8003914:	40010800 	.word	0x40010800
 8003918:	40010c00 	.word	0x40010c00

0800391c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800391c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800391e:	480a      	ldr	r0, [pc, #40]	@ (8003948 <MX_USART1_UART_Init+0x2c>)
 8003920:	4b0a      	ldr	r3, [pc, #40]	@ (800394c <MX_USART1_UART_Init+0x30>)
 8003922:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8003924:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003928:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800392a:	2300      	movs	r3, #0
 800392c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800392e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003930:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003932:	220c      	movs	r2, #12
 8003934:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003936:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003938:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800393a:	f009 fb4d 	bl	800cfd8 <HAL_UART_Init>
 800393e:	b900      	cbnz	r0, 8003942 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003940:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003942:	f7ff fa6f 	bl	8002e24 <Error_Handler>
}
 8003946:	e7fb      	b.n	8003940 <MX_USART1_UART_Init+0x24>
 8003948:	200006d4 	.word	0x200006d4
 800394c:	40013800 	.word	0x40013800

08003950 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	2300      	movs	r3, #0
 8003956:	9302      	str	r3, [sp, #8]
 8003958:	9303      	str	r3, [sp, #12]
 800395a:	9304      	str	r3, [sp, #16]
 800395c:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 800395e:	6802      	ldr	r2, [r0, #0]
 8003960:	4b33      	ldr	r3, [pc, #204]	@ (8003a30 <HAL_UART_MspInit+0xe0>)
 8003962:	429a      	cmp	r2, r3
 8003964:	d001      	beq.n	800396a <HAL_UART_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003966:	b006      	add	sp, #24
 8003968:	bd70      	pop	{r4, r5, r6, pc}
 800396a:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 800396c:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 8003970:	699a      	ldr	r2, [r3, #24]
 8003972:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003976:	619a      	str	r2, [r3, #24]
 8003978:	699a      	ldr	r2, [r3, #24]
 800397a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800397e:	9200      	str	r2, [sp, #0]
 8003980:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003982:	699a      	ldr	r2, [r3, #24]
 8003984:	f042 0204 	orr.w	r2, r2, #4
 8003988:	619a      	str	r2, [r3, #24]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003994:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003998:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800399a:	2302      	movs	r3, #2
 800399c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800399e:	2303      	movs	r3, #3
 80039a0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a2:	4e24      	ldr	r6, [pc, #144]	@ (8003a34 <HAL_UART_MspInit+0xe4>)
 80039a4:	a902      	add	r1, sp, #8
 80039a6:	4630      	mov	r0, r6
 80039a8:	f001 fee0 	bl	800576c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80039ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80039b0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039b2:	2500      	movs	r5, #0
 80039b4:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b6:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b8:	a902      	add	r1, sp, #8
 80039ba:	4630      	mov	r0, r6
 80039bc:	f001 fed6 	bl	800576c <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80039c0:	481d      	ldr	r0, [pc, #116]	@ (8003a38 <HAL_UART_MspInit+0xe8>)
 80039c2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a3c <HAL_UART_MspInit+0xec>)
 80039c4:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039c6:	2310      	movs	r3, #16
 80039c8:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039ca:	6085      	str	r5, [r0, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039cc:	2380      	movs	r3, #128	@ 0x80
 80039ce:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039d0:	6105      	str	r5, [r0, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039d2:	6145      	str	r5, [r0, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80039d4:	6185      	str	r5, [r0, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80039d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039da:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80039dc:	f000 fac4 	bl	8003f68 <HAL_DMA_Init>
 80039e0:	b9f8      	cbnz	r0, 8003a22 <HAL_UART_MspInit+0xd2>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80039e2:	4b15      	ldr	r3, [pc, #84]	@ (8003a38 <HAL_UART_MspInit+0xe8>)
 80039e4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80039e6:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80039e8:	4815      	ldr	r0, [pc, #84]	@ (8003a40 <HAL_UART_MspInit+0xf0>)
 80039ea:	4b16      	ldr	r3, [pc, #88]	@ (8003a44 <HAL_UART_MspInit+0xf4>)
 80039ec:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ee:	2300      	movs	r3, #0
 80039f0:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f2:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039f4:	2280      	movs	r2, #128	@ 0x80
 80039f6:	60c2      	str	r2, [r0, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039f8:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039fa:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80039fc:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80039fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a02:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003a04:	f000 fab0 	bl	8003f68 <HAL_DMA_Init>
 8003a08:	b970      	cbnz	r0, 8003a28 <HAL_UART_MspInit+0xd8>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a40 <HAL_UART_MspInit+0xf0>)
 8003a0c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003a0e:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003a10:	2200      	movs	r2, #0
 8003a12:	4611      	mov	r1, r2
 8003a14:	2025      	movs	r0, #37	@ 0x25
 8003a16:	f000 f9ed 	bl	8003df4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003a1a:	2025      	movs	r0, #37	@ 0x25
 8003a1c:	f000 f9fa 	bl	8003e14 <HAL_NVIC_EnableIRQ>
}
 8003a20:	e7a1      	b.n	8003966 <HAL_UART_MspInit+0x16>
      Error_Handler();
 8003a22:	f7ff f9ff 	bl	8002e24 <Error_Handler>
 8003a26:	e7dc      	b.n	80039e2 <HAL_UART_MspInit+0x92>
      Error_Handler();
 8003a28:	f7ff f9fc 	bl	8002e24 <Error_Handler>
 8003a2c:	e7ed      	b.n	8003a0a <HAL_UART_MspInit+0xba>
 8003a2e:	bf00      	nop
 8003a30:	40013800 	.word	0x40013800
 8003a34:	40010800 	.word	0x40010800
 8003a38:	20000690 	.word	0x20000690
 8003a3c:	40020044 	.word	0x40020044
 8003a40:	2000064c 	.word	0x2000064c
 8003a44:	40020058 	.word	0x40020058

08003a48 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8003a48:	6802      	ldr	r2, [r0, #0]
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <HAL_UART_MspDeInit+0x38>)
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d000      	beq.n	8003a52 <HAL_UART_MspDeInit+0xa>
 8003a50:	4770      	bx	lr
{
 8003a52:	b510      	push	{r4, lr}
 8003a54:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003a56:	4a0b      	ldr	r2, [pc, #44]	@ (8003a84 <HAL_UART_MspDeInit+0x3c>)
 8003a58:	6993      	ldr	r3, [r2, #24]
 8003a5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a5e:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8003a60:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003a64:	4808      	ldr	r0, [pc, #32]	@ (8003a88 <HAL_UART_MspDeInit+0x40>)
 8003a66:	f001 ff9d 	bl	80059a4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003a6a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003a6c:	f000 fac6 	bl	8003ffc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8003a70:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003a72:	f000 fac3 	bl	8003ffc <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003a76:	2025      	movs	r0, #37	@ 0x25
 8003a78:	f000 f9da 	bl	8003e30 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8003a7c:	bd10      	pop	{r4, pc}
 8003a7e:	bf00      	nop
 8003a80:	40013800 	.word	0x40013800
 8003a84:	40021000 	.word	0x40021000
 8003a88:	40010800 	.word	0x40010800

08003a8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003a8c:	f7ff fb6c 	bl	8003168 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a90:	480b      	ldr	r0, [pc, #44]	@ (8003ac0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003a92:	490c      	ldr	r1, [pc, #48]	@ (8003ac4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003a94:	4a0c      	ldr	r2, [pc, #48]	@ (8003ac8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003a96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a98:	e002      	b.n	8003aa0 <LoopCopyDataInit>

08003a9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a9e:	3304      	adds	r3, #4

08003aa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003aa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003aa4:	d3f9      	bcc.n	8003a9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aa6:	4a09      	ldr	r2, [pc, #36]	@ (8003acc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003aa8:	4c09      	ldr	r4, [pc, #36]	@ (8003ad0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003aaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003aac:	e001      	b.n	8003ab2 <LoopFillZerobss>

08003aae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003aae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ab0:	3204      	adds	r2, #4

08003ab2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ab2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ab4:	d3fb      	bcc.n	8003aae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ab6:	f00c fc81 	bl	80103bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003aba:	f7ff f9e7 	bl	8002e8c <main>
  bx lr
 8003abe:	4770      	bx	lr
  ldr r0, =_sdata
 8003ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ac4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003ac8:	08013f98 	.word	0x08013f98
  ldr r2, =_sbss
 8003acc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003ad0:	20000894 	.word	0x20000894

08003ad4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ad4:	e7fe      	b.n	8003ad4 <ADC1_2_IRQHandler>
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_MspDeInit>:
__weak void HAL_MspDeInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8003ad8:	4770      	bx	lr
	...

08003adc <HAL_DeInit>:
{
 8003adc:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8003ade:	4b06      	ldr	r3, [pc, #24]	@ (8003af8 <HAL_DeInit+0x1c>)
 8003ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae4:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8003ae6:	2400      	movs	r4, #0
 8003ae8:	611c      	str	r4, [r3, #16]
  __HAL_RCC_APB2_FORCE_RESET();
 8003aea:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8003aec:	60dc      	str	r4, [r3, #12]
  HAL_MspDeInit();
 8003aee:	f7ff fff3 	bl	8003ad8 <HAL_MspDeInit>
}
 8003af2:	4620      	mov	r0, r4
 8003af4:	bd10      	pop	{r4, pc}
 8003af6:	bf00      	nop
 8003af8:	40021000 	.word	0x40021000

08003afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003afc:	b510      	push	{r4, lr}
 8003afe:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b00:	4b0e      	ldr	r3, [pc, #56]	@ (8003b3c <HAL_InitTick+0x40>)
 8003b02:	781a      	ldrb	r2, [r3, #0]
 8003b04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b08:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b0c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b40 <HAL_InitTick+0x44>)
 8003b0e:	6810      	ldr	r0, [r2, #0]
 8003b10:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b14:	f000 f994 	bl	8003e40 <HAL_SYSTICK_Config>
 8003b18:	b968      	cbnz	r0, 8003b36 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b1a:	2c0f      	cmp	r4, #15
 8003b1c:	d901      	bls.n	8003b22 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8003b1e:	2001      	movs	r0, #1
 8003b20:	e00a      	b.n	8003b38 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b22:	2200      	movs	r2, #0
 8003b24:	4621      	mov	r1, r4
 8003b26:	f04f 30ff 	mov.w	r0, #4294967295
 8003b2a:	f000 f963 	bl	8003df4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b2e:	4b05      	ldr	r3, [pc, #20]	@ (8003b44 <HAL_InitTick+0x48>)
 8003b30:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b32:	2000      	movs	r0, #0
 8003b34:	e000      	b.n	8003b38 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8003b36:	2001      	movs	r0, #1
}
 8003b38:	bd10      	pop	{r4, pc}
 8003b3a:	bf00      	nop
 8003b3c:	20000014 	.word	0x20000014
 8003b40:	20000010 	.word	0x20000010
 8003b44:	20000018 	.word	0x20000018

08003b48 <HAL_Init>:
{
 8003b48:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b4a:	4a07      	ldr	r2, [pc, #28]	@ (8003b68 <HAL_Init+0x20>)
 8003b4c:	6813      	ldr	r3, [r2, #0]
 8003b4e:	f043 0310 	orr.w	r3, r3, #16
 8003b52:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b54:	2003      	movs	r0, #3
 8003b56:	f000 f93b 	bl	8003dd0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b5a:	200f      	movs	r0, #15
 8003b5c:	f7ff ffce 	bl	8003afc <HAL_InitTick>
  HAL_MspInit();
 8003b60:	f7ff fa28 	bl	8002fb4 <HAL_MspInit>
}
 8003b64:	2000      	movs	r0, #0
 8003b66:	bd08      	pop	{r3, pc}
 8003b68:	40022000 	.word	0x40022000

08003b6c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003b6c:	4a03      	ldr	r2, [pc, #12]	@ (8003b7c <HAL_IncTick+0x10>)
 8003b6e:	6811      	ldr	r1, [r2, #0]
 8003b70:	4b03      	ldr	r3, [pc, #12]	@ (8003b80 <HAL_IncTick+0x14>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	440b      	add	r3, r1
 8003b76:	6013      	str	r3, [r2, #0]
}
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	2000071c 	.word	0x2000071c
 8003b80:	20000014 	.word	0x20000014

08003b84 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003b84:	4b01      	ldr	r3, [pc, #4]	@ (8003b8c <HAL_GetTick+0x8>)
 8003b86:	6818      	ldr	r0, [r3, #0]
}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	2000071c 	.word	0x2000071c

08003b90 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8003b90:	4b01      	ldr	r3, [pc, #4]	@ (8003b98 <HAL_GetTickPrio+0x8>)
 8003b92:	6818      	ldr	r0, [r3, #0]
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	20000018 	.word	0x20000018

08003b9c <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8003b9c:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8003b9e:	4b08      	ldr	r3, [pc, #32]	@ (8003bc0 <HAL_SetTickFreq+0x24>)
 8003ba0:	781c      	ldrb	r4, [r3, #0]
 8003ba2:	4284      	cmp	r4, r0
 8003ba4:	d101      	bne.n	8003baa <HAL_SetTickFreq+0xe>
  HAL_StatusTypeDef status  = HAL_OK;
 8003ba6:	2000      	movs	r0, #0
      uwTickFreq = prevTickFreq;
    }
  }

  return status;
}
 8003ba8:	bd10      	pop	{r4, pc}
    uwTickFreq = Freq;
 8003baa:	7018      	strb	r0, [r3, #0]
    status = HAL_InitTick(uwTickPrio);
 8003bac:	4b05      	ldr	r3, [pc, #20]	@ (8003bc4 <HAL_SetTickFreq+0x28>)
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	f7ff ffa4 	bl	8003afc <HAL_InitTick>
    if (status != HAL_OK)
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	d0f7      	beq.n	8003ba8 <HAL_SetTickFreq+0xc>
      uwTickFreq = prevTickFreq;
 8003bb8:	4b01      	ldr	r3, [pc, #4]	@ (8003bc0 <HAL_SetTickFreq+0x24>)
 8003bba:	701c      	strb	r4, [r3, #0]
 8003bbc:	e7f4      	b.n	8003ba8 <HAL_SetTickFreq+0xc>
 8003bbe:	bf00      	nop
 8003bc0:	20000014 	.word	0x20000014
 8003bc4:	20000018 	.word	0x20000018

08003bc8 <HAL_GetTickFreq>:
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 8003bc8:	4b01      	ldr	r3, [pc, #4]	@ (8003bd0 <HAL_GetTickFreq+0x8>)
 8003bca:	7818      	ldrb	r0, [r3, #0]
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	20000014 	.word	0x20000014

08003bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bd4:	b538      	push	{r3, r4, r5, lr}
 8003bd6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003bd8:	f7ff ffd4 	bl	8003b84 <HAL_GetTick>
 8003bdc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bde:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003be2:	d002      	beq.n	8003bea <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003be4:	4b04      	ldr	r3, [pc, #16]	@ (8003bf8 <HAL_Delay+0x24>)
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003bea:	f7ff ffcb 	bl	8003b84 <HAL_GetTick>
 8003bee:	1b40      	subs	r0, r0, r5
 8003bf0:	42a0      	cmp	r0, r4
 8003bf2:	d3fa      	bcc.n	8003bea <HAL_Delay+0x16>
  {
  }
}
 8003bf4:	bd38      	pop	{r3, r4, r5, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000014 	.word	0x20000014

08003bfc <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003bfc:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003c00:	6913      	ldr	r3, [r2, #16]
 8003c02:	f023 0302 	bic.w	r3, r3, #2
 8003c06:	6113      	str	r3, [r2, #16]
}
 8003c08:	4770      	bx	lr

08003c0a <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003c0a:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003c0e:	6913      	ldr	r3, [r2, #16]
 8003c10:	f043 0302 	orr.w	r3, r3, #2
 8003c14:	6113      	str	r3, [r2, #16]
}
 8003c16:	4770      	bx	lr

08003c18 <HAL_GetHalVersion>:
  * @retval version 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F1xx_HAL_VERSION;
}
 8003c18:	4800      	ldr	r0, [pc, #0]	@ (8003c1c <HAL_GetHalVersion+0x4>)
 8003c1a:	4770      	bx	lr
 8003c1c:	01010a00 	.word	0x01010a00

08003c20 <HAL_GetREVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 8003c20:	4b01      	ldr	r3, [pc, #4]	@ (8003c28 <HAL_GetREVID+0x8>)
 8003c22:	6818      	ldr	r0, [r3, #0]
}
 8003c24:	0c00      	lsrs	r0, r0, #16
 8003c26:	4770      	bx	lr
 8003c28:	e0042000 	.word	0xe0042000

08003c2c <HAL_GetDEVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return ((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003c2c:	4b02      	ldr	r3, [pc, #8]	@ (8003c38 <HAL_GetDEVID+0xc>)
 8003c2e:	6818      	ldr	r0, [r3, #0]
}
 8003c30:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	e0042000 	.word	0xe0042000

08003c3c <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
   return(READ_REG(*((uint32_t *)UID_BASE)));
}
 8003c3c:	4b01      	ldr	r3, [pc, #4]	@ (8003c44 <HAL_GetUIDw0+0x8>)
 8003c3e:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
 8003c42:	4770      	bx	lr
 8003c44:	1ffff000 	.word	0x1ffff000

08003c48 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 8003c48:	4b01      	ldr	r3, [pc, #4]	@ (8003c50 <HAL_GetUIDw1+0x8>)
 8003c4a:	f8d3 07ec 	ldr.w	r0, [r3, #2028]	@ 0x7ec
 8003c4e:	4770      	bx	lr
 8003c50:	1ffff000 	.word	0x1ffff000

08003c54 <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 8003c54:	4b01      	ldr	r3, [pc, #4]	@ (8003c5c <HAL_GetUIDw2+0x8>)
 8003c56:	f8d3 07f0 	ldr.w	r0, [r3, #2032]	@ 0x7f0
 8003c5a:	4770      	bx	lr
 8003c5c:	1ffff000 	.word	0x1ffff000

08003c60 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003c60:	4a02      	ldr	r2, [pc, #8]	@ (8003c6c <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8003c62:	6853      	ldr	r3, [r2, #4]
 8003c64:	f043 0301 	orr.w	r3, r3, #1
 8003c68:	6053      	str	r3, [r2, #4]
}
 8003c6a:	4770      	bx	lr
 8003c6c:	e0042000 	.word	0xe0042000

08003c70 <HAL_DBGMCU_DisableDBGSleepMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003c70:	4a02      	ldr	r2, [pc, #8]	@ (8003c7c <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8003c72:	6853      	ldr	r3, [r2, #4]
 8003c74:	f023 0301 	bic.w	r3, r3, #1
 8003c78:	6053      	str	r3, [r2, #4]
}
 8003c7a:	4770      	bx	lr
 8003c7c:	e0042000 	.word	0xe0042000

08003c80 <HAL_DBGMCU_EnableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003c80:	4a02      	ldr	r2, [pc, #8]	@ (8003c8c <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8003c82:	6853      	ldr	r3, [r2, #4]
 8003c84:	f043 0302 	orr.w	r3, r3, #2
 8003c88:	6053      	str	r3, [r2, #4]
}
 8003c8a:	4770      	bx	lr
 8003c8c:	e0042000 	.word	0xe0042000

08003c90 <HAL_DBGMCU_DisableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003c90:	4a02      	ldr	r2, [pc, #8]	@ (8003c9c <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8003c92:	6853      	ldr	r3, [r2, #4]
 8003c94:	f023 0302 	bic.w	r3, r3, #2
 8003c98:	6053      	str	r3, [r2, #4]
}
 8003c9a:	4770      	bx	lr
 8003c9c:	e0042000 	.word	0xe0042000

08003ca0 <HAL_DBGMCU_EnableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003ca0:	4a02      	ldr	r2, [pc, #8]	@ (8003cac <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8003ca2:	6853      	ldr	r3, [r2, #4]
 8003ca4:	f043 0304 	orr.w	r3, r3, #4
 8003ca8:	6053      	str	r3, [r2, #4]
}
 8003caa:	4770      	bx	lr
 8003cac:	e0042000 	.word	0xe0042000

08003cb0 <HAL_DBGMCU_DisableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003cb0:	4a02      	ldr	r2, [pc, #8]	@ (8003cbc <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8003cb2:	6853      	ldr	r3, [r2, #4]
 8003cb4:	f023 0304 	bic.w	r3, r3, #4
 8003cb8:	6053      	str	r3, [r2, #4]
}
 8003cba:	4770      	bx	lr
 8003cbc:	e0042000 	.word	0xe0042000

08003cc0 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	db0c      	blt.n	8003cde <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cc4:	f000 021f 	and.w	r2, r0, #31
 8003cc8:	0940      	lsrs	r0, r0, #5
 8003cca:	2301      	movs	r3, #1
 8003ccc:	4093      	lsls	r3, r2
 8003cce:	3020      	adds	r0, #32
 8003cd0:	4a03      	ldr	r2, [pc, #12]	@ (8003ce0 <__NVIC_DisableIRQ+0x20>)
 8003cd2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003cd6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003cda:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003cde:	4770      	bx	lr
 8003ce0:	e000e100 	.word	0xe000e100

08003ce4 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	db08      	blt.n	8003cfa <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce8:	0109      	lsls	r1, r1, #4
 8003cea:	b2c9      	uxtb	r1, r1
 8003cec:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003cf0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003cf4:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8003cf8:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cfa:	f000 000f 	and.w	r0, r0, #15
 8003cfe:	0109      	lsls	r1, r1, #4
 8003d00:	b2c9      	uxtb	r1, r1
 8003d02:	4b01      	ldr	r3, [pc, #4]	@ (8003d08 <__NVIC_SetPriority+0x24>)
 8003d04:	5419      	strb	r1, [r3, r0]
  }
}
 8003d06:	4770      	bx	lr
 8003d08:	e000ed14 	.word	0xe000ed14

08003d0c <__NVIC_GetPriority>:
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	db07      	blt.n	8003d20 <__NVIC_GetPriority+0x14>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8003d10:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003d14:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003d18:	f890 0300 	ldrb.w	r0, [r0, #768]	@ 0x300
 8003d1c:	0900      	lsrs	r0, r0, #4
 8003d1e:	4770      	bx	lr
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8003d20:	f000 000f 	and.w	r0, r0, #15
 8003d24:	4b01      	ldr	r3, [pc, #4]	@ (8003d2c <__NVIC_GetPriority+0x20>)
 8003d26:	5c18      	ldrb	r0, [r3, r0]
 8003d28:	0900      	lsrs	r0, r0, #4
  }
}
 8003d2a:	4770      	bx	lr
 8003d2c:	e000ed14 	.word	0xe000ed14

08003d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d30:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d32:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d36:	f1c0 0c07 	rsb	ip, r0, #7
 8003d3a:	f1bc 0f04 	cmp.w	ip, #4
 8003d3e:	bf28      	it	cs
 8003d40:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d44:	1d03      	adds	r3, r0, #4
 8003d46:	2b06      	cmp	r3, #6
 8003d48:	d90f      	bls.n	8003d6a <NVIC_EncodePriority+0x3a>
 8003d4a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d4c:	f04f 3eff 	mov.w	lr, #4294967295
 8003d50:	fa0e f00c 	lsl.w	r0, lr, ip
 8003d54:	ea21 0100 	bic.w	r1, r1, r0
 8003d58:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d5a:	fa0e fe03 	lsl.w	lr, lr, r3
 8003d5e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8003d62:	ea41 0002 	orr.w	r0, r1, r2
 8003d66:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	e7ee      	b.n	8003d4c <NVIC_EncodePriority+0x1c>

08003d6e <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 8003d6e:	b510      	push	{r4, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d70:	f001 0107 	and.w	r1, r1, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d74:	f1c1 0c07 	rsb	ip, r1, #7
 8003d78:	f1bc 0f04 	cmp.w	ip, #4
 8003d7c:	bf28      	it	cs
 8003d7e:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d82:	1d0c      	adds	r4, r1, #4
 8003d84:	2c06      	cmp	r4, #6
 8003d86:	d90f      	bls.n	8003da8 <NVIC_DecodePriority+0x3a>
 8003d88:	3903      	subs	r1, #3

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8003d8a:	fa20 f401 	lsr.w	r4, r0, r1
 8003d8e:	f04f 3eff 	mov.w	lr, #4294967295
 8003d92:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003d96:	ea24 040c 	bic.w	r4, r4, ip
 8003d9a:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8003d9c:	fa0e fe01 	lsl.w	lr, lr, r1
 8003da0:	ea20 000e 	bic.w	r0, r0, lr
 8003da4:	6018      	str	r0, [r3, #0]
}
 8003da6:	bd10      	pop	{r4, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da8:	2100      	movs	r1, #0
 8003daa:	e7ee      	b.n	8003d8a <NVIC_DecodePriority+0x1c>

08003dac <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8003dac:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003db0:	4905      	ldr	r1, [pc, #20]	@ (8003dc8 <__NVIC_SystemReset+0x1c>)
 8003db2:	68ca      	ldr	r2, [r1, #12]
 8003db4:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003db8:	4b04      	ldr	r3, [pc, #16]	@ (8003dcc <__NVIC_SystemReset+0x20>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	60cb      	str	r3, [r1, #12]
 8003dbe:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003dc2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8003dc4:	e7fd      	b.n	8003dc2 <__NVIC_SystemReset+0x16>
 8003dc6:	bf00      	nop
 8003dc8:	e000ed00 	.word	0xe000ed00
 8003dcc:	05fa0004 	.word	0x05fa0004

08003dd0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dd0:	4a07      	ldr	r2, [pc, #28]	@ (8003df0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003dd2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dd4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003dd8:	041b      	lsls	r3, r3, #16
 8003dda:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ddc:	0200      	lsls	r0, r0, #8
 8003dde:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003de2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003de4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003dec:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003dee:	4770      	bx	lr
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003df4:	b510      	push	{r4, lr}
 8003df6:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003df8:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_NVIC_SetPriority+0x1c>)
 8003dfa:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dfc:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003e00:	f7ff ff96 	bl	8003d30 <NVIC_EncodePriority>
 8003e04:	4601      	mov	r1, r0
 8003e06:	4620      	mov	r0, r4
 8003e08:	f7ff ff6c 	bl	8003ce4 <__NVIC_SetPriority>
}
 8003e0c:	bd10      	pop	{r4, pc}
 8003e0e:	bf00      	nop
 8003e10:	e000ed00 	.word	0xe000ed00

08003e14 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e14:	2800      	cmp	r0, #0
 8003e16:	db07      	blt.n	8003e28 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e18:	f000 021f 	and.w	r2, r0, #31
 8003e1c:	0940      	lsrs	r0, r0, #5
 8003e1e:	2301      	movs	r3, #1
 8003e20:	4093      	lsls	r3, r2
 8003e22:	4a02      	ldr	r2, [pc, #8]	@ (8003e2c <HAL_NVIC_EnableIRQ+0x18>)
 8003e24:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	e000e100 	.word	0xe000e100

08003e30 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e30:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003e32:	f7ff ff45 	bl	8003cc0 <__NVIC_DisableIRQ>
}
 8003e36:	bd08      	pop	{r3, pc}

08003e38 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003e38:	b508      	push	{r3, lr}
  /* System Reset */
  NVIC_SystemReset();
 8003e3a:	f7ff ffb7 	bl	8003dac <__NVIC_SystemReset>
	...

08003e40 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e40:	3801      	subs	r0, #1
 8003e42:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003e46:	d20b      	bcs.n	8003e60 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e48:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003e4c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e4e:	4a05      	ldr	r2, [pc, #20]	@ (8003e64 <HAL_SYSTICK_Config+0x24>)
 8003e50:	21f0      	movs	r1, #240	@ 0xf0
 8003e52:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e56:	2000      	movs	r0, #0
 8003e58:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e5a:	2207      	movs	r2, #7
 8003e5c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e5e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003e60:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003e62:	4770      	bx	lr
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e68:	4b02      	ldr	r3, [pc, #8]	@ (8003e74 <HAL_NVIC_GetPriorityGrouping+0xc>)
 8003e6a:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8003e6c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	4615      	mov	r5, r2
 8003e7e:	461e      	mov	r6, r3
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8003e80:	f7ff ff44 	bl	8003d0c <__NVIC_GetPriority>
 8003e84:	4633      	mov	r3, r6
 8003e86:	462a      	mov	r2, r5
 8003e88:	4621      	mov	r1, r4
 8003e8a:	f7ff ff70 	bl	8003d6e <NVIC_DecodePriority>
}
 8003e8e:	bd70      	pop	{r4, r5, r6, pc}

08003e90 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e90:	2800      	cmp	r0, #0
 8003e92:	db08      	blt.n	8003ea6 <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e94:	f000 021f 	and.w	r2, r0, #31
 8003e98:	0940      	lsrs	r0, r0, #5
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	4093      	lsls	r3, r2
 8003e9e:	3040      	adds	r0, #64	@ 0x40
 8003ea0:	4a01      	ldr	r2, [pc, #4]	@ (8003ea8 <HAL_NVIC_SetPendingIRQ+0x18>)
 8003ea2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8003ea6:	4770      	bx	lr
 8003ea8:	e000e100 	.word	0xe000e100

08003eac <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003eac:	2800      	cmp	r0, #0
 8003eae:	db0b      	blt.n	8003ec8 <HAL_NVIC_GetPendingIRQ+0x1c>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003eb0:	0943      	lsrs	r3, r0, #5
 8003eb2:	3340      	adds	r3, #64	@ 0x40
 8003eb4:	4a05      	ldr	r2, [pc, #20]	@ (8003ecc <HAL_NVIC_GetPendingIRQ+0x20>)
 8003eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eba:	f000 001f 	and.w	r0, r0, #31
 8003ebe:	fa23 f000 	lsr.w	r0, r3, r0
 8003ec2:	f000 0001 	and.w	r0, r0, #1
 8003ec6:	4770      	bx	lr
    return(0U);
 8003ec8:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 8003eca:	4770      	bx	lr
 8003ecc:	e000e100 	.word	0xe000e100

08003ed0 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003ed0:	2800      	cmp	r0, #0
 8003ed2:	db08      	blt.n	8003ee6 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ed4:	f000 021f 	and.w	r2, r0, #31
 8003ed8:	0940      	lsrs	r0, r0, #5
 8003eda:	2301      	movs	r3, #1
 8003edc:	4093      	lsls	r3, r2
 8003ede:	3060      	adds	r0, #96	@ 0x60
 8003ee0:	4a01      	ldr	r2, [pc, #4]	@ (8003ee8 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8003ee2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8003ee6:	4770      	bx	lr
 8003ee8:	e000e100 	.word	0xe000e100

08003eec <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 8003eec:	2800      	cmp	r0, #0
 8003eee:	db0b      	blt.n	8003f08 <HAL_NVIC_GetActive+0x1c>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003ef0:	0943      	lsrs	r3, r0, #5
 8003ef2:	3380      	adds	r3, #128	@ 0x80
 8003ef4:	4a05      	ldr	r2, [pc, #20]	@ (8003f0c <HAL_NVIC_GetActive+0x20>)
 8003ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003efa:	f000 001f 	and.w	r0, r0, #31
 8003efe:	fa23 f000 	lsr.w	r0, r3, r0
 8003f02:	f000 0001 	and.w	r0, r0, #1
 8003f06:	4770      	bx	lr
    return(0U);
 8003f08:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8003f0a:	4770      	bx	lr
 8003f0c:	e000e100 	.word	0xe000e100

08003f10 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003f10:	2804      	cmp	r0, #4
 8003f12:	d006      	beq.n	8003f22 <HAL_SYSTICK_CLKSourceConfig+0x12>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003f14:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003f18:	6913      	ldr	r3, [r2, #16]
 8003f1a:	f023 0304 	bic.w	r3, r3, #4
 8003f1e:	6113      	str	r3, [r2, #16]
  }
}
 8003f20:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003f22:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003f26:	6913      	ldr	r3, [r2, #16]
 8003f28:	f043 0304 	orr.w	r3, r3, #4
 8003f2c:	6113      	str	r3, [r2, #16]
 8003f2e:	4770      	bx	lr

08003f30 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003f30:	4770      	bx	lr

08003f32 <HAL_SYSTICK_IRQHandler>:
{
 8003f32:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8003f34:	f7ff fffc 	bl	8003f30 <HAL_SYSTICK_Callback>
}
 8003f38:	bd08      	pop	{r3, pc}

08003f3a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f3a:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f3c:	2401      	movs	r4, #1
 8003f3e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003f40:	40ac      	lsls	r4, r5
 8003f42:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003f44:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f46:	6804      	ldr	r4, [r0, #0]
 8003f48:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f4a:	6843      	ldr	r3, [r0, #4]
 8003f4c:	2b10      	cmp	r3, #16
 8003f4e:	d005      	beq.n	8003f5c <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003f50:	6803      	ldr	r3, [r0, #0]
 8003f52:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003f54:	6803      	ldr	r3, [r0, #0]
 8003f56:	60da      	str	r2, [r3, #12]
  }
}
 8003f58:	bc30      	pop	{r4, r5}
 8003f5a:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003f5c:	6803      	ldr	r3, [r0, #0]
 8003f5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003f60:	6803      	ldr	r3, [r0, #0]
 8003f62:	60d9      	str	r1, [r3, #12]
 8003f64:	e7f8      	b.n	8003f58 <DMA_SetConfig+0x1e>
	...

08003f68 <HAL_DMA_Init>:
  if(hdma == NULL)
 8003f68:	2800      	cmp	r0, #0
 8003f6a:	d038      	beq.n	8003fde <HAL_DMA_Init+0x76>
{
 8003f6c:	b410      	push	{r4}
 8003f6e:	4602      	mov	r2, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f70:	6801      	ldr	r1, [r0, #0]
 8003f72:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe4 <HAL_DMA_Init+0x7c>)
 8003f74:	4299      	cmp	r1, r3
 8003f76:	d827      	bhi.n	8003fc8 <HAL_DMA_Init+0x60>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003f78:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe8 <HAL_DMA_Init+0x80>)
 8003f7a:	440b      	add	r3, r1
 8003f7c:	481b      	ldr	r0, [pc, #108]	@ (8003fec <HAL_DMA_Init+0x84>)
 8003f7e:	fba0 0303 	umull	r0, r3, r0, r3
 8003f82:	091b      	lsrs	r3, r3, #4
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	6413      	str	r3, [r2, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003f88:	4b19      	ldr	r3, [pc, #100]	@ (8003ff0 <HAL_DMA_Init+0x88>)
 8003f8a:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 8003f92:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f94:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 8003f98:	6853      	ldr	r3, [r2, #4]
 8003f9a:	6894      	ldr	r4, [r2, #8]
 8003f9c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9e:	68d4      	ldr	r4, [r2, #12]
 8003fa0:	4323      	orrs	r3, r4
 8003fa2:	6914      	ldr	r4, [r2, #16]
 8003fa4:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa6:	6954      	ldr	r4, [r2, #20]
 8003fa8:	4323      	orrs	r3, r4
 8003faa:	6994      	ldr	r4, [r2, #24]
 8003fac:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fae:	69d4      	ldr	r4, [r2, #28]
 8003fb0:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8003fb2:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8003fb4:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fb6:	2000      	movs	r0, #0
 8003fb8:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 8003fc0:	f882 0020 	strb.w	r0, [r2, #32]
}
 8003fc4:	bc10      	pop	{r4}
 8003fc6:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff4 <HAL_DMA_Init+0x8c>)
 8003fca:	440b      	add	r3, r1
 8003fcc:	4807      	ldr	r0, [pc, #28]	@ (8003fec <HAL_DMA_Init+0x84>)
 8003fce:	fba0 0303 	umull	r0, r3, r0, r3
 8003fd2:	091b      	lsrs	r3, r3, #4
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	6413      	str	r3, [r2, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003fd8:	4b07      	ldr	r3, [pc, #28]	@ (8003ff8 <HAL_DMA_Init+0x90>)
 8003fda:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003fdc:	e7d6      	b.n	8003f8c <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8003fde:	2001      	movs	r0, #1
}
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40020407 	.word	0x40020407
 8003fe8:	bffdfff8 	.word	0xbffdfff8
 8003fec:	cccccccd 	.word	0xcccccccd
 8003ff0:	40020000 	.word	0x40020000
 8003ff4:	bffdfbf8 	.word	0xbffdfbf8
 8003ff8:	40020400 	.word	0x40020400

08003ffc <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2800      	cmp	r0, #0
 8004000:	d036      	beq.n	8004070 <HAL_DMA_DeInit+0x74>
  __HAL_DMA_DISABLE(hdma);
 8004002:	6801      	ldr	r1, [r0, #0]
 8004004:	680a      	ldr	r2, [r1, #0]
 8004006:	f022 0201 	bic.w	r2, r2, #1
 800400a:	600a      	str	r2, [r1, #0]
  hdma->Instance->CCR  = 0U;
 800400c:	6801      	ldr	r1, [r0, #0]
 800400e:	2200      	movs	r2, #0
 8004010:	600a      	str	r2, [r1, #0]
  hdma->Instance->CNDTR = 0U;
 8004012:	6801      	ldr	r1, [r0, #0]
 8004014:	604a      	str	r2, [r1, #4]
  hdma->Instance->CPAR  = 0U;
 8004016:	6801      	ldr	r1, [r0, #0]
 8004018:	608a      	str	r2, [r1, #8]
  hdma->Instance->CMAR = 0U;
 800401a:	6801      	ldr	r1, [r0, #0]
 800401c:	60ca      	str	r2, [r1, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800401e:	6801      	ldr	r1, [r0, #0]
 8004020:	4a14      	ldr	r2, [pc, #80]	@ (8004074 <HAL_DMA_DeInit+0x78>)
 8004022:	4291      	cmp	r1, r2
 8004024:	d819      	bhi.n	800405a <HAL_DMA_DeInit+0x5e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004026:	4a14      	ldr	r2, [pc, #80]	@ (8004078 <HAL_DMA_DeInit+0x7c>)
 8004028:	440a      	add	r2, r1
 800402a:	4914      	ldr	r1, [pc, #80]	@ (800407c <HAL_DMA_DeInit+0x80>)
 800402c:	fba1 1202 	umull	r1, r2, r1, r2
 8004030:	0912      	lsrs	r2, r2, #4
 8004032:	0092      	lsls	r2, r2, #2
 8004034:	6402      	str	r2, [r0, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8004036:	4a12      	ldr	r2, [pc, #72]	@ (8004080 <HAL_DMA_DeInit+0x84>)
 8004038:	63c2      	str	r2, [r0, #60]	@ 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 800403a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800403c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800403e:	2201      	movs	r2, #1
 8004040:	4082      	lsls	r2, r0
 8004042:	604a      	str	r2, [r1, #4]
  hdma->XferCpltCallback = NULL;
 8004044:	2000      	movs	r0, #0
 8004046:	6298      	str	r0, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8004048:	62d8      	str	r0, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 800404a:	6318      	str	r0, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 800404c:	6358      	str	r0, [r3, #52]	@ 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800404e:	6398      	str	r0, [r3, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 8004050:	f883 0021 	strb.w	r0, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);
 8004054:	f883 0020 	strb.w	r0, [r3, #32]
  return HAL_OK;
 8004058:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800405a:	4a0a      	ldr	r2, [pc, #40]	@ (8004084 <HAL_DMA_DeInit+0x88>)
 800405c:	440a      	add	r2, r1
 800405e:	4907      	ldr	r1, [pc, #28]	@ (800407c <HAL_DMA_DeInit+0x80>)
 8004060:	fba1 1202 	umull	r1, r2, r1, r2
 8004064:	0912      	lsrs	r2, r2, #4
 8004066:	0092      	lsls	r2, r2, #2
 8004068:	6402      	str	r2, [r0, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800406a:	4a07      	ldr	r2, [pc, #28]	@ (8004088 <HAL_DMA_DeInit+0x8c>)
 800406c:	63c2      	str	r2, [r0, #60]	@ 0x3c
 800406e:	e7e4      	b.n	800403a <HAL_DMA_DeInit+0x3e>
    return HAL_ERROR;
 8004070:	2001      	movs	r0, #1
}
 8004072:	4770      	bx	lr
 8004074:	40020407 	.word	0x40020407
 8004078:	bffdfff8 	.word	0xbffdfff8
 800407c:	cccccccd 	.word	0xcccccccd
 8004080:	40020000 	.word	0x40020000
 8004084:	bffdfbf8 	.word	0xbffdfbf8
 8004088:	40020400 	.word	0x40020400

0800408c <HAL_DMA_Start>:
{
 800408c:	b570      	push	{r4, r5, r6, lr}
 800408e:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8004090:	f890 0020 	ldrb.w	r0, [r0, #32]
 8004094:	2801      	cmp	r0, #1
 8004096:	d020      	beq.n	80040da <HAL_DMA_Start+0x4e>
 8004098:	2001      	movs	r0, #1
 800409a:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800409e:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 80040a2:	b2c0      	uxtb	r0, r0
 80040a4:	2801      	cmp	r0, #1
 80040a6:	d004      	beq.n	80040b2 <HAL_DMA_Start+0x26>
   __HAL_UNLOCK(hdma);  
 80040a8:	2300      	movs	r3, #0
 80040aa:	f884 3020 	strb.w	r3, [r4, #32]
   status = HAL_BUSY;
 80040ae:	2002      	movs	r0, #2
}
 80040b0:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80040b2:	2002      	movs	r0, #2
 80040b4:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b8:	2500      	movs	r5, #0
 80040ba:	63a5      	str	r5, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 80040bc:	6826      	ldr	r6, [r4, #0]
 80040be:	6830      	ldr	r0, [r6, #0]
 80040c0:	f020 0001 	bic.w	r0, r0, #1
 80040c4:	6030      	str	r0, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040c6:	4620      	mov	r0, r4
 80040c8:	f7ff ff37 	bl	8003f3a <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 80040cc:	6822      	ldr	r2, [r4, #0]
 80040ce:	6813      	ldr	r3, [r2, #0]
 80040d0:	f043 0301 	orr.w	r3, r3, #1
 80040d4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040d6:	4628      	mov	r0, r5
 80040d8:	e7ea      	b.n	80040b0 <HAL_DMA_Start+0x24>
  __HAL_LOCK(hdma);
 80040da:	2002      	movs	r0, #2
 80040dc:	e7e8      	b.n	80040b0 <HAL_DMA_Start+0x24>

080040de <HAL_DMA_Start_IT>:
{
 80040de:	b538      	push	{r3, r4, r5, lr}
 80040e0:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80040e2:	f890 0020 	ldrb.w	r0, [r0, #32]
 80040e6:	2801      	cmp	r0, #1
 80040e8:	d032      	beq.n	8004150 <HAL_DMA_Start_IT+0x72>
 80040ea:	2001      	movs	r0, #1
 80040ec:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80040f0:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 80040f4:	b2c0      	uxtb	r0, r0
 80040f6:	2801      	cmp	r0, #1
 80040f8:	d004      	beq.n	8004104 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 80040fa:	2300      	movs	r3, #0
 80040fc:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8004100:	2002      	movs	r0, #2
}
 8004102:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004104:	2002      	movs	r0, #2
 8004106:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800410a:	2000      	movs	r0, #0
 800410c:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 800410e:	6825      	ldr	r5, [r4, #0]
 8004110:	6828      	ldr	r0, [r5, #0]
 8004112:	f020 0001 	bic.w	r0, r0, #1
 8004116:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004118:	4620      	mov	r0, r4
 800411a:	f7ff ff0e 	bl	8003f3a <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 800411e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004120:	b15b      	cbz	r3, 800413a <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004122:	6822      	ldr	r2, [r4, #0]
 8004124:	6813      	ldr	r3, [r2, #0]
 8004126:	f043 030e 	orr.w	r3, r3, #14
 800412a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800412c:	6822      	ldr	r2, [r4, #0]
 800412e:	6813      	ldr	r3, [r2, #0]
 8004130:	f043 0301 	orr.w	r3, r3, #1
 8004134:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004136:	2000      	movs	r0, #0
 8004138:	e7e3      	b.n	8004102 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800413a:	6822      	ldr	r2, [r4, #0]
 800413c:	6813      	ldr	r3, [r2, #0]
 800413e:	f023 0304 	bic.w	r3, r3, #4
 8004142:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004144:	6822      	ldr	r2, [r4, #0]
 8004146:	6813      	ldr	r3, [r2, #0]
 8004148:	f043 030a 	orr.w	r3, r3, #10
 800414c:	6013      	str	r3, [r2, #0]
 800414e:	e7ed      	b.n	800412c <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8004150:	2002      	movs	r0, #2
 8004152:	e7d6      	b.n	8004102 <HAL_DMA_Start_IT+0x24>

08004154 <HAL_DMA_Abort>:
{
 8004154:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004156:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	2a02      	cmp	r2, #2
 800415e:	d006      	beq.n	800416e <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004160:	2204      	movs	r2, #4
 8004162:	6382      	str	r2, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8004164:	2200      	movs	r2, #0
 8004166:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 800416a:	2001      	movs	r0, #1
 800416c:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800416e:	6801      	ldr	r1, [r0, #0]
 8004170:	680a      	ldr	r2, [r1, #0]
 8004172:	f022 020e 	bic.w	r2, r2, #14
 8004176:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8004178:	6801      	ldr	r1, [r0, #0]
 800417a:	680a      	ldr	r2, [r1, #0]
 800417c:	f022 0201 	bic.w	r2, r2, #1
 8004180:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004182:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004184:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8004186:	2101      	movs	r1, #1
 8004188:	fa01 f202 	lsl.w	r2, r1, r2
 800418c:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 800418e:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);      
 8004192:	2000      	movs	r0, #0
 8004194:	f883 0020 	strb.w	r0, [r3, #32]
}
 8004198:	4770      	bx	lr
	...

0800419c <HAL_DMA_Abort_IT>:
{  
 800419c:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800419e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d003      	beq.n	80041b0 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a8:	2304      	movs	r3, #4
 80041aa:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 80041ac:	2001      	movs	r0, #1
}
 80041ae:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041b0:	6802      	ldr	r2, [r0, #0]
 80041b2:	6813      	ldr	r3, [r2, #0]
 80041b4:	f023 030e 	bic.w	r3, r3, #14
 80041b8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80041ba:	6802      	ldr	r2, [r0, #0]
 80041bc:	6813      	ldr	r3, [r2, #0]
 80041be:	f023 0301 	bic.w	r3, r3, #1
 80041c2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80041c4:	6803      	ldr	r3, [r0, #0]
 80041c6:	4a4c      	ldr	r2, [pc, #304]	@ (80042f8 <HAL_DMA_Abort_IT+0x15c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d94e      	bls.n	800426a <HAL_DMA_Abort_IT+0xce>
 80041cc:	3a78      	subs	r2, #120	@ 0x78
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d024      	beq.n	800421c <HAL_DMA_Abort_IT+0x80>
 80041d2:	3214      	adds	r2, #20
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d030      	beq.n	800423a <HAL_DMA_Abort_IT+0x9e>
 80041d8:	3214      	adds	r2, #20
 80041da:	4293      	cmp	r3, r2
 80041dc:	d02f      	beq.n	800423e <HAL_DMA_Abort_IT+0xa2>
 80041de:	3214      	adds	r2, #20
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d02f      	beq.n	8004244 <HAL_DMA_Abort_IT+0xa8>
 80041e4:	3214      	adds	r2, #20
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d02f      	beq.n	800424a <HAL_DMA_Abort_IT+0xae>
 80041ea:	3214      	adds	r2, #20
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d02f      	beq.n	8004250 <HAL_DMA_Abort_IT+0xb4>
 80041f0:	3214      	adds	r2, #20
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d02f      	beq.n	8004256 <HAL_DMA_Abort_IT+0xba>
 80041f6:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d02e      	beq.n	800425c <HAL_DMA_Abort_IT+0xc0>
 80041fe:	3214      	adds	r2, #20
 8004200:	4293      	cmp	r3, r2
 8004202:	d02d      	beq.n	8004260 <HAL_DMA_Abort_IT+0xc4>
 8004204:	3214      	adds	r2, #20
 8004206:	4293      	cmp	r3, r2
 8004208:	d02c      	beq.n	8004264 <HAL_DMA_Abort_IT+0xc8>
 800420a:	3214      	adds	r2, #20
 800420c:	4293      	cmp	r3, r2
 800420e:	d002      	beq.n	8004216 <HAL_DMA_Abort_IT+0x7a>
 8004210:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004214:	e003      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 8004216:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800421a:	e000      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 800421c:	2201      	movs	r2, #1
 800421e:	4b37      	ldr	r3, [pc, #220]	@ (80042fc <HAL_DMA_Abort_IT+0x160>)
 8004220:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004222:	2301      	movs	r3, #1
 8004224:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8004228:	2300      	movs	r3, #0
 800422a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800422e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004230:	2b00      	cmp	r3, #0
 8004232:	d05e      	beq.n	80042f2 <HAL_DMA_Abort_IT+0x156>
      hdma->XferAbortCallback(hdma);
 8004234:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8004236:	2000      	movs	r0, #0
 8004238:	e7b9      	b.n	80041ae <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800423a:	2210      	movs	r2, #16
 800423c:	e7ef      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 800423e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004242:	e7ec      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 8004244:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004248:	e7e9      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 800424a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800424e:	e7e6      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 8004250:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004254:	e7e3      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 8004256:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800425a:	e7e0      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 800425c:	2201      	movs	r2, #1
 800425e:	e7de      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 8004260:	2210      	movs	r2, #16
 8004262:	e7dc      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 8004264:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004268:	e7d9      	b.n	800421e <HAL_DMA_Abort_IT+0x82>
 800426a:	4a25      	ldr	r2, [pc, #148]	@ (8004300 <HAL_DMA_Abort_IT+0x164>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d024      	beq.n	80042ba <HAL_DMA_Abort_IT+0x11e>
 8004270:	3214      	adds	r2, #20
 8004272:	4293      	cmp	r3, r2
 8004274:	d025      	beq.n	80042c2 <HAL_DMA_Abort_IT+0x126>
 8004276:	3214      	adds	r2, #20
 8004278:	4293      	cmp	r3, r2
 800427a:	d024      	beq.n	80042c6 <HAL_DMA_Abort_IT+0x12a>
 800427c:	3214      	adds	r2, #20
 800427e:	4293      	cmp	r3, r2
 8004280:	d024      	beq.n	80042cc <HAL_DMA_Abort_IT+0x130>
 8004282:	3214      	adds	r2, #20
 8004284:	4293      	cmp	r3, r2
 8004286:	d024      	beq.n	80042d2 <HAL_DMA_Abort_IT+0x136>
 8004288:	3214      	adds	r2, #20
 800428a:	4293      	cmp	r3, r2
 800428c:	d024      	beq.n	80042d8 <HAL_DMA_Abort_IT+0x13c>
 800428e:	3214      	adds	r2, #20
 8004290:	4293      	cmp	r3, r2
 8004292:	d024      	beq.n	80042de <HAL_DMA_Abort_IT+0x142>
 8004294:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004298:	4293      	cmp	r3, r2
 800429a:	d023      	beq.n	80042e4 <HAL_DMA_Abort_IT+0x148>
 800429c:	3214      	adds	r2, #20
 800429e:	4293      	cmp	r3, r2
 80042a0:	d022      	beq.n	80042e8 <HAL_DMA_Abort_IT+0x14c>
 80042a2:	3214      	adds	r2, #20
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d021      	beq.n	80042ec <HAL_DMA_Abort_IT+0x150>
 80042a8:	3214      	adds	r2, #20
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d002      	beq.n	80042b4 <HAL_DMA_Abort_IT+0x118>
 80042ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80042b2:	e003      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80042b8:	e000      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042ba:	2201      	movs	r2, #1
 80042bc:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <HAL_DMA_Abort_IT+0x168>)
 80042be:	605a      	str	r2, [r3, #4]
 80042c0:	e7af      	b.n	8004222 <HAL_DMA_Abort_IT+0x86>
 80042c2:	2210      	movs	r2, #16
 80042c4:	e7fa      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042ca:	e7f7      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80042d0:	e7f4      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80042d6:	e7f1      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80042dc:	e7ee      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042de:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80042e2:	e7eb      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042e4:	2201      	movs	r2, #1
 80042e6:	e7e9      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042e8:	2210      	movs	r2, #16
 80042ea:	e7e7      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
 80042ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042f0:	e7e4      	b.n	80042bc <HAL_DMA_Abort_IT+0x120>
  HAL_StatusTypeDef status = HAL_OK;
 80042f2:	2000      	movs	r0, #0
 80042f4:	e75b      	b.n	80041ae <HAL_DMA_Abort_IT+0x12>
 80042f6:	bf00      	nop
 80042f8:	40020080 	.word	0x40020080
 80042fc:	40020400 	.word	0x40020400
 8004300:	40020008 	.word	0x40020008
 8004304:	40020000 	.word	0x40020000

08004308 <HAL_DMA_PollForTransfer>:
{
 8004308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800430c:	4604      	mov	r4, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800430e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d007      	beq.n	8004328 <HAL_DMA_PollForTransfer+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004318:	2304      	movs	r3, #4
 800431a:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 800431c:	2300      	movs	r3, #0
 800431e:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8004322:	2001      	movs	r0, #1
}
 8004324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004328:	4688      	mov	r8, r1
 800432a:	4616      	mov	r6, r2
  if (RESET != (hdma->Instance->CCR & DMA_CCR_CIRC))
 800432c:	6803      	ldr	r3, [r0, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	f012 0f20 	tst.w	r2, #32
 8004334:	d125      	bne.n	8004382 <HAL_DMA_PollForTransfer+0x7a>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004336:	bb61      	cbnz	r1, 8004392 <HAL_DMA_PollForTransfer+0x8a>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8004338:	4aa1      	ldr	r2, [pc, #644]	@ (80045c0 <HAL_DMA_PollForTransfer+0x2b8>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d051      	beq.n	80043e2 <HAL_DMA_PollForTransfer+0xda>
 800433e:	3214      	adds	r2, #20
 8004340:	4293      	cmp	r3, r2
 8004342:	d053      	beq.n	80043ec <HAL_DMA_PollForTransfer+0xe4>
 8004344:	3214      	adds	r2, #20
 8004346:	4293      	cmp	r3, r2
 8004348:	d052      	beq.n	80043f0 <HAL_DMA_PollForTransfer+0xe8>
 800434a:	3214      	adds	r2, #20
 800434c:	4293      	cmp	r3, r2
 800434e:	d052      	beq.n	80043f6 <HAL_DMA_PollForTransfer+0xee>
 8004350:	3214      	adds	r2, #20
 8004352:	4293      	cmp	r3, r2
 8004354:	d052      	beq.n	80043fc <HAL_DMA_PollForTransfer+0xf4>
 8004356:	3214      	adds	r2, #20
 8004358:	4293      	cmp	r3, r2
 800435a:	d052      	beq.n	8004402 <HAL_DMA_PollForTransfer+0xfa>
 800435c:	3214      	adds	r2, #20
 800435e:	4293      	cmp	r3, r2
 8004360:	d052      	beq.n	8004408 <HAL_DMA_PollForTransfer+0x100>
 8004362:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004366:	4293      	cmp	r3, r2
 8004368:	d051      	beq.n	800440e <HAL_DMA_PollForTransfer+0x106>
 800436a:	3214      	adds	r2, #20
 800436c:	4293      	cmp	r3, r2
 800436e:	d050      	beq.n	8004412 <HAL_DMA_PollForTransfer+0x10a>
 8004370:	3214      	adds	r2, #20
 8004372:	4293      	cmp	r3, r2
 8004374:	d04f      	beq.n	8004416 <HAL_DMA_PollForTransfer+0x10e>
 8004376:	3214      	adds	r2, #20
 8004378:	4293      	cmp	r3, r2
 800437a:	d007      	beq.n	800438c <HAL_DMA_PollForTransfer+0x84>
 800437c:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8004380:	e030      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004382:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004386:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8004388:	2001      	movs	r0, #1
 800438a:	e7cb      	b.n	8004324 <HAL_DMA_PollForTransfer+0x1c>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 800438c:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8004390:	e028      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8004392:	4a8b      	ldr	r2, [pc, #556]	@ (80045c0 <HAL_DMA_PollForTransfer+0x2b8>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d041      	beq.n	800441c <HAL_DMA_PollForTransfer+0x114>
 8004398:	3214      	adds	r2, #20
 800439a:	4293      	cmp	r3, r2
 800439c:	d040      	beq.n	8004420 <HAL_DMA_PollForTransfer+0x118>
 800439e:	3214      	adds	r2, #20
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d03f      	beq.n	8004424 <HAL_DMA_PollForTransfer+0x11c>
 80043a4:	3214      	adds	r2, #20
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d03f      	beq.n	800442a <HAL_DMA_PollForTransfer+0x122>
 80043aa:	3214      	adds	r2, #20
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d03f      	beq.n	8004430 <HAL_DMA_PollForTransfer+0x128>
 80043b0:	3214      	adds	r2, #20
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d03f      	beq.n	8004436 <HAL_DMA_PollForTransfer+0x12e>
 80043b6:	3214      	adds	r2, #20
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d03f      	beq.n	800443c <HAL_DMA_PollForTransfer+0x134>
 80043bc:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d03e      	beq.n	8004442 <HAL_DMA_PollForTransfer+0x13a>
 80043c4:	3214      	adds	r2, #20
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d03d      	beq.n	8004446 <HAL_DMA_PollForTransfer+0x13e>
 80043ca:	3214      	adds	r2, #20
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d03c      	beq.n	800444a <HAL_DMA_PollForTransfer+0x142>
 80043d0:	3214      	adds	r2, #20
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d002      	beq.n	80043dc <HAL_DMA_PollForTransfer+0xd4>
 80043d6:	f44f 2780 	mov.w	r7, #262144	@ 0x40000
 80043da:	e003      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 80043dc:	f44f 4780 	mov.w	r7, #16384	@ 0x4000
 80043e0:	e000      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 80043e2:	2702      	movs	r7, #2
  tickstart = HAL_GetTick();
 80043e4:	f7ff fbce 	bl	8003b84 <HAL_GetTick>
 80043e8:	4681      	mov	r9, r0
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 80043ea:	e040      	b.n	800446e <HAL_DMA_PollForTransfer+0x166>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 80043ec:	2720      	movs	r7, #32
 80043ee:	e7f9      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 80043f0:	f44f 7700 	mov.w	r7, #512	@ 0x200
 80043f4:	e7f6      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 80043f6:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 80043fa:	e7f3      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 80043fc:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8004400:	e7f0      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004402:	f44f 1700 	mov.w	r7, #2097152	@ 0x200000
 8004406:	e7ed      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004408:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 800440c:	e7ea      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 800440e:	2702      	movs	r7, #2
 8004410:	e7e8      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004412:	2720      	movs	r7, #32
 8004414:	e7e6      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004416:	f44f 7700 	mov.w	r7, #512	@ 0x200
 800441a:	e7e3      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 800441c:	2704      	movs	r7, #4
 800441e:	e7e1      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004420:	2740      	movs	r7, #64	@ 0x40
 8004422:	e7df      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004424:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 8004428:	e7dc      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 800442a:	f44f 4780 	mov.w	r7, #16384	@ 0x4000
 800442e:	e7d9      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004430:	f44f 2780 	mov.w	r7, #262144	@ 0x40000
 8004434:	e7d6      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004436:	f44f 0780 	mov.w	r7, #4194304	@ 0x400000
 800443a:	e7d3      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 800443c:	f04f 6780 	mov.w	r7, #67108864	@ 0x4000000
 8004440:	e7d0      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004442:	2704      	movs	r7, #4
 8004444:	e7ce      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 8004446:	2740      	movs	r7, #64	@ 0x40
 8004448:	e7cc      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
 800444a:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 800444e:	e7c9      	b.n	80043e4 <HAL_DMA_PollForTransfer+0xdc>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8004450:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004454:	e000      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 8004456:	2308      	movs	r3, #8
 8004458:	421a      	tst	r2, r3
 800445a:	bf14      	ite	ne
 800445c:	2301      	movne	r3, #1
 800445e:	2300      	moveq	r3, #0
 8004460:	2b00      	cmp	r3, #0
 8004462:	f040 809d 	bne.w	80045a0 <HAL_DMA_PollForTransfer+0x298>
    if(Timeout != HAL_MAX_DELAY)
 8004466:	f1b6 3fff 	cmp.w	r6, #4294967295
 800446a:	f040 80b1 	bne.w	80045d0 <HAL_DMA_PollForTransfer+0x2c8>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 800446e:	6823      	ldr	r3, [r4, #0]
 8004470:	4d54      	ldr	r5, [pc, #336]	@ (80045c4 <HAL_DMA_PollForTransfer+0x2bc>)
 8004472:	42ab      	cmp	r3, r5
 8004474:	f240 80bf 	bls.w	80045f6 <HAL_DMA_PollForTransfer+0x2ee>
 8004478:	4a53      	ldr	r2, [pc, #332]	@ (80045c8 <HAL_DMA_PollForTransfer+0x2c0>)
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	423a      	tst	r2, r7
 800447e:	bf0c      	ite	eq
 8004480:	2501      	moveq	r5, #1
 8004482:	2500      	movne	r5, #0
 8004484:	2d00      	cmp	r5, #0
 8004486:	f000 80bd 	beq.w	8004604 <HAL_DMA_PollForTransfer+0x2fc>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 800448a:	4a4e      	ldr	r2, [pc, #312]	@ (80045c4 <HAL_DMA_PollForTransfer+0x2bc>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d93f      	bls.n	8004510 <HAL_DMA_PollForTransfer+0x208>
 8004490:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	494a      	ldr	r1, [pc, #296]	@ (80045c0 <HAL_DMA_PollForTransfer+0x2b8>)
 8004498:	428b      	cmp	r3, r1
 800449a:	d0dc      	beq.n	8004456 <HAL_DMA_PollForTransfer+0x14e>
 800449c:	3114      	adds	r1, #20
 800449e:	428b      	cmp	r3, r1
 80044a0:	d01e      	beq.n	80044e0 <HAL_DMA_PollForTransfer+0x1d8>
 80044a2:	3114      	adds	r1, #20
 80044a4:	428b      	cmp	r3, r1
 80044a6:	d01d      	beq.n	80044e4 <HAL_DMA_PollForTransfer+0x1dc>
 80044a8:	3114      	adds	r1, #20
 80044aa:	428b      	cmp	r3, r1
 80044ac:	d01d      	beq.n	80044ea <HAL_DMA_PollForTransfer+0x1e2>
 80044ae:	3114      	adds	r1, #20
 80044b0:	428b      	cmp	r3, r1
 80044b2:	d01d      	beq.n	80044f0 <HAL_DMA_PollForTransfer+0x1e8>
 80044b4:	3114      	adds	r1, #20
 80044b6:	428b      	cmp	r3, r1
 80044b8:	d01d      	beq.n	80044f6 <HAL_DMA_PollForTransfer+0x1ee>
 80044ba:	3114      	adds	r1, #20
 80044bc:	428b      	cmp	r3, r1
 80044be:	d01d      	beq.n	80044fc <HAL_DMA_PollForTransfer+0x1f4>
 80044c0:	f501 7162 	add.w	r1, r1, #904	@ 0x388
 80044c4:	428b      	cmp	r3, r1
 80044c6:	d01c      	beq.n	8004502 <HAL_DMA_PollForTransfer+0x1fa>
 80044c8:	3114      	adds	r1, #20
 80044ca:	428b      	cmp	r3, r1
 80044cc:	d01b      	beq.n	8004506 <HAL_DMA_PollForTransfer+0x1fe>
 80044ce:	3114      	adds	r1, #20
 80044d0:	428b      	cmp	r3, r1
 80044d2:	d01a      	beq.n	800450a <HAL_DMA_PollForTransfer+0x202>
 80044d4:	3114      	adds	r1, #20
 80044d6:	428b      	cmp	r3, r1
 80044d8:	d0ba      	beq.n	8004450 <HAL_DMA_PollForTransfer+0x148>
 80044da:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80044de:	e7bb      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 80044e0:	2380      	movs	r3, #128	@ 0x80
 80044e2:	e7b9      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 80044e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80044e8:	e7b6      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 80044ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044ee:	e7b3      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 80044f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80044f4:	e7b0      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 80044f6:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80044fa:	e7ad      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 80044fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004500:	e7aa      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 8004502:	2308      	movs	r3, #8
 8004504:	e7a8      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 8004506:	2380      	movs	r3, #128	@ 0x80
 8004508:	e7a6      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 800450a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800450e:	e7a3      	b.n	8004458 <HAL_DMA_PollForTransfer+0x150>
 8004510:	4a2e      	ldr	r2, [pc, #184]	@ (80045cc <HAL_DMA_PollForTransfer+0x2c4>)
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	492a      	ldr	r1, [pc, #168]	@ (80045c0 <HAL_DMA_PollForTransfer+0x2b8>)
 8004516:	428b      	cmp	r3, r1
 8004518:	d024      	beq.n	8004564 <HAL_DMA_PollForTransfer+0x25c>
 800451a:	3114      	adds	r1, #20
 800451c:	428b      	cmp	r3, r1
 800451e:	d027      	beq.n	8004570 <HAL_DMA_PollForTransfer+0x268>
 8004520:	3114      	adds	r1, #20
 8004522:	428b      	cmp	r3, r1
 8004524:	d026      	beq.n	8004574 <HAL_DMA_PollForTransfer+0x26c>
 8004526:	3114      	adds	r1, #20
 8004528:	428b      	cmp	r3, r1
 800452a:	d026      	beq.n	800457a <HAL_DMA_PollForTransfer+0x272>
 800452c:	3114      	adds	r1, #20
 800452e:	428b      	cmp	r3, r1
 8004530:	d026      	beq.n	8004580 <HAL_DMA_PollForTransfer+0x278>
 8004532:	3114      	adds	r1, #20
 8004534:	428b      	cmp	r3, r1
 8004536:	d026      	beq.n	8004586 <HAL_DMA_PollForTransfer+0x27e>
 8004538:	3114      	adds	r1, #20
 800453a:	428b      	cmp	r3, r1
 800453c:	d026      	beq.n	800458c <HAL_DMA_PollForTransfer+0x284>
 800453e:	f501 7162 	add.w	r1, r1, #904	@ 0x388
 8004542:	428b      	cmp	r3, r1
 8004544:	d025      	beq.n	8004592 <HAL_DMA_PollForTransfer+0x28a>
 8004546:	3114      	adds	r1, #20
 8004548:	428b      	cmp	r3, r1
 800454a:	d024      	beq.n	8004596 <HAL_DMA_PollForTransfer+0x28e>
 800454c:	3114      	adds	r1, #20
 800454e:	428b      	cmp	r3, r1
 8004550:	d023      	beq.n	800459a <HAL_DMA_PollForTransfer+0x292>
 8004552:	3114      	adds	r1, #20
 8004554:	428b      	cmp	r3, r1
 8004556:	d002      	beq.n	800455e <HAL_DMA_PollForTransfer+0x256>
 8004558:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800455c:	e003      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 800455e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004562:	e000      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 8004564:	2308      	movs	r3, #8
 8004566:	421a      	tst	r2, r3
 8004568:	bf14      	ite	ne
 800456a:	2301      	movne	r3, #1
 800456c:	2300      	moveq	r3, #0
 800456e:	e777      	b.n	8004460 <HAL_DMA_PollForTransfer+0x158>
 8004570:	2380      	movs	r3, #128	@ 0x80
 8004572:	e7f8      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 8004574:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004578:	e7f5      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 800457a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800457e:	e7f2      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 8004580:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004584:	e7ef      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 8004586:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800458a:	e7ec      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 800458c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004590:	e7e9      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 8004592:	2308      	movs	r3, #8
 8004594:	e7e7      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 8004596:	2380      	movs	r3, #128	@ 0x80
 8004598:	e7e5      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
 800459a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800459e:	e7e2      	b.n	8004566 <HAL_DMA_PollForTransfer+0x25e>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80045a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80045a2:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80045a4:	2001      	movs	r0, #1
 80045a6:	fa00 f303 	lsl.w	r3, r0, r3
 80045aa:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 80045ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80045ae:	4303      	orrs	r3, r0
 80045b0:	63a3      	str	r3, [r4, #56]	@ 0x38
      hdma->State= HAL_DMA_STATE_READY;
 80045b2:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      __HAL_UNLOCK(hdma);
 80045b6:	2300      	movs	r3, #0
 80045b8:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 80045bc:	e6b2      	b.n	8004324 <HAL_DMA_PollForTransfer+0x1c>
 80045be:	bf00      	nop
 80045c0:	40020008 	.word	0x40020008
 80045c4:	40020080 	.word	0x40020080
 80045c8:	40020400 	.word	0x40020400
 80045cc:	40020000 	.word	0x40020000
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80045d0:	b136      	cbz	r6, 80045e0 <HAL_DMA_PollForTransfer+0x2d8>
 80045d2:	f7ff fad7 	bl	8003b84 <HAL_GetTick>
 80045d6:	eba0 0009 	sub.w	r0, r0, r9
 80045da:	42b0      	cmp	r0, r6
 80045dc:	f67f af47 	bls.w	800446e <HAL_DMA_PollForTransfer+0x166>
        SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TIMEOUT);
 80045e0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80045e2:	f043 0320 	orr.w	r3, r3, #32
 80045e6:	63a3      	str	r3, [r4, #56]	@ 0x38
        hdma->State = HAL_DMA_STATE_READY;
 80045e8:	2001      	movs	r0, #1
 80045ea:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
        __HAL_UNLOCK(hdma);
 80045ee:	2300      	movs	r3, #0
 80045f0:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 80045f4:	e696      	b.n	8004324 <HAL_DMA_PollForTransfer+0x1c>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 80045f6:	4a93      	ldr	r2, [pc, #588]	@ (8004844 <HAL_DMA_PollForTransfer+0x53c>)
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	423a      	tst	r2, r7
 80045fc:	bf0c      	ite	eq
 80045fe:	2501      	moveq	r5, #1
 8004600:	2500      	movne	r5, #0
 8004602:	e73f      	b.n	8004484 <HAL_DMA_PollForTransfer+0x17c>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004604:	f1b8 0f00 	cmp.w	r8, #0
 8004608:	f040 8091 	bne.w	800472e <HAL_DMA_PollForTransfer+0x426>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800460c:	4a8e      	ldr	r2, [pc, #568]	@ (8004848 <HAL_DMA_PollForTransfer+0x540>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d949      	bls.n	80046a6 <HAL_DMA_PollForTransfer+0x39e>
 8004612:	3a78      	subs	r2, #120	@ 0x78
 8004614:	4293      	cmp	r3, r2
 8004616:	d024      	beq.n	8004662 <HAL_DMA_PollForTransfer+0x35a>
 8004618:	3214      	adds	r2, #20
 800461a:	4293      	cmp	r3, r2
 800461c:	d02b      	beq.n	8004676 <HAL_DMA_PollForTransfer+0x36e>
 800461e:	3214      	adds	r2, #20
 8004620:	4293      	cmp	r3, r2
 8004622:	d02a      	beq.n	800467a <HAL_DMA_PollForTransfer+0x372>
 8004624:	3214      	adds	r2, #20
 8004626:	4293      	cmp	r3, r2
 8004628:	d02a      	beq.n	8004680 <HAL_DMA_PollForTransfer+0x378>
 800462a:	3214      	adds	r2, #20
 800462c:	4293      	cmp	r3, r2
 800462e:	d02a      	beq.n	8004686 <HAL_DMA_PollForTransfer+0x37e>
 8004630:	3214      	adds	r2, #20
 8004632:	4293      	cmp	r3, r2
 8004634:	d02a      	beq.n	800468c <HAL_DMA_PollForTransfer+0x384>
 8004636:	3214      	adds	r2, #20
 8004638:	4293      	cmp	r3, r2
 800463a:	d02a      	beq.n	8004692 <HAL_DMA_PollForTransfer+0x38a>
 800463c:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004640:	4293      	cmp	r3, r2
 8004642:	d029      	beq.n	8004698 <HAL_DMA_PollForTransfer+0x390>
 8004644:	3214      	adds	r2, #20
 8004646:	4293      	cmp	r3, r2
 8004648:	d028      	beq.n	800469c <HAL_DMA_PollForTransfer+0x394>
 800464a:	3214      	adds	r2, #20
 800464c:	4293      	cmp	r3, r2
 800464e:	d027      	beq.n	80046a0 <HAL_DMA_PollForTransfer+0x398>
 8004650:	3214      	adds	r2, #20
 8004652:	4293      	cmp	r3, r2
 8004654:	d002      	beq.n	800465c <HAL_DMA_PollForTransfer+0x354>
 8004656:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800465a:	e003      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 800465c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004660:	e000      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 8004662:	2302      	movs	r3, #2
 8004664:	4a79      	ldr	r2, [pc, #484]	@ (800484c <HAL_DMA_PollForTransfer+0x544>)
 8004666:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004668:	2301      	movs	r3, #1
 800466a:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  __HAL_UNLOCK(hdma);
 800466e:	2000      	movs	r0, #0
 8004670:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 8004674:	e656      	b.n	8004324 <HAL_DMA_PollForTransfer+0x1c>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004676:	2320      	movs	r3, #32
 8004678:	e7f4      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 800467a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800467e:	e7f1      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 8004680:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004684:	e7ee      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 8004686:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800468a:	e7eb      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 800468c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004690:	e7e8      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 8004692:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004696:	e7e5      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 8004698:	2302      	movs	r3, #2
 800469a:	e7e3      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 800469c:	2320      	movs	r3, #32
 800469e:	e7e1      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 80046a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046a4:	e7de      	b.n	8004664 <HAL_DMA_PollForTransfer+0x35c>
 80046a6:	4a6a      	ldr	r2, [pc, #424]	@ (8004850 <HAL_DMA_PollForTransfer+0x548>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d024      	beq.n	80046f6 <HAL_DMA_PollForTransfer+0x3ee>
 80046ac:	3214      	adds	r2, #20
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d025      	beq.n	80046fe <HAL_DMA_PollForTransfer+0x3f6>
 80046b2:	3214      	adds	r2, #20
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d024      	beq.n	8004702 <HAL_DMA_PollForTransfer+0x3fa>
 80046b8:	3214      	adds	r2, #20
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d024      	beq.n	8004708 <HAL_DMA_PollForTransfer+0x400>
 80046be:	3214      	adds	r2, #20
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d024      	beq.n	800470e <HAL_DMA_PollForTransfer+0x406>
 80046c4:	3214      	adds	r2, #20
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d024      	beq.n	8004714 <HAL_DMA_PollForTransfer+0x40c>
 80046ca:	3214      	adds	r2, #20
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d024      	beq.n	800471a <HAL_DMA_PollForTransfer+0x412>
 80046d0:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d023      	beq.n	8004720 <HAL_DMA_PollForTransfer+0x418>
 80046d8:	3214      	adds	r2, #20
 80046da:	4293      	cmp	r3, r2
 80046dc:	d022      	beq.n	8004724 <HAL_DMA_PollForTransfer+0x41c>
 80046de:	3214      	adds	r2, #20
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d021      	beq.n	8004728 <HAL_DMA_PollForTransfer+0x420>
 80046e4:	3214      	adds	r2, #20
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d002      	beq.n	80046f0 <HAL_DMA_PollForTransfer+0x3e8>
 80046ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046ee:	e003      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 80046f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046f4:	e000      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 80046f6:	2302      	movs	r3, #2
 80046f8:	4a52      	ldr	r2, [pc, #328]	@ (8004844 <HAL_DMA_PollForTransfer+0x53c>)
 80046fa:	6053      	str	r3, [r2, #4]
 80046fc:	e7b4      	b.n	8004668 <HAL_DMA_PollForTransfer+0x360>
 80046fe:	2320      	movs	r3, #32
 8004700:	e7fa      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 8004702:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004706:	e7f7      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 8004708:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800470c:	e7f4      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 800470e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004712:	e7f1      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 8004714:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004718:	e7ee      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 800471a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800471e:	e7eb      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 8004720:	2302      	movs	r3, #2
 8004722:	e7e9      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 8004724:	2320      	movs	r3, #32
 8004726:	e7e7      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
 8004728:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800472c:	e7e4      	b.n	80046f8 <HAL_DMA_PollForTransfer+0x3f0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800472e:	4a46      	ldr	r2, [pc, #280]	@ (8004848 <HAL_DMA_PollForTransfer+0x540>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d943      	bls.n	80047bc <HAL_DMA_PollForTransfer+0x4b4>
 8004734:	3a78      	subs	r2, #120	@ 0x78
 8004736:	4293      	cmp	r3, r2
 8004738:	d024      	beq.n	8004784 <HAL_DMA_PollForTransfer+0x47c>
 800473a:	3214      	adds	r2, #20
 800473c:	4293      	cmp	r3, r2
 800473e:	d025      	beq.n	800478c <HAL_DMA_PollForTransfer+0x484>
 8004740:	3214      	adds	r2, #20
 8004742:	4293      	cmp	r3, r2
 8004744:	d024      	beq.n	8004790 <HAL_DMA_PollForTransfer+0x488>
 8004746:	3214      	adds	r2, #20
 8004748:	4293      	cmp	r3, r2
 800474a:	d024      	beq.n	8004796 <HAL_DMA_PollForTransfer+0x48e>
 800474c:	3214      	adds	r2, #20
 800474e:	4293      	cmp	r3, r2
 8004750:	d024      	beq.n	800479c <HAL_DMA_PollForTransfer+0x494>
 8004752:	3214      	adds	r2, #20
 8004754:	4293      	cmp	r3, r2
 8004756:	d024      	beq.n	80047a2 <HAL_DMA_PollForTransfer+0x49a>
 8004758:	3214      	adds	r2, #20
 800475a:	4293      	cmp	r3, r2
 800475c:	d024      	beq.n	80047a8 <HAL_DMA_PollForTransfer+0x4a0>
 800475e:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004762:	4293      	cmp	r3, r2
 8004764:	d023      	beq.n	80047ae <HAL_DMA_PollForTransfer+0x4a6>
 8004766:	3214      	adds	r2, #20
 8004768:	4293      	cmp	r3, r2
 800476a:	d022      	beq.n	80047b2 <HAL_DMA_PollForTransfer+0x4aa>
 800476c:	3214      	adds	r2, #20
 800476e:	4293      	cmp	r3, r2
 8004770:	d021      	beq.n	80047b6 <HAL_DMA_PollForTransfer+0x4ae>
 8004772:	3214      	adds	r2, #20
 8004774:	4293      	cmp	r3, r2
 8004776:	d002      	beq.n	800477e <HAL_DMA_PollForTransfer+0x476>
 8004778:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800477c:	e003      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 800477e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004782:	e000      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 8004784:	2304      	movs	r3, #4
 8004786:	4a31      	ldr	r2, [pc, #196]	@ (800484c <HAL_DMA_PollForTransfer+0x544>)
 8004788:	6053      	str	r3, [r2, #4]
 800478a:	e770      	b.n	800466e <HAL_DMA_PollForTransfer+0x366>
 800478c:	2340      	movs	r3, #64	@ 0x40
 800478e:	e7fa      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 8004790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004794:	e7f7      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 8004796:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800479a:	e7f4      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 800479c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80047a0:	e7f1      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 80047a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80047a6:	e7ee      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 80047a8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80047ac:	e7eb      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 80047ae:	2304      	movs	r3, #4
 80047b0:	e7e9      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 80047b2:	2340      	movs	r3, #64	@ 0x40
 80047b4:	e7e7      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 80047b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047ba:	e7e4      	b.n	8004786 <HAL_DMA_PollForTransfer+0x47e>
 80047bc:	4a24      	ldr	r2, [pc, #144]	@ (8004850 <HAL_DMA_PollForTransfer+0x548>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d024      	beq.n	800480c <HAL_DMA_PollForTransfer+0x504>
 80047c2:	3214      	adds	r2, #20
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d025      	beq.n	8004814 <HAL_DMA_PollForTransfer+0x50c>
 80047c8:	3214      	adds	r2, #20
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d024      	beq.n	8004818 <HAL_DMA_PollForTransfer+0x510>
 80047ce:	3214      	adds	r2, #20
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d024      	beq.n	800481e <HAL_DMA_PollForTransfer+0x516>
 80047d4:	3214      	adds	r2, #20
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d024      	beq.n	8004824 <HAL_DMA_PollForTransfer+0x51c>
 80047da:	3214      	adds	r2, #20
 80047dc:	4293      	cmp	r3, r2
 80047de:	d024      	beq.n	800482a <HAL_DMA_PollForTransfer+0x522>
 80047e0:	3214      	adds	r2, #20
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d024      	beq.n	8004830 <HAL_DMA_PollForTransfer+0x528>
 80047e6:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d023      	beq.n	8004836 <HAL_DMA_PollForTransfer+0x52e>
 80047ee:	3214      	adds	r2, #20
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d022      	beq.n	800483a <HAL_DMA_PollForTransfer+0x532>
 80047f4:	3214      	adds	r2, #20
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d021      	beq.n	800483e <HAL_DMA_PollForTransfer+0x536>
 80047fa:	3214      	adds	r2, #20
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d002      	beq.n	8004806 <HAL_DMA_PollForTransfer+0x4fe>
 8004800:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004804:	e003      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 8004806:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800480a:	e000      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 800480c:	2304      	movs	r3, #4
 800480e:	4a0d      	ldr	r2, [pc, #52]	@ (8004844 <HAL_DMA_PollForTransfer+0x53c>)
 8004810:	6053      	str	r3, [r2, #4]
 8004812:	e72c      	b.n	800466e <HAL_DMA_PollForTransfer+0x366>
 8004814:	2340      	movs	r3, #64	@ 0x40
 8004816:	e7fa      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 8004818:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800481c:	e7f7      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 800481e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004822:	e7f4      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 8004824:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004828:	e7f1      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 800482a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800482e:	e7ee      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 8004830:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004834:	e7eb      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 8004836:	2304      	movs	r3, #4
 8004838:	e7e9      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 800483a:	2340      	movs	r3, #64	@ 0x40
 800483c:	e7e7      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 800483e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004842:	e7e4      	b.n	800480e <HAL_DMA_PollForTransfer+0x506>
 8004844:	40020000 	.word	0x40020000
 8004848:	40020080 	.word	0x40020080
 800484c:	40020400 	.word	0x40020400
 8004850:	40020008 	.word	0x40020008

08004854 <HAL_DMA_IRQHandler>:
{
 8004854:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004856:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004858:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800485a:	6804      	ldr	r4, [r0, #0]
 800485c:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800485e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004860:	2304      	movs	r3, #4
 8004862:	408b      	lsls	r3, r1
 8004864:	4213      	tst	r3, r2
 8004866:	f000 809b 	beq.w	80049a0 <HAL_DMA_IRQHandler+0x14c>
 800486a:	f015 0f04 	tst.w	r5, #4
 800486e:	f000 8097 	beq.w	80049a0 <HAL_DMA_IRQHandler+0x14c>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	f013 0f20 	tst.w	r3, #32
 8004878:	d103      	bne.n	8004882 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	f023 0304 	bic.w	r3, r3, #4
 8004880:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004882:	6803      	ldr	r3, [r0, #0]
 8004884:	4a9a      	ldr	r2, [pc, #616]	@ (8004af0 <HAL_DMA_IRQHandler+0x29c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d946      	bls.n	8004918 <HAL_DMA_IRQHandler+0xc4>
 800488a:	3a78      	subs	r2, #120	@ 0x78
 800488c:	4293      	cmp	r3, r2
 800488e:	d024      	beq.n	80048da <HAL_DMA_IRQHandler+0x86>
 8004890:	3214      	adds	r2, #20
 8004892:	4293      	cmp	r3, r2
 8004894:	d028      	beq.n	80048e8 <HAL_DMA_IRQHandler+0x94>
 8004896:	3214      	adds	r2, #20
 8004898:	4293      	cmp	r3, r2
 800489a:	d027      	beq.n	80048ec <HAL_DMA_IRQHandler+0x98>
 800489c:	3214      	adds	r2, #20
 800489e:	4293      	cmp	r3, r2
 80048a0:	d027      	beq.n	80048f2 <HAL_DMA_IRQHandler+0x9e>
 80048a2:	3214      	adds	r2, #20
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d027      	beq.n	80048f8 <HAL_DMA_IRQHandler+0xa4>
 80048a8:	3214      	adds	r2, #20
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d027      	beq.n	80048fe <HAL_DMA_IRQHandler+0xaa>
 80048ae:	3214      	adds	r2, #20
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d027      	beq.n	8004904 <HAL_DMA_IRQHandler+0xb0>
 80048b4:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d026      	beq.n	800490a <HAL_DMA_IRQHandler+0xb6>
 80048bc:	3214      	adds	r2, #20
 80048be:	4293      	cmp	r3, r2
 80048c0:	d025      	beq.n	800490e <HAL_DMA_IRQHandler+0xba>
 80048c2:	3214      	adds	r2, #20
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d024      	beq.n	8004912 <HAL_DMA_IRQHandler+0xbe>
 80048c8:	3214      	adds	r2, #20
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d002      	beq.n	80048d4 <HAL_DMA_IRQHandler+0x80>
 80048ce:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80048d2:	e003      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 80048d4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80048d8:	e000      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 80048da:	2204      	movs	r2, #4
 80048dc:	4b85      	ldr	r3, [pc, #532]	@ (8004af4 <HAL_DMA_IRQHandler+0x2a0>)
 80048de:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80048e0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80048e2:	b103      	cbz	r3, 80048e6 <HAL_DMA_IRQHandler+0x92>
      hdma->XferHalfCpltCallback(hdma);
 80048e4:	4798      	blx	r3
}
 80048e6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80048e8:	2240      	movs	r2, #64	@ 0x40
 80048ea:	e7f7      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 80048ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048f0:	e7f4      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 80048f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80048f6:	e7f1      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 80048f8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80048fc:	e7ee      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 80048fe:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004902:	e7eb      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 8004904:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004908:	e7e8      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 800490a:	2204      	movs	r2, #4
 800490c:	e7e6      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 800490e:	2240      	movs	r2, #64	@ 0x40
 8004910:	e7e4      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 8004912:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004916:	e7e1      	b.n	80048dc <HAL_DMA_IRQHandler+0x88>
 8004918:	4a77      	ldr	r2, [pc, #476]	@ (8004af8 <HAL_DMA_IRQHandler+0x2a4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d024      	beq.n	8004968 <HAL_DMA_IRQHandler+0x114>
 800491e:	3214      	adds	r2, #20
 8004920:	4293      	cmp	r3, r2
 8004922:	d025      	beq.n	8004970 <HAL_DMA_IRQHandler+0x11c>
 8004924:	3214      	adds	r2, #20
 8004926:	4293      	cmp	r3, r2
 8004928:	d024      	beq.n	8004974 <HAL_DMA_IRQHandler+0x120>
 800492a:	3214      	adds	r2, #20
 800492c:	4293      	cmp	r3, r2
 800492e:	d024      	beq.n	800497a <HAL_DMA_IRQHandler+0x126>
 8004930:	3214      	adds	r2, #20
 8004932:	4293      	cmp	r3, r2
 8004934:	d024      	beq.n	8004980 <HAL_DMA_IRQHandler+0x12c>
 8004936:	3214      	adds	r2, #20
 8004938:	4293      	cmp	r3, r2
 800493a:	d024      	beq.n	8004986 <HAL_DMA_IRQHandler+0x132>
 800493c:	3214      	adds	r2, #20
 800493e:	4293      	cmp	r3, r2
 8004940:	d024      	beq.n	800498c <HAL_DMA_IRQHandler+0x138>
 8004942:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004946:	4293      	cmp	r3, r2
 8004948:	d023      	beq.n	8004992 <HAL_DMA_IRQHandler+0x13e>
 800494a:	3214      	adds	r2, #20
 800494c:	4293      	cmp	r3, r2
 800494e:	d022      	beq.n	8004996 <HAL_DMA_IRQHandler+0x142>
 8004950:	3214      	adds	r2, #20
 8004952:	4293      	cmp	r3, r2
 8004954:	d021      	beq.n	800499a <HAL_DMA_IRQHandler+0x146>
 8004956:	3214      	adds	r2, #20
 8004958:	4293      	cmp	r3, r2
 800495a:	d002      	beq.n	8004962 <HAL_DMA_IRQHandler+0x10e>
 800495c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004960:	e003      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004962:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004966:	e000      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004968:	2204      	movs	r2, #4
 800496a:	4b64      	ldr	r3, [pc, #400]	@ (8004afc <HAL_DMA_IRQHandler+0x2a8>)
 800496c:	605a      	str	r2, [r3, #4]
 800496e:	e7b7      	b.n	80048e0 <HAL_DMA_IRQHandler+0x8c>
 8004970:	2240      	movs	r2, #64	@ 0x40
 8004972:	e7fa      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004974:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004978:	e7f7      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 800497a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800497e:	e7f4      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004980:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004984:	e7f1      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004986:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800498a:	e7ee      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 800498c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004990:	e7eb      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004992:	2204      	movs	r2, #4
 8004994:	e7e9      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 8004996:	2240      	movs	r2, #64	@ 0x40
 8004998:	e7e7      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
 800499a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800499e:	e7e4      	b.n	800496a <HAL_DMA_IRQHandler+0x116>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80049a0:	2302      	movs	r3, #2
 80049a2:	408b      	lsls	r3, r1
 80049a4:	4213      	tst	r3, r2
 80049a6:	f000 80ab 	beq.w	8004b00 <HAL_DMA_IRQHandler+0x2ac>
 80049aa:	f015 0f02 	tst.w	r5, #2
 80049ae:	f000 80a7 	beq.w	8004b00 <HAL_DMA_IRQHandler+0x2ac>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	f013 0f20 	tst.w	r3, #32
 80049b8:	d106      	bne.n	80049c8 <HAL_DMA_IRQHandler+0x174>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80049ba:	6823      	ldr	r3, [r4, #0]
 80049bc:	f023 030a 	bic.w	r3, r3, #10
 80049c0:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80049c8:	6803      	ldr	r3, [r0, #0]
 80049ca:	4a49      	ldr	r2, [pc, #292]	@ (8004af0 <HAL_DMA_IRQHandler+0x29c>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d94b      	bls.n	8004a68 <HAL_DMA_IRQHandler+0x214>
 80049d0:	3a78      	subs	r2, #120	@ 0x78
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d024      	beq.n	8004a20 <HAL_DMA_IRQHandler+0x1cc>
 80049d6:	3214      	adds	r2, #20
 80049d8:	4293      	cmp	r3, r2
 80049da:	d02d      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x1e4>
 80049dc:	3214      	adds	r2, #20
 80049de:	4293      	cmp	r3, r2
 80049e0:	d02c      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x1e8>
 80049e2:	3214      	adds	r2, #20
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d02c      	beq.n	8004a42 <HAL_DMA_IRQHandler+0x1ee>
 80049e8:	3214      	adds	r2, #20
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d02c      	beq.n	8004a48 <HAL_DMA_IRQHandler+0x1f4>
 80049ee:	3214      	adds	r2, #20
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d02c      	beq.n	8004a4e <HAL_DMA_IRQHandler+0x1fa>
 80049f4:	3214      	adds	r2, #20
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d02c      	beq.n	8004a54 <HAL_DMA_IRQHandler+0x200>
 80049fa:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d02b      	beq.n	8004a5a <HAL_DMA_IRQHandler+0x206>
 8004a02:	3214      	adds	r2, #20
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d02a      	beq.n	8004a5e <HAL_DMA_IRQHandler+0x20a>
 8004a08:	3214      	adds	r2, #20
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d029      	beq.n	8004a62 <HAL_DMA_IRQHandler+0x20e>
 8004a0e:	3214      	adds	r2, #20
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d002      	beq.n	8004a1a <HAL_DMA_IRQHandler+0x1c6>
 8004a14:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a18:	e003      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a1e:	e000      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a20:	2202      	movs	r2, #2
 8004a22:	4b34      	ldr	r3, [pc, #208]	@ (8004af4 <HAL_DMA_IRQHandler+0x2a0>)
 8004a24:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8004a26:	2300      	movs	r3, #0
 8004a28:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8004a2c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f43f af59 	beq.w	80048e6 <HAL_DMA_IRQHandler+0x92>
      hdma->XferCpltCallback(hdma);
 8004a34:	4798      	blx	r3
 8004a36:	e756      	b.n	80048e6 <HAL_DMA_IRQHandler+0x92>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004a38:	2220      	movs	r2, #32
 8004a3a:	e7f2      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a40:	e7ef      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a46:	e7ec      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a4c:	e7e9      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a4e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004a52:	e7e6      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004a58:	e7e3      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	e7e1      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a5e:	2220      	movs	r2, #32
 8004a60:	e7df      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a66:	e7dc      	b.n	8004a22 <HAL_DMA_IRQHandler+0x1ce>
 8004a68:	4a23      	ldr	r2, [pc, #140]	@ (8004af8 <HAL_DMA_IRQHandler+0x2a4>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d024      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x264>
 8004a6e:	3214      	adds	r2, #20
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d025      	beq.n	8004ac0 <HAL_DMA_IRQHandler+0x26c>
 8004a74:	3214      	adds	r2, #20
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d024      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x270>
 8004a7a:	3214      	adds	r2, #20
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d024      	beq.n	8004aca <HAL_DMA_IRQHandler+0x276>
 8004a80:	3214      	adds	r2, #20
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d024      	beq.n	8004ad0 <HAL_DMA_IRQHandler+0x27c>
 8004a86:	3214      	adds	r2, #20
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d024      	beq.n	8004ad6 <HAL_DMA_IRQHandler+0x282>
 8004a8c:	3214      	adds	r2, #20
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d024      	beq.n	8004adc <HAL_DMA_IRQHandler+0x288>
 8004a92:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d023      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x28e>
 8004a9a:	3214      	adds	r2, #20
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d022      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0x292>
 8004aa0:	3214      	adds	r2, #20
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d021      	beq.n	8004aea <HAL_DMA_IRQHandler+0x296>
 8004aa6:	3214      	adds	r2, #20
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d002      	beq.n	8004ab2 <HAL_DMA_IRQHandler+0x25e>
 8004aac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ab0:	e003      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ab2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ab6:	e000      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ab8:	2202      	movs	r2, #2
 8004aba:	4b10      	ldr	r3, [pc, #64]	@ (8004afc <HAL_DMA_IRQHandler+0x2a8>)
 8004abc:	605a      	str	r2, [r3, #4]
 8004abe:	e7b2      	b.n	8004a26 <HAL_DMA_IRQHandler+0x1d2>
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	e7fa      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ac4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ac8:	e7f7      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004aca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ace:	e7f4      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ad0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ad4:	e7f1      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ad6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004ada:	e7ee      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004adc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004ae0:	e7eb      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	e7e9      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	e7e7      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004aea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004aee:	e7e4      	b.n	8004aba <HAL_DMA_IRQHandler+0x266>
 8004af0:	40020080 	.word	0x40020080
 8004af4:	40020400 	.word	0x40020400
 8004af8:	40020008 	.word	0x40020008
 8004afc:	40020000 	.word	0x40020000
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004b00:	2308      	movs	r3, #8
 8004b02:	408b      	lsls	r3, r1
 8004b04:	4213      	tst	r3, r2
 8004b06:	f43f aeee 	beq.w	80048e6 <HAL_DMA_IRQHandler+0x92>
 8004b0a:	f015 0f08 	tst.w	r5, #8
 8004b0e:	f43f aeea 	beq.w	80048e6 <HAL_DMA_IRQHandler+0x92>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	f023 030e 	bic.w	r3, r3, #14
 8004b18:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b1a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004b1c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004b1e:	2301      	movs	r3, #1
 8004b20:	fa03 f202 	lsl.w	r2, r3, r2
 8004b24:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b26:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8004b28:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8004b32:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f43f aed6 	beq.w	80048e6 <HAL_DMA_IRQHandler+0x92>
      hdma->XferErrorCallback(hdma);
 8004b3a:	4798      	blx	r3
  return;
 8004b3c:	e6d3      	b.n	80048e6 <HAL_DMA_IRQHandler+0x92>
 8004b3e:	bf00      	nop

08004b40 <HAL_DMA_RegisterCallback>:
{
 8004b40:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8004b42:	f890 0020 	ldrb.w	r0, [r0, #32]
 8004b46:	2801      	cmp	r0, #1
 8004b48:	d01e      	beq.n	8004b88 <HAL_DMA_RegisterCallback+0x48>
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b50:	f893 0021 	ldrb.w	r0, [r3, #33]	@ 0x21
 8004b54:	b2c0      	uxtb	r0, r0
 8004b56:	2801      	cmp	r0, #1
 8004b58:	d004      	beq.n	8004b64 <HAL_DMA_RegisterCallback+0x24>
    status = HAL_ERROR;
 8004b5a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 8004b62:	4770      	bx	lr
    switch (CallbackID)
 8004b64:	2903      	cmp	r1, #3
 8004b66:	d8f9      	bhi.n	8004b5c <HAL_DMA_RegisterCallback+0x1c>
 8004b68:	e8df f001 	tbb	[pc, r1]
 8004b6c:	0b080502 	.word	0x0b080502
      hdma->XferCpltCallback = pCallback;
 8004b70:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_StatusTypeDef status = HAL_OK;
 8004b72:	4608      	mov	r0, r1
      break;
 8004b74:	e7f2      	b.n	8004b5c <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = pCallback;
 8004b76:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8004b78:	2000      	movs	r0, #0
      break;         
 8004b7a:	e7ef      	b.n	8004b5c <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferErrorCallback = pCallback;
 8004b7c:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8004b7e:	2000      	movs	r0, #0
      break;         
 8004b80:	e7ec      	b.n	8004b5c <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferAbortCallback = pCallback;
 8004b82:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8004b84:	2000      	movs	r0, #0
      break; 
 8004b86:	e7e9      	b.n	8004b5c <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8004b88:	2002      	movs	r0, #2
}
 8004b8a:	4770      	bx	lr

08004b8c <HAL_DMA_UnRegisterCallback>:
{
 8004b8c:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8004b8e:	f890 2020 	ldrb.w	r2, [r0, #32]
 8004b92:	2a01      	cmp	r2, #1
 8004b94:	d026      	beq.n	8004be4 <HAL_DMA_UnRegisterCallback+0x58>
 8004b96:	2201      	movs	r2, #1
 8004b98:	f880 2020 	strb.w	r2, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b9c:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
 8004ba0:	b2c0      	uxtb	r0, r0
 8004ba2:	4290      	cmp	r0, r2
 8004ba4:	d004      	beq.n	8004bb0 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 8004ba6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 8004bae:	4770      	bx	lr
    switch (CallbackID)
 8004bb0:	2904      	cmp	r1, #4
 8004bb2:	d8f9      	bhi.n	8004ba8 <HAL_DMA_UnRegisterCallback+0x1c>
 8004bb4:	e8df f001 	tbb	[pc, r1]
 8004bb8:	0d0a0703 	.word	0x0d0a0703
 8004bbc:	10          	.byte	0x10
 8004bbd:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_StatusTypeDef status = HAL_OK;
 8004bc2:	4608      	mov	r0, r1
      break;
 8004bc4:	e7f0      	b.n	8004ba8 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = NULL;
 8004bc6:	2000      	movs	r0, #0
 8004bc8:	62d8      	str	r0, [r3, #44]	@ 0x2c
      break;         
 8004bca:	e7ed      	b.n	8004ba8 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferErrorCallback = NULL;
 8004bcc:	2000      	movs	r0, #0
 8004bce:	6318      	str	r0, [r3, #48]	@ 0x30
      break;         
 8004bd0:	e7ea      	b.n	8004ba8 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferAbortCallback = NULL;
 8004bd2:	2000      	movs	r0, #0
 8004bd4:	6358      	str	r0, [r3, #52]	@ 0x34
      break; 
 8004bd6:	e7e7      	b.n	8004ba8 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferCpltCallback = NULL;
 8004bd8:	2000      	movs	r0, #0
 8004bda:	6298      	str	r0, [r3, #40]	@ 0x28
      hdma->XferHalfCpltCallback = NULL;
 8004bdc:	62d8      	str	r0, [r3, #44]	@ 0x2c
      hdma->XferErrorCallback = NULL;
 8004bde:	6318      	str	r0, [r3, #48]	@ 0x30
      hdma->XferAbortCallback = NULL;
 8004be0:	6358      	str	r0, [r3, #52]	@ 0x34
      break; 
 8004be2:	e7e1      	b.n	8004ba8 <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8004be4:	2002      	movs	r0, #2
}
 8004be6:	4770      	bx	lr

08004be8 <HAL_DMA_GetState>:
  return hdma->State;
 8004be8:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
}
 8004bec:	4770      	bx	lr

08004bee <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8004bee:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 8004bf0:	4770      	bx	lr
	...

08004bf4 <HAL_EXTI_SetConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	d060      	beq.n	8004cba <HAL_EXTI_SetConfigLine+0xc6>
 8004bf8:	2900      	cmp	r1, #0
 8004bfa:	d060      	beq.n	8004cbe <HAL_EXTI_SetConfigLine+0xca>
{
 8004bfc:	b470      	push	{r4, r5, r6}
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8004bfe:	680b      	ldr	r3, [r1, #0]
 8004c00:	6003      	str	r3, [r0, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8004c02:	f003 021f 	and.w	r2, r3, #31
  maskline = (1uL << linepos);
 8004c06:	2001      	movs	r0, #1
 8004c08:	4090      	lsls	r0, r2

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8004c0a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004c0e:	d015      	beq.n	8004c3c <HAL_EXTI_SetConfigLine+0x48>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 8004c10:	688c      	ldr	r4, [r1, #8]
 8004c12:	f014 0f01 	tst.w	r4, #1
 8004c16:	d024      	beq.n	8004c62 <HAL_EXTI_SetConfigLine+0x6e>
    {
      EXTI->RTSR |= maskline;
 8004c18:	4d2a      	ldr	r5, [pc, #168]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004c1a:	68ac      	ldr	r4, [r5, #8]
 8004c1c:	4304      	orrs	r4, r0
 8004c1e:	60ac      	str	r4, [r5, #8]
      EXTI->RTSR &= ~maskline;
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8004c20:	688c      	ldr	r4, [r1, #8]
 8004c22:	f014 0f02 	tst.w	r4, #2
 8004c26:	d022      	beq.n	8004c6e <HAL_EXTI_SetConfigLine+0x7a>
    {
      EXTI->FTSR |= maskline;
 8004c28:	4d26      	ldr	r5, [pc, #152]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004c2a:	68ec      	ldr	r4, [r5, #12]
 8004c2c:	4304      	orrs	r4, r0
 8004c2e:	60ec      	str	r4, [r5, #12]
      EXTI->FTSR &= ~maskline;
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004c30:	680c      	ldr	r4, [r1, #0]
 8004c32:	f004 6cc0 	and.w	ip, r4, #100663296	@ 0x6000000
 8004c36:	f1bc 6fc0 	cmp.w	ip, #100663296	@ 0x6000000
 8004c3a:	d01e      	beq.n	8004c7a <HAL_EXTI_SetConfigLine+0x86>
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8004c3c:	684b      	ldr	r3, [r1, #4]
 8004c3e:	f013 0f01 	tst.w	r3, #1
 8004c42:	d02d      	beq.n	8004ca0 <HAL_EXTI_SetConfigLine+0xac>
  {
    EXTI->IMR |= maskline;
 8004c44:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004c46:	6813      	ldr	r3, [r2, #0]
 8004c48:	4303      	orrs	r3, r0
 8004c4a:	6013      	str	r3, [r2, #0]
    EXTI->IMR &= ~maskline;
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 8004c4c:	684b      	ldr	r3, [r1, #4]
 8004c4e:	f013 0f02 	tst.w	r3, #2
 8004c52:	d02b      	beq.n	8004cac <HAL_EXTI_SetConfigLine+0xb8>
  {
    EXTI->EMR |= maskline;
 8004c54:	4a1b      	ldr	r2, [pc, #108]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004c56:	6853      	ldr	r3, [r2, #4]
 8004c58:	4303      	orrs	r3, r0
 8004c5a:	6053      	str	r3, [r2, #4]
  else
  {
    EXTI->EMR &= ~maskline;
  }

  return HAL_OK;
 8004c5c:	2000      	movs	r0, #0
}
 8004c5e:	bc70      	pop	{r4, r5, r6}
 8004c60:	4770      	bx	lr
      EXTI->RTSR &= ~maskline;
 8004c62:	4d18      	ldr	r5, [pc, #96]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004c64:	68ac      	ldr	r4, [r5, #8]
 8004c66:	ea24 0400 	bic.w	r4, r4, r0
 8004c6a:	60ac      	str	r4, [r5, #8]
 8004c6c:	e7d8      	b.n	8004c20 <HAL_EXTI_SetConfigLine+0x2c>
      EXTI->FTSR &= ~maskline;
 8004c6e:	4d15      	ldr	r5, [pc, #84]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004c70:	68ec      	ldr	r4, [r5, #12]
 8004c72:	ea24 0400 	bic.w	r4, r4, r0
 8004c76:	60ec      	str	r4, [r5, #12]
 8004c78:	e7da      	b.n	8004c30 <HAL_EXTI_SetConfigLine+0x3c>
      regval = AFIO->EXTICR[linepos >> 2u];
 8004c7a:	0892      	lsrs	r2, r2, #2
 8004c7c:	4e12      	ldr	r6, [pc, #72]	@ (8004cc8 <HAL_EXTI_SetConfigLine+0xd4>)
 8004c7e:	3202      	adds	r2, #2
 8004c80:	f856 4022 	ldr.w	r4, [r6, r2, lsl #2]
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8004c84:	f003 0303 	and.w	r3, r3, #3
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	250f      	movs	r5, #15
 8004c8c:	409d      	lsls	r5, r3
 8004c8e:	ea24 0405 	bic.w	r4, r4, r5
      regval |= (pExtiConfig->GPIOSel << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8004c92:	68cd      	ldr	r5, [r1, #12]
 8004c94:	fa05 f303 	lsl.w	r3, r5, r3
 8004c98:	4323      	orrs	r3, r4
      AFIO->EXTICR[linepos >> 2u] = regval;
 8004c9a:	f846 3022 	str.w	r3, [r6, r2, lsl #2]
 8004c9e:	e7cd      	b.n	8004c3c <HAL_EXTI_SetConfigLine+0x48>
    EXTI->IMR &= ~maskline;
 8004ca0:	4a08      	ldr	r2, [pc, #32]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004ca2:	6813      	ldr	r3, [r2, #0]
 8004ca4:	ea23 0300 	bic.w	r3, r3, r0
 8004ca8:	6013      	str	r3, [r2, #0]
 8004caa:	e7cf      	b.n	8004c4c <HAL_EXTI_SetConfigLine+0x58>
    EXTI->EMR &= ~maskline;
 8004cac:	4a05      	ldr	r2, [pc, #20]	@ (8004cc4 <HAL_EXTI_SetConfigLine+0xd0>)
 8004cae:	6853      	ldr	r3, [r2, #4]
 8004cb0:	ea23 0300 	bic.w	r3, r3, r0
 8004cb4:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8004cb6:	2000      	movs	r0, #0
 8004cb8:	e7d1      	b.n	8004c5e <HAL_EXTI_SetConfigLine+0x6a>
    return HAL_ERROR;
 8004cba:	2001      	movs	r0, #1
 8004cbc:	4770      	bx	lr
 8004cbe:	2001      	movs	r0, #1
}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	40010400 	.word	0x40010400
 8004cc8:	40010000 	.word	0x40010000

08004ccc <HAL_EXTI_GetConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	d048      	beq.n	8004d62 <HAL_EXTI_GetConfigLine+0x96>
 8004cd0:	2900      	cmp	r1, #0
 8004cd2:	d048      	beq.n	8004d66 <HAL_EXTI_GetConfigLine+0x9a>
{
 8004cd4:	b410      	push	{r4}

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 8004cd6:	6804      	ldr	r4, [r0, #0]
 8004cd8:	600c      	str	r4, [r1, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8004cda:	f004 0c1f 	and.w	ip, r4, #31
  maskline = (1uL << linepos);
 8004cde:	2301      	movs	r3, #1
 8004ce0:	fa03 f30c 	lsl.w	r3, r3, ip

  /* 1] Get core mode : interrupt */

  /* Check if selected line is enable */
  if ((EXTI->IMR & maskline) != 0x00u)
 8004ce4:	4822      	ldr	r0, [pc, #136]	@ (8004d70 <HAL_EXTI_GetConfigLine+0xa4>)
 8004ce6:	6800      	ldr	r0, [r0, #0]
 8004ce8:	4218      	tst	r0, r3
 8004cea:	d027      	beq.n	8004d3c <HAL_EXTI_GetConfigLine+0x70>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 8004cec:	2201      	movs	r2, #1
 8004cee:	604a      	str	r2, [r1, #4]
    pExtiConfig->Mode = EXTI_MODE_NONE;
  }

  /* Get event mode */
  /* Check if selected line is enable */
  if ((EXTI->EMR & maskline) != 0x00u)
 8004cf0:	481f      	ldr	r0, [pc, #124]	@ (8004d70 <HAL_EXTI_GetConfigLine+0xa4>)
 8004cf2:	6840      	ldr	r0, [r0, #4]
 8004cf4:	4218      	tst	r0, r3
 8004cf6:	d003      	beq.n	8004d00 <HAL_EXTI_GetConfigLine+0x34>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 8004cf8:	6848      	ldr	r0, [r1, #4]
 8004cfa:	f040 0002 	orr.w	r0, r0, #2
 8004cfe:	6048      	str	r0, [r1, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 8004d00:	2200      	movs	r2, #0
 8004d02:	608a      	str	r2, [r1, #8]
  pExtiConfig->GPIOSel = 0x00u;
 8004d04:	60ca      	str	r2, [r1, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8004d06:	f014 7f00 	tst.w	r4, #33554432	@ 0x2000000
 8004d0a:	d02e      	beq.n	8004d6a <HAL_EXTI_GetConfigLine+0x9e>
  {
    /* Check if configuration of selected line is enable */
    if ((EXTI->RTSR & maskline) != 0x00u)
 8004d0c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004d10:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 8004d14:	6892      	ldr	r2, [r2, #8]
 8004d16:	421a      	tst	r2, r3
 8004d18:	d001      	beq.n	8004d1e <HAL_EXTI_GetConfigLine+0x52>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	608a      	str	r2, [r1, #8]
    }

    /* Get falling configuration */
    /* Check if configuration of selected line is enable */
    if ((EXTI->FTSR & maskline) != 0x00u)
 8004d1e:	4a14      	ldr	r2, [pc, #80]	@ (8004d70 <HAL_EXTI_GetConfigLine+0xa4>)
 8004d20:	68d2      	ldr	r2, [r2, #12]
 8004d22:	421a      	tst	r2, r3
 8004d24:	d003      	beq.n	8004d2e <HAL_EXTI_GetConfigLine+0x62>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 8004d26:	688b      	ldr	r3, [r1, #8]
 8004d28:	f043 0302 	orr.w	r3, r3, #2
 8004d2c:	608b      	str	r3, [r1, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004d2e:	f004 63c0 	and.w	r3, r4, #100663296	@ 0x6000000
 8004d32:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004d36:	d004      	beq.n	8004d42 <HAL_EXTI_GetConfigLine+0x76>
      regval = AFIO->EXTICR[linepos >> 2u];
      pExtiConfig->GPIOSel = (regval >> (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & AFIO_EXTICR1_EXTI0;
    }
  }

  return HAL_OK;
 8004d38:	2000      	movs	r0, #0
 8004d3a:	e017      	b.n	8004d6c <HAL_EXTI_GetConfigLine+0xa0>
    pExtiConfig->Mode = EXTI_MODE_NONE;
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	604a      	str	r2, [r1, #4]
 8004d40:	e7d6      	b.n	8004cf0 <HAL_EXTI_GetConfigLine+0x24>
      regval = AFIO->EXTICR[linepos >> 2u];
 8004d42:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8004d46:	3202      	adds	r2, #2
 8004d48:	4b0a      	ldr	r3, [pc, #40]	@ (8004d74 <HAL_EXTI_GetConfigLine+0xa8>)
 8004d4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
      pExtiConfig->GPIOSel = (regval >> (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & AFIO_EXTICR1_EXTI0;
 8004d4e:	f004 0303 	and.w	r3, r4, #3
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	fa22 f303 	lsr.w	r3, r2, r3
 8004d58:	f003 030f 	and.w	r3, r3, #15
 8004d5c:	60cb      	str	r3, [r1, #12]
  return HAL_OK;
 8004d5e:	2000      	movs	r0, #0
 8004d60:	e004      	b.n	8004d6c <HAL_EXTI_GetConfigLine+0xa0>
    return HAL_ERROR;
 8004d62:	2001      	movs	r0, #1
 8004d64:	4770      	bx	lr
 8004d66:	2001      	movs	r0, #1
}
 8004d68:	4770      	bx	lr
  return HAL_OK;
 8004d6a:	2000      	movs	r0, #0
}
 8004d6c:	bc10      	pop	{r4}
 8004d6e:	4770      	bx	lr
 8004d70:	40010400 	.word	0x40010400
 8004d74:	40010000 	.word	0x40010000

08004d78 <HAL_EXTI_ClearConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	d037      	beq.n	8004dec <HAL_EXTI_ClearConfigLine+0x74>
{
 8004d7c:	b510      	push	{r4, lr}
 8004d7e:	4684      	mov	ip, r0

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8004d80:	6804      	ldr	r4, [r0, #0]
 8004d82:	f004 001f 	and.w	r0, r4, #31
  maskline = (1uL << linepos);
 8004d86:	2301      	movs	r3, #1
 8004d88:	4083      	lsls	r3, r0

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 8004d8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004df4 <HAL_EXTI_ClearConfigLine+0x7c>)
 8004d8c:	6811      	ldr	r1, [r2, #0]
 8004d8e:	ea6f 0e03 	mvn.w	lr, r3
 8004d92:	ea21 0103 	bic.w	r1, r1, r3
 8004d96:	6011      	str	r1, [r2, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 8004d98:	6851      	ldr	r1, [r2, #4]
 8004d9a:	ea21 0303 	bic.w	r3, r1, r3
 8004d9e:	6053      	str	r3, [r2, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 8004da0:	f8dc 3000 	ldr.w	r3, [ip]
 8004da4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004da8:	d022      	beq.n	8004df0 <HAL_EXTI_ClearConfigLine+0x78>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 8004daa:	6893      	ldr	r3, [r2, #8]
 8004dac:	ea0e 0303 	and.w	r3, lr, r3
 8004db0:	6093      	str	r3, [r2, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 8004db2:	68d3      	ldr	r3, [r2, #12]
 8004db4:	ea0e 0303 	and.w	r3, lr, r3
 8004db8:	60d3      	str	r3, [r2, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 8004dba:	f8dc 3000 	ldr.w	r3, [ip]
 8004dbe:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004dc2:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004dc6:	d001      	beq.n	8004dcc <HAL_EXTI_ClearConfigLine+0x54>
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
      AFIO->EXTICR[linepos >> 2u] = regval;
    }
  }

  return HAL_OK;
 8004dc8:	2000      	movs	r0, #0
 8004dca:	e012      	b.n	8004df2 <HAL_EXTI_ClearConfigLine+0x7a>
      regval = AFIO->EXTICR[linepos >> 2u];
 8004dcc:	0880      	lsrs	r0, r0, #2
 8004dce:	490a      	ldr	r1, [pc, #40]	@ (8004df8 <HAL_EXTI_ClearConfigLine+0x80>)
 8004dd0:	3002      	adds	r0, #2
 8004dd2:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8004dd6:	f004 0403 	and.w	r4, r4, #3
 8004dda:	00a4      	lsls	r4, r4, #2
 8004ddc:	220f      	movs	r2, #15
 8004dde:	40a2      	lsls	r2, r4
 8004de0:	ea23 0302 	bic.w	r3, r3, r2
      AFIO->EXTICR[linepos >> 2u] = regval;
 8004de4:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  return HAL_OK;
 8004de8:	2000      	movs	r0, #0
 8004dea:	e002      	b.n	8004df2 <HAL_EXTI_ClearConfigLine+0x7a>
    return HAL_ERROR;
 8004dec:	2001      	movs	r0, #1
}
 8004dee:	4770      	bx	lr
  return HAL_OK;
 8004df0:	2000      	movs	r0, #0
}
 8004df2:	bd10      	pop	{r4, pc}
 8004df4:	40010400 	.word	0x40010400
 8004df8:	40010000 	.word	0x40010000

08004dfc <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004dfc:	4603      	mov	r3, r0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8004dfe:	4608      	mov	r0, r1
 8004e00:	b909      	cbnz	r1, 8004e06 <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004e02:	605a      	str	r2, [r3, #4]
      break;
 8004e04:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8004e06:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8004e08:	4770      	bx	lr

08004e0a <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004e0a:	b110      	cbz	r0, 8004e12 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004e0c:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 8004e0e:	2000      	movs	r0, #0
 8004e10:	4770      	bx	lr
    return HAL_ERROR;
 8004e12:	2001      	movs	r0, #1
  }
}
 8004e14:	4770      	bx	lr
	...

08004e18 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004e18:	b508      	push	{r3, lr}
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004e1a:	6803      	ldr	r3, [r0, #0]
 8004e1c:	f003 021f 	and.w	r2, r3, #31
 8004e20:	2301      	movs	r3, #1
 8004e22:	4093      	lsls	r3, r2

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8004e24:	4a04      	ldr	r2, [pc, #16]	@ (8004e38 <HAL_EXTI_IRQHandler+0x20>)
 8004e26:	6952      	ldr	r2, [r2, #20]
  if (regval != 0x00u)
 8004e28:	421a      	tst	r2, r3
 8004e2a:	d004      	beq.n	8004e36 <HAL_EXTI_IRQHandler+0x1e>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8004e2c:	4a02      	ldr	r2, [pc, #8]	@ (8004e38 <HAL_EXTI_IRQHandler+0x20>)
 8004e2e:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004e30:	6843      	ldr	r3, [r0, #4]
 8004e32:	b103      	cbz	r3, 8004e36 <HAL_EXTI_IRQHandler+0x1e>
    {
      hexti->PendingCallback();
 8004e34:	4798      	blx	r3
    }
  }
}
 8004e36:	bd08      	pop	{r3, pc}
 8004e38:	40010400 	.word	0x40010400

08004e3c <HAL_EXTI_GetPending>:

  /* Prevent unused argument compilation warning */
  UNUSED(Edge);

  /* Compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8004e3c:	6803      	ldr	r3, [r0, #0]
 8004e3e:	f003 031f 	and.w	r3, r3, #31
  maskline = (1uL << linepos);
 8004e42:	2201      	movs	r2, #1
 8004e44:	409a      	lsls	r2, r3

  /* return 1 if bit is set else 0 */
  regval = ((EXTI->PR & maskline) >> linepos);
 8004e46:	4902      	ldr	r1, [pc, #8]	@ (8004e50 <HAL_EXTI_GetPending+0x14>)
 8004e48:	6948      	ldr	r0, [r1, #20]
 8004e4a:	4010      	ands	r0, r2
  return regval;
}
 8004e4c:	40d8      	lsrs	r0, r3
 8004e4e:	4770      	bx	lr
 8004e50:	40010400 	.word	0x40010400

08004e54 <HAL_EXTI_ClearPending>:

  /* Prevent unused argument compilation warning */
  UNUSED(Edge);

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004e54:	6802      	ldr	r2, [r0, #0]
 8004e56:	f002 021f 	and.w	r2, r2, #31
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4093      	lsls	r3, r2

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8004e5e:	4a01      	ldr	r2, [pc, #4]	@ (8004e64 <HAL_EXTI_ClearPending+0x10>)
 8004e60:	6153      	str	r3, [r2, #20]
}
 8004e62:	4770      	bx	lr
 8004e64:	40010400 	.word	0x40010400

08004e68 <HAL_EXTI_GenerateSWI>:
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004e68:	6802      	ldr	r2, [r0, #0]
 8004e6a:	f002 021f 	and.w	r2, r2, #31
 8004e6e:	2301      	movs	r3, #1
 8004e70:	4093      	lsls	r3, r2

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 8004e72:	4a01      	ldr	r2, [pc, #4]	@ (8004e78 <HAL_EXTI_GenerateSWI+0x10>)
 8004e74:	6113      	str	r3, [r2, #16]
}
 8004e76:	4770      	bx	lr
 8004e78:	40010400 	.word	0x40010400

08004e7c <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e7c:	4b04      	ldr	r3, [pc, #16]	@ (8004e90 <FLASH_Program_HalfWord+0x14>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004e82:	4a04      	ldr	r2, [pc, #16]	@ (8004e94 <FLASH_Program_HalfWord+0x18>)
 8004e84:	6913      	ldr	r3, [r2, #16]
 8004e86:	f043 0301 	orr.w	r3, r3, #1
 8004e8a:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8004e8c:	8001      	strh	r1, [r0, #0]
}
 8004e8e:	4770      	bx	lr
 8004e90:	20000720 	.word	0x20000720
 8004e94:	40022000 	.word	0x40022000

08004e98 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004e98:	4b19      	ldr	r3, [pc, #100]	@ (8004f00 <FLASH_SetErrorCode+0x68>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f013 0310 	ands.w	r3, r3, #16
 8004ea0:	d005      	beq.n	8004eae <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004ea2:	4a18      	ldr	r2, [pc, #96]	@ (8004f04 <FLASH_SetErrorCode+0x6c>)
 8004ea4:	69d3      	ldr	r3, [r2, #28]
 8004ea6:	f043 0302 	orr.w	r3, r3, #2
 8004eaa:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8004eac:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004eae:	4a14      	ldr	r2, [pc, #80]	@ (8004f00 <FLASH_SetErrorCode+0x68>)
 8004eb0:	68d2      	ldr	r2, [r2, #12]
 8004eb2:	f012 0f04 	tst.w	r2, #4
 8004eb6:	d006      	beq.n	8004ec6 <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004eb8:	4912      	ldr	r1, [pc, #72]	@ (8004f04 <FLASH_SetErrorCode+0x6c>)
 8004eba:	69ca      	ldr	r2, [r1, #28]
 8004ebc:	f042 0201 	orr.w	r2, r2, #1
 8004ec0:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8004ec2:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8004ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8004f00 <FLASH_SetErrorCode+0x68>)
 8004ec8:	69d2      	ldr	r2, [r2, #28]
 8004eca:	f012 0f01 	tst.w	r2, #1
 8004ece:	d009      	beq.n	8004ee4 <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8004ed0:	490c      	ldr	r1, [pc, #48]	@ (8004f04 <FLASH_SetErrorCode+0x6c>)
 8004ed2:	69ca      	ldr	r2, [r1, #28]
 8004ed4:	f042 0204 	orr.w	r2, r2, #4
 8004ed8:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004eda:	4909      	ldr	r1, [pc, #36]	@ (8004f00 <FLASH_SetErrorCode+0x68>)
 8004edc:	69ca      	ldr	r2, [r1, #28]
 8004ede:	f022 0201 	bic.w	r2, r2, #1
 8004ee2:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004ee4:	f240 1201 	movw	r2, #257	@ 0x101
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d002      	beq.n	8004ef2 <FLASH_SetErrorCode+0x5a>
 8004eec:	4a04      	ldr	r2, [pc, #16]	@ (8004f00 <FLASH_SetErrorCode+0x68>)
 8004eee:	60d3      	str	r3, [r2, #12]
}  
 8004ef0:	4770      	bx	lr
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004ef2:	4a03      	ldr	r2, [pc, #12]	@ (8004f00 <FLASH_SetErrorCode+0x68>)
 8004ef4:	69d3      	ldr	r3, [r2, #28]
 8004ef6:	f023 0301 	bic.w	r3, r3, #1
 8004efa:	61d3      	str	r3, [r2, #28]
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40022000 	.word	0x40022000
 8004f04:	20000720 	.word	0x20000720

08004f08 <HAL_FLASH_Program_IT>:
{
 8004f08:	b538      	push	{r3, r4, r5, lr}
 8004f0a:	4684      	mov	ip, r0
 8004f0c:	4608      	mov	r0, r1
 8004f0e:	4614      	mov	r4, r2
 8004f10:	461d      	mov	r5, r3
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8004f12:	4a12      	ldr	r2, [pc, #72]	@ (8004f5c <HAL_FLASH_Program_IT+0x54>)
 8004f14:	6913      	ldr	r3, [r2, #16]
 8004f16:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8004f1a:	6113      	str	r3, [r2, #16]
  pFlash.Address = Address;
 8004f1c:	4b10      	ldr	r3, [pc, #64]	@ (8004f60 <HAL_FLASH_Program_IT+0x58>)
 8004f1e:	6099      	str	r1, [r3, #8]
  pFlash.Data = Data;
 8004f20:	e9c3 4504 	strd	r4, r5, [r3, #16]
  if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004f24:	f1bc 0f01 	cmp.w	ip, #1
 8004f28:	d00c      	beq.n	8004f44 <HAL_FLASH_Program_IT+0x3c>
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004f2a:	f1bc 0f02 	cmp.w	ip, #2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_FLASH_Program_IT+0x46>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMDOUBLEWORD;
 8004f30:	4b0b      	ldr	r3, [pc, #44]	@ (8004f60 <HAL_FLASH_Program_IT+0x58>)
 8004f32:	2205      	movs	r2, #5
 8004f34:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 4U;
 8004f36:	2204      	movs	r2, #4
 8004f38:	605a      	str	r2, [r3, #4]
  FLASH_Program_HalfWord(Address, (uint16_t)Data);
 8004f3a:	b2a1      	uxth	r1, r4
 8004f3c:	f7ff ff9e 	bl	8004e7c <FLASH_Program_HalfWord>
}
 8004f40:	2000      	movs	r0, #0
 8004f42:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMHALFWORD;
 8004f44:	2203      	movs	r2, #3
 8004f46:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 1U;
 8004f48:	2201      	movs	r2, #1
 8004f4a:	605a      	str	r2, [r3, #4]
 8004f4c:	e7f5      	b.n	8004f3a <HAL_FLASH_Program_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMWORD;
 8004f4e:	4b04      	ldr	r3, [pc, #16]	@ (8004f60 <HAL_FLASH_Program_IT+0x58>)
 8004f50:	2204      	movs	r2, #4
 8004f52:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 2U;
 8004f54:	2202      	movs	r2, #2
 8004f56:	605a      	str	r2, [r3, #4]
 8004f58:	e7ef      	b.n	8004f3a <HAL_FLASH_Program_IT+0x32>
 8004f5a:	bf00      	nop
 8004f5c:	40022000 	.word	0x40022000
 8004f60:	20000720 	.word	0x20000720

08004f64 <HAL_FLASH_EndOfOperationCallback>:
}
 8004f64:	4770      	bx	lr

08004f66 <HAL_FLASH_OperationErrorCallback>:
}
 8004f66:	4770      	bx	lr

08004f68 <HAL_FLASH_IRQHandler>:
{
 8004f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004f6a:	4b51      	ldr	r3, [pc, #324]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f013 0f10 	tst.w	r3, #16
 8004f72:	d104      	bne.n	8004f7e <HAL_FLASH_IRQHandler+0x16>
 8004f74:	4b4e      	ldr	r3, [pc, #312]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	f013 0f04 	tst.w	r3, #4
 8004f7c:	d00b      	beq.n	8004f96 <HAL_FLASH_IRQHandler+0x2e>
    addresstmp = pFlash.Address;
 8004f7e:	4c4d      	ldr	r4, [pc, #308]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004f80:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 8004f82:	f04f 33ff 	mov.w	r3, #4294967295
 8004f86:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 8004f88:	f7ff ff86 	bl	8004e98 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	f7ff ffea 	bl	8004f66 <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004f92:	2300      	movs	r3, #0
 8004f94:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004f96:	4b46      	ldr	r3, [pc, #280]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f013 0f20 	tst.w	r3, #32
 8004f9e:	d02b      	beq.n	8004ff8 <HAL_FLASH_IRQHandler+0x90>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004fa0:	4b43      	ldr	r3, [pc, #268]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	60da      	str	r2, [r3, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8004fa6:	4b43      	ldr	r3, [pc, #268]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	b32b      	cbz	r3, 8004ff8 <HAL_FLASH_IRQHandler+0x90>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8004fac:	4b41      	ldr	r3, [pc, #260]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d02d      	beq.n	8005012 <HAL_FLASH_IRQHandler+0xaa>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d047      	beq.n	8005050 <HAL_FLASH_IRQHandler+0xe8>
        pFlash.DataRemaining--;
 8004fc0:	4b3c      	ldr	r3, [pc, #240]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	3a01      	subs	r2, #1
 8004fc6:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d14c      	bne.n	8005068 <HAL_FLASH_IRQHandler+0x100>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8004fce:	4b39      	ldr	r3, [pc, #228]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b03      	cmp	r3, #3
 8004fd6:	d05f      	beq.n	8005098 <HAL_FLASH_IRQHandler+0x130>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8004fd8:	4b36      	ldr	r3, [pc, #216]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d05f      	beq.n	80050a2 <HAL_FLASH_IRQHandler+0x13a>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8004fe2:	4b34      	ldr	r3, [pc, #208]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fe4:	6898      	ldr	r0, [r3, #8]
 8004fe6:	3806      	subs	r0, #6
 8004fe8:	f7ff ffbc 	bl	8004f64 <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 8004fec:	4b31      	ldr	r3, [pc, #196]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004fee:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff2:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	b943      	cbnz	r3, 8005010 <HAL_FLASH_IRQHandler+0xa8>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8004ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	f022 0207 	bic.w	r2, r2, #7
 8005006:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	f422 52a0 	bic.w	r2, r2, #5120	@ 0x1400
 800500e:	611a      	str	r2, [r3, #16]
}
 8005010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pFlash.DataRemaining--;
 8005012:	4b28      	ldr	r3, [pc, #160]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	3a01      	subs	r2, #1
 8005018:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	b17b      	cbz	r3, 800503e <HAL_FLASH_IRQHandler+0xd6>
          addresstmp = pFlash.Address;
 800501e:	4c25      	ldr	r4, [pc, #148]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8005020:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8005022:	f7ff ff9f 	bl	8004f64 <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8005026:	68a0      	ldr	r0, [r4, #8]
 8005028:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
          pFlash.Address = addresstmp;
 800502c:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800502e:	4a20      	ldr	r2, [pc, #128]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8005030:	6913      	ldr	r3, [r2, #16]
 8005032:	f023 0302 	bic.w	r3, r3, #2
 8005036:	6113      	str	r3, [r2, #16]
          FLASH_PageErase(addresstmp);
 8005038:	f000 fb0e 	bl	8005658 <FLASH_PageErase>
 800503c:	e7dc      	b.n	8004ff8 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 800503e:	4b1d      	ldr	r3, [pc, #116]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8005040:	f04f 30ff 	mov.w	r0, #4294967295
 8005044:	6098      	str	r0, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005046:	2200      	movs	r2, #0
 8005048:	701a      	strb	r2, [r3, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 800504a:	f7ff ff8b 	bl	8004f64 <HAL_FLASH_EndOfOperationCallback>
 800504e:	e7d3      	b.n	8004ff8 <HAL_FLASH_IRQHandler+0x90>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8005050:	4a17      	ldr	r2, [pc, #92]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8005052:	6913      	ldr	r3, [r2, #16]
 8005054:	f023 0304 	bic.w	r3, r3, #4
 8005058:	6113      	str	r3, [r2, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 800505a:	2000      	movs	r0, #0
 800505c:	f7ff ff82 	bl	8004f64 <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005060:	4b14      	ldr	r3, [pc, #80]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 8005062:	2200      	movs	r2, #0
 8005064:	701a      	strb	r2, [r3, #0]
 8005066:	e7c7      	b.n	8004ff8 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address += 2U;
 8005068:	4b12      	ldr	r3, [pc, #72]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	3202      	adds	r2, #2
 800506e:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8005070:	6898      	ldr	r0, [r3, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 8005072:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
 8005076:	0c34      	lsrs	r4, r6, #16
 8005078:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800507c:	0c3d      	lsrs	r5, r7, #16
 800507e:	e9c3 4504 	strd	r4, r5, [r3, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005082:	490b      	ldr	r1, [pc, #44]	@ (80050b0 <HAL_FLASH_IRQHandler+0x148>)
 8005084:	690a      	ldr	r2, [r1, #16]
 8005086:	f022 0201 	bic.w	r2, r2, #1
 800508a:	610a      	str	r2, [r1, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 800508c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005090:	b291      	uxth	r1, r2
 8005092:	f7ff fef3 	bl	8004e7c <FLASH_Program_HalfWord>
 8005096:	e7af      	b.n	8004ff8 <HAL_FLASH_IRQHandler+0x90>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005098:	4b06      	ldr	r3, [pc, #24]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 800509a:	6898      	ldr	r0, [r3, #8]
 800509c:	f7ff ff62 	bl	8004f64 <HAL_FLASH_EndOfOperationCallback>
 80050a0:	e7a4      	b.n	8004fec <HAL_FLASH_IRQHandler+0x84>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 80050a2:	4b04      	ldr	r3, [pc, #16]	@ (80050b4 <HAL_FLASH_IRQHandler+0x14c>)
 80050a4:	6898      	ldr	r0, [r3, #8]
 80050a6:	3802      	subs	r0, #2
 80050a8:	f7ff ff5c 	bl	8004f64 <HAL_FLASH_EndOfOperationCallback>
 80050ac:	e79e      	b.n	8004fec <HAL_FLASH_IRQHandler+0x84>
 80050ae:	bf00      	nop
 80050b0:	40022000 	.word	0x40022000
 80050b4:	20000720 	.word	0x20000720

080050b8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80050b8:	4b0a      	ldr	r3, [pc, #40]	@ (80050e4 <HAL_FLASH_Unlock+0x2c>)
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80050c0:	d00b      	beq.n	80050da <HAL_FLASH_Unlock+0x22>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80050c2:	4b08      	ldr	r3, [pc, #32]	@ (80050e4 <HAL_FLASH_Unlock+0x2c>)
 80050c4:	4a08      	ldr	r2, [pc, #32]	@ (80050e8 <HAL_FLASH_Unlock+0x30>)
 80050c6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80050c8:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 80050cc:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80050d4:	d103      	bne.n	80050de <HAL_FLASH_Unlock+0x26>
  HAL_StatusTypeDef status = HAL_OK;
 80050d6:	2000      	movs	r0, #0
 80050d8:	4770      	bx	lr
 80050da:	2000      	movs	r0, #0
 80050dc:	4770      	bx	lr
      status = HAL_ERROR;
 80050de:	2001      	movs	r0, #1
}
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40022000 	.word	0x40022000
 80050e8:	45670123 	.word	0x45670123

080050ec <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80050ec:	4a03      	ldr	r2, [pc, #12]	@ (80050fc <HAL_FLASH_Lock+0x10>)
 80050ee:	6913      	ldr	r3, [r2, #16]
 80050f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050f4:	6113      	str	r3, [r2, #16]
}
 80050f6:	2000      	movs	r0, #0
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40022000 	.word	0x40022000

08005100 <HAL_FLASH_OB_Unlock>:
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8005100:	4b07      	ldr	r3, [pc, #28]	@ (8005120 <HAL_FLASH_OB_Unlock+0x20>)
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8005108:	d107      	bne.n	800511a <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800510a:	4b05      	ldr	r3, [pc, #20]	@ (8005120 <HAL_FLASH_OB_Unlock+0x20>)
 800510c:	4a05      	ldr	r2, [pc, #20]	@ (8005124 <HAL_FLASH_OB_Unlock+0x24>)
 800510e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8005110:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8005114:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 8005116:	2000      	movs	r0, #0
 8005118:	4770      	bx	lr
    return HAL_ERROR;
 800511a:	2001      	movs	r0, #1
}
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	40022000 	.word	0x40022000
 8005124:	45670123 	.word	0x45670123

08005128 <HAL_FLASH_OB_Lock>:
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8005128:	4a03      	ldr	r2, [pc, #12]	@ (8005138 <HAL_FLASH_OB_Lock+0x10>)
 800512a:	6913      	ldr	r3, [r2, #16]
 800512c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005130:	6113      	str	r3, [r2, #16]
}
 8005132:	2000      	movs	r0, #0
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	40022000 	.word	0x40022000

0800513c <HAL_FLASH_OB_Launch>:
{
 800513c:	b508      	push	{r3, lr}
  HAL_NVIC_SystemReset();
 800513e:	f7fe fe7b 	bl	8003e38 <HAL_NVIC_SystemReset>
}
 8005142:	bd08      	pop	{r3, pc}

08005144 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8005144:	4b01      	ldr	r3, [pc, #4]	@ (800514c <HAL_FLASH_GetError+0x8>)
 8005146:	69d8      	ldr	r0, [r3, #28]
}
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	20000720 	.word	0x20000720

08005150 <FLASH_WaitForLastOperation>:
{
 8005150:	b538      	push	{r3, r4, r5, lr}
 8005152:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005154:	f7fe fd16 	bl	8003b84 <HAL_GetTick>
 8005158:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800515a:	4b16      	ldr	r3, [pc, #88]	@ (80051b4 <FLASH_WaitForLastOperation+0x64>)
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f013 0f01 	tst.w	r3, #1
 8005162:	d00a      	beq.n	800517a <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8005164:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005168:	d0f7      	beq.n	800515a <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800516a:	b124      	cbz	r4, 8005176 <FLASH_WaitForLastOperation+0x26>
 800516c:	f7fe fd0a 	bl	8003b84 <HAL_GetTick>
 8005170:	1b40      	subs	r0, r0, r5
 8005172:	42a0      	cmp	r0, r4
 8005174:	d9f1      	bls.n	800515a <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8005176:	2003      	movs	r0, #3
 8005178:	e01b      	b.n	80051b2 <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800517a:	4b0e      	ldr	r3, [pc, #56]	@ (80051b4 <FLASH_WaitForLastOperation+0x64>)
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	f013 0f20 	tst.w	r3, #32
 8005182:	d002      	beq.n	800518a <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005184:	4b0b      	ldr	r3, [pc, #44]	@ (80051b4 <FLASH_WaitForLastOperation+0x64>)
 8005186:	2220      	movs	r2, #32
 8005188:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800518a:	4b0a      	ldr	r3, [pc, #40]	@ (80051b4 <FLASH_WaitForLastOperation+0x64>)
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f013 0f10 	tst.w	r3, #16
 8005192:	d10b      	bne.n	80051ac <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005194:	4b07      	ldr	r3, [pc, #28]	@ (80051b4 <FLASH_WaitForLastOperation+0x64>)
 8005196:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005198:	f013 0f01 	tst.w	r3, #1
 800519c:	d106      	bne.n	80051ac <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800519e:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <FLASH_WaitForLastOperation+0x64>)
 80051a0:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80051a2:	f013 0f04 	tst.w	r3, #4
 80051a6:	d101      	bne.n	80051ac <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 80051a8:	2000      	movs	r0, #0
 80051aa:	e002      	b.n	80051b2 <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 80051ac:	f7ff fe74 	bl	8004e98 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80051b0:	2001      	movs	r0, #1
}
 80051b2:	bd38      	pop	{r3, r4, r5, pc}
 80051b4:	40022000 	.word	0x40022000

080051b8 <HAL_FLASH_Program>:
{
 80051b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051bc:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 80051be:	4b24      	ldr	r3, [pc, #144]	@ (8005250 <HAL_FLASH_Program+0x98>)
 80051c0:	7e1b      	ldrb	r3, [r3, #24]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d041      	beq.n	800524a <HAL_FLASH_Program+0x92>
 80051c6:	4604      	mov	r4, r0
 80051c8:	460f      	mov	r7, r1
 80051ca:	4690      	mov	r8, r2
 80051cc:	4b20      	ldr	r3, [pc, #128]	@ (8005250 <HAL_FLASH_Program+0x98>)
 80051ce:	2201      	movs	r2, #1
 80051d0:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80051d2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80051d6:	f7ff ffbb 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80051da:	4603      	mov	r3, r0
 80051dc:	bb78      	cbnz	r0, 800523e <HAL_FLASH_Program+0x86>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80051de:	2c01      	cmp	r4, #1
 80051e0:	d008      	beq.n	80051f4 <HAL_FLASH_Program+0x3c>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80051e2:	2c02      	cmp	r4, #2
 80051e4:	d003      	beq.n	80051ee <HAL_FLASH_Program+0x36>
      nbiterations = 4U;
 80051e6:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 80051ea:	461c      	mov	r4, r3
 80051ec:	e007      	b.n	80051fe <HAL_FLASH_Program+0x46>
      nbiterations = 2U;
 80051ee:	f04f 0902 	mov.w	r9, #2
 80051f2:	e7fa      	b.n	80051ea <HAL_FLASH_Program+0x32>
      nbiterations = 1U;
 80051f4:	f04f 0901 	mov.w	r9, #1
 80051f8:	e7f7      	b.n	80051ea <HAL_FLASH_Program+0x32>
    for (index = 0U; index < nbiterations; index++)
 80051fa:	3401      	adds	r4, #1
 80051fc:	b2e4      	uxtb	r4, r4
 80051fe:	454c      	cmp	r4, r9
 8005200:	d21d      	bcs.n	800523e <HAL_FLASH_Program+0x86>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005202:	0121      	lsls	r1, r4, #4
 8005204:	f1c1 0220 	rsb	r2, r1, #32
 8005208:	f1a1 0320 	sub.w	r3, r1, #32
 800520c:	fa28 f101 	lsr.w	r1, r8, r1
 8005210:	fa06 f202 	lsl.w	r2, r6, r2
 8005214:	4311      	orrs	r1, r2
 8005216:	fa26 f303 	lsr.w	r3, r6, r3
 800521a:	4319      	orrs	r1, r3
 800521c:	b289      	uxth	r1, r1
 800521e:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8005222:	f7ff fe2b 	bl	8004e7c <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005226:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800522a:	f7ff ff91 	bl	8005150 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800522e:	4b09      	ldr	r3, [pc, #36]	@ (8005254 <HAL_FLASH_Program+0x9c>)
 8005230:	691d      	ldr	r5, [r3, #16]
 8005232:	f025 0501 	bic.w	r5, r5, #1
 8005236:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 8005238:	4603      	mov	r3, r0
 800523a:	2800      	cmp	r0, #0
 800523c:	d0dd      	beq.n	80051fa <HAL_FLASH_Program+0x42>
  __HAL_UNLOCK(&pFlash);
 800523e:	4a04      	ldr	r2, [pc, #16]	@ (8005250 <HAL_FLASH_Program+0x98>)
 8005240:	2100      	movs	r1, #0
 8005242:	7611      	strb	r1, [r2, #24]
}
 8005244:	4618      	mov	r0, r3
 8005246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800524a:	2302      	movs	r3, #2
 800524c:	e7fa      	b.n	8005244 <HAL_FLASH_Program+0x8c>
 800524e:	bf00      	nop
 8005250:	20000720 	.word	0x20000720
 8005254:	40022000 	.word	0x40022000

08005258 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005258:	4b06      	ldr	r3, [pc, #24]	@ (8005274 <FLASH_MassErase+0x1c>)
 800525a:	2200      	movs	r2, #0
 800525c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800525e:	4b06      	ldr	r3, [pc, #24]	@ (8005278 <FLASH_MassErase+0x20>)
 8005260:	691a      	ldr	r2, [r3, #16]
 8005262:	f042 0204 	orr.w	r2, r2, #4
 8005266:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005268:	691a      	ldr	r2, [r3, #16]
 800526a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800526e:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	20000720 	.word	0x20000720
 8005278:	40022000 	.word	0x40022000

0800527c <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 800527c:	4b01      	ldr	r3, [pc, #4]	@ (8005284 <FLASH_OB_GetWRP+0x8>)
 800527e:	6a18      	ldr	r0, [r3, #32]
}
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	40022000 	.word	0x40022000

08005288 <FLASH_OB_GetRDP>:
{
  uint32_t readstatus = OB_RDP_LEVEL_0;
  uint32_t tmp_reg = 0U;
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8005288:	4b04      	ldr	r3, [pc, #16]	@ (800529c <FLASH_OB_GetRDP+0x14>)
 800528a:	69db      	ldr	r3, [r3, #28]

  if (tmp_reg == FLASH_OBR_RDPRT)
 800528c:	f013 0f02 	tst.w	r3, #2
 8005290:	d001      	beq.n	8005296 <FLASH_OB_GetRDP+0xe>
  {
    readstatus = OB_RDP_LEVEL_1;
 8005292:	2000      	movs	r0, #0
 8005294:	4770      	bx	lr
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8005296:	20a5      	movs	r0, #165	@ 0xa5
  }

  return readstatus;
}
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40022000 	.word	0x40022000

080052a0 <FLASH_OB_GetUser>:
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 80052a0:	4b02      	ldr	r3, [pc, #8]	@ (80052ac <FLASH_OB_GetUser+0xc>)
 80052a2:	69d8      	ldr	r0, [r3, #28]
}
 80052a4:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40022000 	.word	0x40022000

080052b0 <FLASH_OB_RDP_LevelConfig>:
{
 80052b0:	b538      	push	{r3, r4, r5, lr}
 80052b2:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80052b4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80052b8:	f7ff ff4a 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80052bc:	b100      	cbz	r0, 80052c0 <FLASH_OB_RDP_LevelConfig+0x10>
}
 80052be:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80052c0:	4b12      	ldr	r3, [pc, #72]	@ (800530c <FLASH_OB_RDP_LevelConfig+0x5c>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 80052c6:	4c12      	ldr	r4, [pc, #72]	@ (8005310 <FLASH_OB_RDP_LevelConfig+0x60>)
 80052c8:	6923      	ldr	r3, [r4, #16]
 80052ca:	f043 0320 	orr.w	r3, r3, #32
 80052ce:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80052d0:	6923      	ldr	r3, [r4, #16]
 80052d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052d6:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80052d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80052dc:	f7ff ff38 	bl	8005150 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 80052e0:	6923      	ldr	r3, [r4, #16]
 80052e2:	f023 0320 	bic.w	r3, r3, #32
 80052e6:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d1e8      	bne.n	80052be <FLASH_OB_RDP_LevelConfig+0xe>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80052ec:	6923      	ldr	r3, [r4, #16]
 80052ee:	f043 0310 	orr.w	r3, r3, #16
 80052f2:	6123      	str	r3, [r4, #16]
      WRITE_REG(OB->RDP, ReadProtectLevel);
 80052f4:	4b07      	ldr	r3, [pc, #28]	@ (8005314 <FLASH_OB_RDP_LevelConfig+0x64>)
 80052f6:	801d      	strh	r5, [r3, #0]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 80052f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80052fc:	f7ff ff28 	bl	8005150 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005300:	6923      	ldr	r3, [r4, #16]
 8005302:	f023 0310 	bic.w	r3, r3, #16
 8005306:	6123      	str	r3, [r4, #16]
 8005308:	e7d9      	b.n	80052be <FLASH_OB_RDP_LevelConfig+0xe>
 800530a:	bf00      	nop
 800530c:	20000720 	.word	0x20000720
 8005310:	40022000 	.word	0x40022000
 8005314:	1ffff800 	.word	0x1ffff800

08005318 <FLASH_OB_UserConfig>:
{
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800531c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005320:	f7ff ff16 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005324:	b100      	cbz	r0, 8005328 <FLASH_OB_UserConfig+0x10>
}
 8005326:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005328:	4b0a      	ldr	r3, [pc, #40]	@ (8005354 <FLASH_OB_UserConfig+0x3c>)
 800532a:	2200      	movs	r2, #0
 800532c:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 800532e:	4d0a      	ldr	r5, [pc, #40]	@ (8005358 <FLASH_OB_UserConfig+0x40>)
 8005330:	692b      	ldr	r3, [r5, #16]
 8005332:	f043 0310 	orr.w	r3, r3, #16
 8005336:	612b      	str	r3, [r5, #16]
    OB->USER = (UserConfig | 0x88U);
 8005338:	f044 0088 	orr.w	r0, r4, #136	@ 0x88
 800533c:	4b07      	ldr	r3, [pc, #28]	@ (800535c <FLASH_OB_UserConfig+0x44>)
 800533e:	8058      	strh	r0, [r3, #2]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005340:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005344:	f7ff ff04 	bl	8005150 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005348:	692b      	ldr	r3, [r5, #16]
 800534a:	f023 0310 	bic.w	r3, r3, #16
 800534e:	612b      	str	r3, [r5, #16]
 8005350:	e7e9      	b.n	8005326 <FLASH_OB_UserConfig+0xe>
 8005352:	bf00      	nop
 8005354:	20000720 	.word	0x20000720
 8005358:	40022000 	.word	0x40022000
 800535c:	1ffff800 	.word	0x1ffff800

08005360 <FLASH_OB_ProgramData>:
{
 8005360:	b570      	push	{r4, r5, r6, lr}
 8005362:	4605      	mov	r5, r0
 8005364:	460c      	mov	r4, r1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005366:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800536a:	f7ff fef1 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800536e:	b100      	cbz	r0, 8005372 <FLASH_OB_ProgramData+0x12>
}
 8005370:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005372:	4b09      	ldr	r3, [pc, #36]	@ (8005398 <FLASH_OB_ProgramData+0x38>)
 8005374:	2200      	movs	r2, #0
 8005376:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8005378:	4e08      	ldr	r6, [pc, #32]	@ (800539c <FLASH_OB_ProgramData+0x3c>)
 800537a:	6933      	ldr	r3, [r6, #16]
 800537c:	f043 0310 	orr.w	r3, r3, #16
 8005380:	6133      	str	r3, [r6, #16]
    *(__IO uint16_t*)Address = Data;
 8005382:	802c      	strh	r4, [r5, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005384:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005388:	f7ff fee2 	bl	8005150 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800538c:	6933      	ldr	r3, [r6, #16]
 800538e:	f023 0310 	bic.w	r3, r3, #16
 8005392:	6133      	str	r3, [r6, #16]
 8005394:	e7ec      	b.n	8005370 <FLASH_OB_ProgramData+0x10>
 8005396:	bf00      	nop
 8005398:	20000720 	.word	0x20000720
 800539c:	40022000 	.word	0x40022000

080053a0 <HAL_FLASHEx_OBErase>:
{
 80053a0:	b538      	push	{r3, r4, r5, lr}
  rdptmp = FLASH_OB_GetRDP();
 80053a2:	f7ff ff71 	bl	8005288 <FLASH_OB_GetRDP>
 80053a6:	b2c5      	uxtb	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80053a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80053ac:	f7ff fed0 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80053b0:	b100      	cbz	r0, 80053b4 <HAL_FLASHEx_OBErase+0x14>
}
 80053b2:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80053b4:	4b0c      	ldr	r3, [pc, #48]	@ (80053e8 <HAL_FLASHEx_OBErase+0x48>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 80053ba:	4c0c      	ldr	r4, [pc, #48]	@ (80053ec <HAL_FLASHEx_OBErase+0x4c>)
 80053bc:	6923      	ldr	r3, [r4, #16]
 80053be:	f043 0320 	orr.w	r3, r3, #32
 80053c2:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80053c4:	6923      	ldr	r3, [r4, #16]
 80053c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053ca:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80053cc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80053d0:	f7ff febe 	bl	8005150 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 80053d4:	6923      	ldr	r3, [r4, #16]
 80053d6:	f023 0320 	bic.w	r3, r3, #32
 80053da:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 80053dc:	2800      	cmp	r0, #0
 80053de:	d1e8      	bne.n	80053b2 <HAL_FLASHEx_OBErase+0x12>
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 80053e0:	4628      	mov	r0, r5
 80053e2:	f7ff ff65 	bl	80052b0 <FLASH_OB_RDP_LevelConfig>
 80053e6:	e7e4      	b.n	80053b2 <HAL_FLASHEx_OBErase+0x12>
 80053e8:	20000720 	.word	0x20000720
 80053ec:	40022000 	.word	0x40022000

080053f0 <FLASH_OB_EnableWRP>:
{
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	4604      	mov	r4, r0
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80053f4:	f7ff ff42 	bl	800527c <FLASH_OB_GetWRP>
 80053f8:	ea20 0004 	bic.w	r0, r0, r4
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
 80053fc:	b2c5      	uxtb	r5, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
 80053fe:	f3c0 2707 	ubfx	r7, r0, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
 8005402:	f3c0 4607 	ubfx	r6, r0, #16, #8
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO255MASK) >> 24U); 
 8005406:	0e04      	lsrs	r4, r0, #24
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005408:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800540c:	f7ff fea0 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005410:	4603      	mov	r3, r0
 8005412:	b108      	cbz	r0, 8005418 <FLASH_OB_EnableWRP+0x28>
}
 8005414:	4618      	mov	r0, r3
 8005416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005418:	4b23      	ldr	r3, [pc, #140]	@ (80054a8 <FLASH_OB_EnableWRP+0xb8>)
 800541a:	2200      	movs	r2, #0
 800541c:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 800541e:	f7ff ffbf 	bl	80053a0 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 8005422:	4603      	mov	r3, r0
 8005424:	2800      	cmp	r0, #0
 8005426:	d1f5      	bne.n	8005414 <FLASH_OB_EnableWRP+0x24>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005428:	4920      	ldr	r1, [pc, #128]	@ (80054ac <FLASH_OB_EnableWRP+0xbc>)
 800542a:	690a      	ldr	r2, [r1, #16]
 800542c:	f042 0210 	orr.w	r2, r2, #16
 8005430:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 8005432:	2dff      	cmp	r5, #255	@ 0xff
 8005434:	d10e      	bne.n	8005454 <FLASH_OB_EnableWRP+0x64>
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8005436:	b923      	cbnz	r3, 8005442 <FLASH_OB_EnableWRP+0x52>
 8005438:	2fff      	cmp	r7, #255	@ 0xff
 800543a:	d115      	bne.n	8005468 <FLASH_OB_EnableWRP+0x78>
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 800543c:	b923      	cbnz	r3, 8005448 <FLASH_OB_EnableWRP+0x58>
 800543e:	2eff      	cmp	r6, #255	@ 0xff
 8005440:	d11c      	bne.n	800547c <FLASH_OB_EnableWRP+0x8c>
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8005442:	b90b      	cbnz	r3, 8005448 <FLASH_OB_EnableWRP+0x58>
 8005444:	2cff      	cmp	r4, #255	@ 0xff
 8005446:	d123      	bne.n	8005490 <FLASH_OB_EnableWRP+0xa0>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005448:	4918      	ldr	r1, [pc, #96]	@ (80054ac <FLASH_OB_EnableWRP+0xbc>)
 800544a:	690a      	ldr	r2, [r1, #16]
 800544c:	f022 0210 	bic.w	r2, r2, #16
 8005450:	610a      	str	r2, [r1, #16]
 8005452:	e7df      	b.n	8005414 <FLASH_OB_EnableWRP+0x24>
        OB->WRP0 &= WRP0_Data;
 8005454:	4b16      	ldr	r3, [pc, #88]	@ (80054b0 <FLASH_OB_EnableWRP+0xc0>)
 8005456:	891a      	ldrh	r2, [r3, #8]
 8005458:	4015      	ands	r5, r2
 800545a:	811d      	strh	r5, [r3, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800545c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005460:	f7ff fe76 	bl	8005150 <FLASH_WaitForLastOperation>
 8005464:	4603      	mov	r3, r0
 8005466:	e7e6      	b.n	8005436 <FLASH_OB_EnableWRP+0x46>
        OB->WRP1 &= WRP1_Data;
 8005468:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <FLASH_OB_EnableWRP+0xc0>)
 800546a:	895a      	ldrh	r2, [r3, #10]
 800546c:	4017      	ands	r7, r2
 800546e:	815f      	strh	r7, [r3, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005470:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005474:	f7ff fe6c 	bl	8005150 <FLASH_WaitForLastOperation>
 8005478:	4603      	mov	r3, r0
 800547a:	e7df      	b.n	800543c <FLASH_OB_EnableWRP+0x4c>
        OB->WRP2 &= WRP2_Data;
 800547c:	4b0c      	ldr	r3, [pc, #48]	@ (80054b0 <FLASH_OB_EnableWRP+0xc0>)
 800547e:	899a      	ldrh	r2, [r3, #12]
 8005480:	4016      	ands	r6, r2
 8005482:	819e      	strh	r6, [r3, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005484:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005488:	f7ff fe62 	bl	8005150 <FLASH_WaitForLastOperation>
 800548c:	4603      	mov	r3, r0
 800548e:	e7d8      	b.n	8005442 <FLASH_OB_EnableWRP+0x52>
        OB->WRP3 &= WRP3_Data;
 8005490:	4b07      	ldr	r3, [pc, #28]	@ (80054b0 <FLASH_OB_EnableWRP+0xc0>)
 8005492:	89da      	ldrh	r2, [r3, #14]
 8005494:	ea04 0002 	and.w	r0, r4, r2
 8005498:	81d8      	strh	r0, [r3, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800549a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800549e:	f7ff fe57 	bl	8005150 <FLASH_WaitForLastOperation>
 80054a2:	4603      	mov	r3, r0
 80054a4:	e7d0      	b.n	8005448 <FLASH_OB_EnableWRP+0x58>
 80054a6:	bf00      	nop
 80054a8:	20000720 	.word	0x20000720
 80054ac:	40022000 	.word	0x40022000
 80054b0:	1ffff800 	.word	0x1ffff800

080054b4 <FLASH_OB_DisableWRP>:
{
 80054b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b6:	4604      	mov	r4, r0
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 80054b8:	f7ff fee0 	bl	800527c <FLASH_OB_GetWRP>
 80054bc:	4320      	orrs	r0, r4
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
 80054be:	b2c5      	uxtb	r5, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
 80054c0:	f3c0 2707 	ubfx	r7, r0, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
 80054c4:	f3c0 4607 	ubfx	r6, r0, #16, #8
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO255MASK) >> 24U); 
 80054c8:	0e04      	lsrs	r4, r0, #24
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80054ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80054ce:	f7ff fe3f 	bl	8005150 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80054d2:	4603      	mov	r3, r0
 80054d4:	b108      	cbz	r0, 80054da <FLASH_OB_DisableWRP+0x26>
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80054da:	4b25      	ldr	r3, [pc, #148]	@ (8005570 <FLASH_OB_DisableWRP+0xbc>)
 80054dc:	2200      	movs	r2, #0
 80054de:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 80054e0:	f7ff ff5e 	bl	80053a0 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 80054e4:	4603      	mov	r3, r0
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d1f5      	bne.n	80054d6 <FLASH_OB_DisableWRP+0x22>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80054ea:	4922      	ldr	r1, [pc, #136]	@ (8005574 <FLASH_OB_DisableWRP+0xc0>)
 80054ec:	690a      	ldr	r2, [r1, #16]
 80054ee:	f042 0210 	orr.w	r2, r2, #16
 80054f2:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 80054f4:	2dff      	cmp	r5, #255	@ 0xff
 80054f6:	d10e      	bne.n	8005516 <FLASH_OB_DisableWRP+0x62>
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 80054f8:	b923      	cbnz	r3, 8005504 <FLASH_OB_DisableWRP+0x50>
 80054fa:	2fff      	cmp	r7, #255	@ 0xff
 80054fc:	d116      	bne.n	800552c <FLASH_OB_DisableWRP+0x78>
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 80054fe:	b923      	cbnz	r3, 800550a <FLASH_OB_DisableWRP+0x56>
 8005500:	2eff      	cmp	r6, #255	@ 0xff
 8005502:	d11e      	bne.n	8005542 <FLASH_OB_DisableWRP+0x8e>
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8005504:	b90b      	cbnz	r3, 800550a <FLASH_OB_DisableWRP+0x56>
 8005506:	2cff      	cmp	r4, #255	@ 0xff
 8005508:	d126      	bne.n	8005558 <FLASH_OB_DisableWRP+0xa4>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800550a:	491a      	ldr	r1, [pc, #104]	@ (8005574 <FLASH_OB_DisableWRP+0xc0>)
 800550c:	690a      	ldr	r2, [r1, #16]
 800550e:	f022 0210 	bic.w	r2, r2, #16
 8005512:	610a      	str	r2, [r1, #16]
 8005514:	e7df      	b.n	80054d6 <FLASH_OB_DisableWRP+0x22>
        OB->WRP0 |= WRP0_Data;
 8005516:	4a18      	ldr	r2, [pc, #96]	@ (8005578 <FLASH_OB_DisableWRP+0xc4>)
 8005518:	8913      	ldrh	r3, [r2, #8]
 800551a:	b29b      	uxth	r3, r3
 800551c:	432b      	orrs	r3, r5
 800551e:	8113      	strh	r3, [r2, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005520:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005524:	f7ff fe14 	bl	8005150 <FLASH_WaitForLastOperation>
 8005528:	4603      	mov	r3, r0
 800552a:	e7e5      	b.n	80054f8 <FLASH_OB_DisableWRP+0x44>
        OB->WRP1 |= WRP1_Data;
 800552c:	4a12      	ldr	r2, [pc, #72]	@ (8005578 <FLASH_OB_DisableWRP+0xc4>)
 800552e:	8953      	ldrh	r3, [r2, #10]
 8005530:	b29b      	uxth	r3, r3
 8005532:	433b      	orrs	r3, r7
 8005534:	8153      	strh	r3, [r2, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005536:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800553a:	f7ff fe09 	bl	8005150 <FLASH_WaitForLastOperation>
 800553e:	4603      	mov	r3, r0
 8005540:	e7dd      	b.n	80054fe <FLASH_OB_DisableWRP+0x4a>
        OB->WRP2 |= WRP2_Data;
 8005542:	4a0d      	ldr	r2, [pc, #52]	@ (8005578 <FLASH_OB_DisableWRP+0xc4>)
 8005544:	8993      	ldrh	r3, [r2, #12]
 8005546:	b29b      	uxth	r3, r3
 8005548:	4333      	orrs	r3, r6
 800554a:	8193      	strh	r3, [r2, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800554c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005550:	f7ff fdfe 	bl	8005150 <FLASH_WaitForLastOperation>
 8005554:	4603      	mov	r3, r0
 8005556:	e7d5      	b.n	8005504 <FLASH_OB_DisableWRP+0x50>
        OB->WRP3 |= WRP3_Data;
 8005558:	4a07      	ldr	r2, [pc, #28]	@ (8005578 <FLASH_OB_DisableWRP+0xc4>)
 800555a:	89d3      	ldrh	r3, [r2, #14]
 800555c:	b29b      	uxth	r3, r3
 800555e:	4323      	orrs	r3, r4
 8005560:	81d3      	strh	r3, [r2, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005562:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005566:	f7ff fdf3 	bl	8005150 <FLASH_WaitForLastOperation>
 800556a:	4603      	mov	r3, r0
 800556c:	e7cd      	b.n	800550a <FLASH_OB_DisableWRP+0x56>
 800556e:	bf00      	nop
 8005570:	20000720 	.word	0x20000720
 8005574:	40022000 	.word	0x40022000
 8005578:	1ffff800 	.word	0x1ffff800

0800557c <HAL_FLASHEx_OBProgram>:
  __HAL_LOCK(&pFlash);
 800557c:	4b25      	ldr	r3, [pc, #148]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 800557e:	7e1b      	ldrb	r3, [r3, #24]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d044      	beq.n	800560e <HAL_FLASHEx_OBProgram+0x92>
{
 8005584:	b510      	push	{r4, lr}
 8005586:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8005588:	4b22      	ldr	r3, [pc, #136]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 800558a:	2201      	movs	r2, #1
 800558c:	761a      	strb	r2, [r3, #24]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800558e:	6803      	ldr	r3, [r0, #0]
 8005590:	f013 0f01 	tst.w	r3, #1
 8005594:	d00e      	beq.n	80055b4 <HAL_FLASHEx_OBProgram+0x38>
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8005596:	6843      	ldr	r3, [r0, #4]
 8005598:	4293      	cmp	r3, r2
 800559a:	d007      	beq.n	80055ac <HAL_FLASHEx_OBProgram+0x30>
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 800559c:	6880      	ldr	r0, [r0, #8]
 800559e:	f7ff ff89 	bl	80054b4 <FLASH_OB_DisableWRP>
    if (status != HAL_OK)
 80055a2:	b140      	cbz	r0, 80055b6 <HAL_FLASHEx_OBProgram+0x3a>
      __HAL_UNLOCK(&pFlash);
 80055a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	761a      	strb	r2, [r3, #24]
      return status;
 80055aa:	e013      	b.n	80055d4 <HAL_FLASHEx_OBProgram+0x58>
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 80055ac:	6880      	ldr	r0, [r0, #8]
 80055ae:	f7ff ff1f 	bl	80053f0 <FLASH_OB_EnableWRP>
 80055b2:	e7f6      	b.n	80055a2 <HAL_FLASHEx_OBProgram+0x26>
  HAL_StatusTypeDef status = HAL_ERROR;
 80055b4:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	f013 0f02 	tst.w	r3, #2
 80055bc:	d10b      	bne.n	80055d6 <HAL_FLASHEx_OBProgram+0x5a>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	f013 0f04 	tst.w	r3, #4
 80055c4:	d110      	bne.n	80055e8 <HAL_FLASHEx_OBProgram+0x6c>
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	f013 0f08 	tst.w	r3, #8
 80055cc:	d115      	bne.n	80055fa <HAL_FLASHEx_OBProgram+0x7e>
  __HAL_UNLOCK(&pFlash);
 80055ce:	4b11      	ldr	r3, [pc, #68]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	761a      	strb	r2, [r3, #24]
}
 80055d4:	bd10      	pop	{r4, pc}
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80055d6:	7c20      	ldrb	r0, [r4, #16]
 80055d8:	f7ff fe6a 	bl	80052b0 <FLASH_OB_RDP_LevelConfig>
    if (status != HAL_OK)
 80055dc:	2800      	cmp	r0, #0
 80055de:	d0ee      	beq.n	80055be <HAL_FLASHEx_OBProgram+0x42>
      __HAL_UNLOCK(&pFlash);
 80055e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	761a      	strb	r2, [r3, #24]
      return status;
 80055e6:	e7f5      	b.n	80055d4 <HAL_FLASHEx_OBProgram+0x58>
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 80055e8:	7c60      	ldrb	r0, [r4, #17]
 80055ea:	f7ff fe95 	bl	8005318 <FLASH_OB_UserConfig>
    if (status != HAL_OK)
 80055ee:	2800      	cmp	r0, #0
 80055f0:	d0e9      	beq.n	80055c6 <HAL_FLASHEx_OBProgram+0x4a>
      __HAL_UNLOCK(&pFlash);
 80055f2:	4b08      	ldr	r3, [pc, #32]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	761a      	strb	r2, [r3, #24]
      return status;
 80055f8:	e7ec      	b.n	80055d4 <HAL_FLASHEx_OBProgram+0x58>
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 80055fa:	7e21      	ldrb	r1, [r4, #24]
 80055fc:	6960      	ldr	r0, [r4, #20]
 80055fe:	f7ff feaf 	bl	8005360 <FLASH_OB_ProgramData>
    if (status != HAL_OK)
 8005602:	2800      	cmp	r0, #0
 8005604:	d0e3      	beq.n	80055ce <HAL_FLASHEx_OBProgram+0x52>
      __HAL_UNLOCK(&pFlash);
 8005606:	4b03      	ldr	r3, [pc, #12]	@ (8005614 <HAL_FLASHEx_OBProgram+0x98>)
 8005608:	2200      	movs	r2, #0
 800560a:	761a      	strb	r2, [r3, #24]
      return status;
 800560c:	e7e2      	b.n	80055d4 <HAL_FLASHEx_OBProgram+0x58>
  __HAL_LOCK(&pFlash);
 800560e:	2002      	movs	r0, #2
}
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	20000720 	.word	0x20000720

08005618 <HAL_FLASHEx_OBGetConfig>:
{
 8005618:	b510      	push	{r4, lr}
 800561a:	4604      	mov	r4, r0
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 800561c:	2307      	movs	r3, #7
 800561e:	6003      	str	r3, [r0, #0]
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 8005620:	f7ff fe2c 	bl	800527c <FLASH_OB_GetWRP>
 8005624:	60a0      	str	r0, [r4, #8]
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8005626:	f7ff fe2f 	bl	8005288 <FLASH_OB_GetRDP>
 800562a:	7420      	strb	r0, [r4, #16]
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800562c:	f7ff fe38 	bl	80052a0 <FLASH_OB_GetUser>
 8005630:	7460      	strb	r0, [r4, #17]
}
 8005632:	bd10      	pop	{r4, pc}

08005634 <HAL_FLASHEx_OBGetUserData>:
  if (DATAAdress == OB_DATA_ADDRESS_DATA0)
 8005634:	4b06      	ldr	r3, [pc, #24]	@ (8005650 <HAL_FLASHEx_OBGetUserData+0x1c>)
 8005636:	4298      	cmp	r0, r3
 8005638:	d004      	beq.n	8005644 <HAL_FLASHEx_OBGetUserData+0x10>
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA1) >> FLASH_POSITION_OB_USERDATA1_BIT;
 800563a:	4b06      	ldr	r3, [pc, #24]	@ (8005654 <HAL_FLASHEx_OBGetUserData+0x20>)
 800563c:	69d8      	ldr	r0, [r3, #28]
 800563e:	f3c0 4087 	ubfx	r0, r0, #18, #8
}
 8005642:	4770      	bx	lr
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA0) >> FLASH_POSITION_OB_USERDATA0_BIT;
 8005644:	4b03      	ldr	r3, [pc, #12]	@ (8005654 <HAL_FLASHEx_OBGetUserData+0x20>)
 8005646:	69d8      	ldr	r0, [r3, #28]
 8005648:	f3c0 2087 	ubfx	r0, r0, #10, #8
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	1ffff804 	.word	0x1ffff804
 8005654:	40022000 	.word	0x40022000

08005658 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005658:	4b06      	ldr	r3, [pc, #24]	@ (8005674 <FLASH_PageErase+0x1c>)
 800565a:	2200      	movs	r2, #0
 800565c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800565e:	4b06      	ldr	r3, [pc, #24]	@ (8005678 <FLASH_PageErase+0x20>)
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	f042 0202 	orr.w	r2, r2, #2
 8005666:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8005668:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800566a:	691a      	ldr	r2, [r3, #16]
 800566c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005670:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8005672:	4770      	bx	lr
 8005674:	20000720 	.word	0x20000720
 8005678:	40022000 	.word	0x40022000

0800567c <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 800567c:	4b26      	ldr	r3, [pc, #152]	@ (8005718 <HAL_FLASHEx_Erase+0x9c>)
 800567e:	7e1b      	ldrb	r3, [r3, #24]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d046      	beq.n	8005712 <HAL_FLASHEx_Erase+0x96>
{
 8005684:	b570      	push	{r4, r5, r6, lr}
 8005686:	4605      	mov	r5, r0
 8005688:	460e      	mov	r6, r1
  __HAL_LOCK(&pFlash);
 800568a:	4b23      	ldr	r3, [pc, #140]	@ (8005718 <HAL_FLASHEx_Erase+0x9c>)
 800568c:	2201      	movs	r2, #1
 800568e:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005690:	6803      	ldr	r3, [r0, #0]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d020      	beq.n	80056d8 <HAL_FLASHEx_Erase+0x5c>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005696:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800569a:	f7ff fd59 	bl	8005150 <FLASH_WaitForLastOperation>
 800569e:	bb90      	cbnz	r0, 8005706 <HAL_FLASHEx_Erase+0x8a>
        *PageError = 0xFFFFFFFFU;
 80056a0:	f04f 33ff 	mov.w	r3, #4294967295
 80056a4:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 80056a6:	68ac      	ldr	r4, [r5, #8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80056a8:	2101      	movs	r1, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80056aa:	68ea      	ldr	r2, [r5, #12]
 80056ac:	68ab      	ldr	r3, [r5, #8]
 80056ae:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
 80056b2:	42a3      	cmp	r3, r4
 80056b4:	d928      	bls.n	8005708 <HAL_FLASHEx_Erase+0x8c>
          FLASH_PageErase(address);
 80056b6:	4620      	mov	r0, r4
 80056b8:	f7ff ffce 	bl	8005658 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056bc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80056c0:	f7ff fd46 	bl	8005150 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80056c4:	4a15      	ldr	r2, [pc, #84]	@ (800571c <HAL_FLASHEx_Erase+0xa0>)
 80056c6:	6913      	ldr	r3, [r2, #16]
 80056c8:	f023 0302 	bic.w	r3, r3, #2
 80056cc:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 80056ce:	4601      	mov	r1, r0
 80056d0:	b9b8      	cbnz	r0, 8005702 <HAL_FLASHEx_Erase+0x86>
            address += FLASH_PAGE_SIZE)
 80056d2:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80056d6:	e7e8      	b.n	80056aa <HAL_FLASHEx_Erase+0x2e>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80056d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80056dc:	f7ff fd38 	bl	8005150 <FLASH_WaitForLastOperation>
 80056e0:	b108      	cbz	r0, 80056e6 <HAL_FLASHEx_Erase+0x6a>
  HAL_StatusTypeDef status = HAL_ERROR;
 80056e2:	2101      	movs	r1, #1
 80056e4:	e010      	b.n	8005708 <HAL_FLASHEx_Erase+0x8c>
        FLASH_MassErase(FLASH_BANK_1);
 80056e6:	2001      	movs	r0, #1
 80056e8:	f7ff fdb6 	bl	8005258 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80056f0:	f7ff fd2e 	bl	8005150 <FLASH_WaitForLastOperation>
 80056f4:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80056f6:	4a09      	ldr	r2, [pc, #36]	@ (800571c <HAL_FLASHEx_Erase+0xa0>)
 80056f8:	6913      	ldr	r3, [r2, #16]
 80056fa:	f023 0304 	bic.w	r3, r3, #4
 80056fe:	6113      	str	r3, [r2, #16]
 8005700:	e002      	b.n	8005708 <HAL_FLASHEx_Erase+0x8c>
            *PageError = address;
 8005702:	6034      	str	r4, [r6, #0]
            break;
 8005704:	e000      	b.n	8005708 <HAL_FLASHEx_Erase+0x8c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005706:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 8005708:	4b03      	ldr	r3, [pc, #12]	@ (8005718 <HAL_FLASHEx_Erase+0x9c>)
 800570a:	2200      	movs	r2, #0
 800570c:	761a      	strb	r2, [r3, #24]
}
 800570e:	4608      	mov	r0, r1
 8005710:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 8005712:	2102      	movs	r1, #2
}
 8005714:	4608      	mov	r0, r1
 8005716:	4770      	bx	lr
 8005718:	20000720 	.word	0x20000720
 800571c:	40022000 	.word	0x40022000

08005720 <HAL_FLASHEx_Erase_IT>:
{
 8005720:	b510      	push	{r4, lr}
  if (pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8005722:	4b10      	ldr	r3, [pc, #64]	@ (8005764 <HAL_FLASHEx_Erase_IT+0x44>)
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	b9db      	cbnz	r3, 8005760 <HAL_FLASHEx_Erase_IT+0x40>
 8005728:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 800572c:	4a0e      	ldr	r2, [pc, #56]	@ (8005768 <HAL_FLASHEx_Erase_IT+0x48>)
 800572e:	6913      	ldr	r3, [r2, #16]
 8005730:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8005734:	6113      	str	r3, [r2, #16]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005736:	6803      	ldr	r3, [r0, #0]
 8005738:	2b02      	cmp	r3, #2
 800573a:	d00a      	beq.n	8005752 <HAL_FLASHEx_Erase_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PAGEERASE;
 800573c:	4b09      	ldr	r3, [pc, #36]	@ (8005764 <HAL_FLASHEx_Erase_IT+0x44>)
 800573e:	2201      	movs	r2, #1
 8005740:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = pEraseInit->NbPages;
 8005742:	68c2      	ldr	r2, [r0, #12]
 8005744:	605a      	str	r2, [r3, #4]
    pFlash.Address = pEraseInit->PageAddress;
 8005746:	6880      	ldr	r0, [r0, #8]
 8005748:	6098      	str	r0, [r3, #8]
    FLASH_PageErase(pEraseInit->PageAddress);
 800574a:	f7ff ff85 	bl	8005658 <FLASH_PageErase>
}
 800574e:	4620      	mov	r0, r4
 8005750:	bd10      	pop	{r4, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 8005752:	4b04      	ldr	r3, [pc, #16]	@ (8005764 <HAL_FLASHEx_Erase_IT+0x44>)
 8005754:	2202      	movs	r2, #2
 8005756:	701a      	strb	r2, [r3, #0]
        FLASH_MassErase(pEraseInit->Banks);
 8005758:	6840      	ldr	r0, [r0, #4]
 800575a:	f7ff fd7d 	bl	8005258 <FLASH_MassErase>
 800575e:	e7f6      	b.n	800574e <HAL_FLASHEx_Erase_IT+0x2e>
    return HAL_ERROR;
 8005760:	2401      	movs	r4, #1
 8005762:	e7f4      	b.n	800574e <HAL_FLASHEx_Erase_IT+0x2e>
 8005764:	20000720 	.word	0x20000720
 8005768:	40022000 	.word	0x40022000

0800576c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800576c:	b570      	push	{r4, r5, r6, lr}
 800576e:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005770:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8005772:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005774:	e0ab      	b.n	80058ce <HAL_GPIO_Init+0x162>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005776:	4d85      	ldr	r5, [pc, #532]	@ (800598c <HAL_GPIO_Init+0x220>)
 8005778:	42ab      	cmp	r3, r5
 800577a:	d014      	beq.n	80057a6 <HAL_GPIO_Init+0x3a>
 800577c:	d80c      	bhi.n	8005798 <HAL_GPIO_Init+0x2c>
 800577e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8005782:	42ab      	cmp	r3, r5
 8005784:	d00f      	beq.n	80057a6 <HAL_GPIO_Init+0x3a>
 8005786:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 800578a:	42ab      	cmp	r3, r5
 800578c:	d00b      	beq.n	80057a6 <HAL_GPIO_Init+0x3a>
 800578e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8005792:	42ab      	cmp	r3, r5
 8005794:	d110      	bne.n	80057b8 <HAL_GPIO_Init+0x4c>
 8005796:	e006      	b.n	80057a6 <HAL_GPIO_Init+0x3a>
 8005798:	4d7d      	ldr	r5, [pc, #500]	@ (8005990 <HAL_GPIO_Init+0x224>)
 800579a:	42ab      	cmp	r3, r5
 800579c:	d003      	beq.n	80057a6 <HAL_GPIO_Init+0x3a>
 800579e:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 80057a2:	42ab      	cmp	r3, r5
 80057a4:	d108      	bne.n	80057b8 <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80057a6:	688b      	ldr	r3, [r1, #8]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d05a      	beq.n	8005862 <HAL_GPIO_Init+0xf6>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d053      	beq.n	8005858 <HAL_GPIO_Init+0xec>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80057b0:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80057b2:	2408      	movs	r4, #8
 80057b4:	e000      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80057b6:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80057b8:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80057bc:	d853      	bhi.n	8005866 <HAL_GPIO_Init+0xfa>
 80057be:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80057c0:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80057c4:	6833      	ldr	r3, [r6, #0]
 80057c6:	250f      	movs	r5, #15
 80057c8:	4095      	lsls	r5, r2
 80057ca:	ea23 0305 	bic.w	r3, r3, r5
 80057ce:	fa04 f202 	lsl.w	r2, r4, r2
 80057d2:	4313      	orrs	r3, r2
 80057d4:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057d6:	684b      	ldr	r3, [r1, #4]
 80057d8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80057dc:	d075      	beq.n	80058ca <HAL_GPIO_Init+0x15e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80057de:	4b6d      	ldr	r3, [pc, #436]	@ (8005994 <HAL_GPIO_Init+0x228>)
 80057e0:	699a      	ldr	r2, [r3, #24]
 80057e2:	f042 0201 	orr.w	r2, r2, #1
 80057e6:	619a      	str	r2, [r3, #24]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80057f2:	ea4f 029c 	mov.w	r2, ip, lsr #2
 80057f6:	1c95      	adds	r5, r2, #2
 80057f8:	4b67      	ldr	r3, [pc, #412]	@ (8005998 <HAL_GPIO_Init+0x22c>)
 80057fa:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80057fe:	f00c 0503 	and.w	r5, ip, #3
 8005802:	00ad      	lsls	r5, r5, #2
 8005804:	230f      	movs	r3, #15
 8005806:	40ab      	lsls	r3, r5
 8005808:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800580c:	4b63      	ldr	r3, [pc, #396]	@ (800599c <HAL_GPIO_Init+0x230>)
 800580e:	4298      	cmp	r0, r3
 8005810:	d030      	beq.n	8005874 <HAL_GPIO_Init+0x108>
 8005812:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005816:	4298      	cmp	r0, r3
 8005818:	f000 8096 	beq.w	8005948 <HAL_GPIO_Init+0x1dc>
 800581c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005820:	4298      	cmp	r0, r3
 8005822:	f000 8093 	beq.w	800594c <HAL_GPIO_Init+0x1e0>
 8005826:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800582a:	4298      	cmp	r0, r3
 800582c:	f000 8090 	beq.w	8005950 <HAL_GPIO_Init+0x1e4>
 8005830:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005834:	4298      	cmp	r0, r3
 8005836:	f000 808d 	beq.w	8005954 <HAL_GPIO_Init+0x1e8>
 800583a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800583e:	4298      	cmp	r0, r3
 8005840:	d016      	beq.n	8005870 <HAL_GPIO_Init+0x104>
 8005842:	2306      	movs	r3, #6
 8005844:	e017      	b.n	8005876 <HAL_GPIO_Init+0x10a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005846:	68cc      	ldr	r4, [r1, #12]
 8005848:	3404      	adds	r4, #4
          break;
 800584a:	e7b5      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800584c:	68cc      	ldr	r4, [r1, #12]
 800584e:	3408      	adds	r4, #8
          break;
 8005850:	e7b2      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005852:	68cc      	ldr	r4, [r1, #12]
 8005854:	340c      	adds	r4, #12
          break;
 8005856:	e7af      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 8005858:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800585a:	2408      	movs	r4, #8
 800585c:	e7ac      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800585e:	2400      	movs	r4, #0
 8005860:	e7aa      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005862:	2404      	movs	r4, #4
 8005864:	e7a8      	b.n	80057b8 <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005866:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005868:	f1ac 0208 	sub.w	r2, ip, #8
 800586c:	0092      	lsls	r2, r2, #2
 800586e:	e7a9      	b.n	80057c4 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005870:	2305      	movs	r3, #5
 8005872:	e000      	b.n	8005876 <HAL_GPIO_Init+0x10a>
 8005874:	2300      	movs	r3, #0
 8005876:	40ab      	lsls	r3, r5
 8005878:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 800587a:	3202      	adds	r2, #2
 800587c:	4d46      	ldr	r5, [pc, #280]	@ (8005998 <HAL_GPIO_Init+0x22c>)
 800587e:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005882:	684b      	ldr	r3, [r1, #4]
 8005884:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8005888:	d066      	beq.n	8005958 <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800588a:	4a45      	ldr	r2, [pc, #276]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 800588c:	6893      	ldr	r3, [r2, #8]
 800588e:	ea43 030e 	orr.w	r3, r3, lr
 8005892:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005894:	684b      	ldr	r3, [r1, #4]
 8005896:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800589a:	d063      	beq.n	8005964 <HAL_GPIO_Init+0x1f8>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800589c:	4a40      	ldr	r2, [pc, #256]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 800589e:	68d3      	ldr	r3, [r2, #12]
 80058a0:	ea43 030e 	orr.w	r3, r3, lr
 80058a4:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80058a6:	684b      	ldr	r3, [r1, #4]
 80058a8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80058ac:	d060      	beq.n	8005970 <HAL_GPIO_Init+0x204>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80058ae:	4a3c      	ldr	r2, [pc, #240]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 80058b0:	6853      	ldr	r3, [r2, #4]
 80058b2:	ea43 030e 	orr.w	r3, r3, lr
 80058b6:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058b8:	684b      	ldr	r3, [r1, #4]
 80058ba:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80058be:	d05d      	beq.n	800597c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80058c0:	4a37      	ldr	r2, [pc, #220]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 80058c2:	6813      	ldr	r3, [r2, #0]
 80058c4:	ea43 030e 	orr.w	r3, r3, lr
 80058c8:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 80058ca:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80058ce:	680b      	ldr	r3, [r1, #0]
 80058d0:	fa33 f20c 	lsrs.w	r2, r3, ip
 80058d4:	d058      	beq.n	8005988 <HAL_GPIO_Init+0x21c>
    ioposition = (0x01uL << position);
 80058d6:	2201      	movs	r2, #1
 80058d8:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058dc:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 80058e0:	ea32 0303 	bics.w	r3, r2, r3
 80058e4:	d1f1      	bne.n	80058ca <HAL_GPIO_Init+0x15e>
      switch (GPIO_Init->Mode)
 80058e6:	684b      	ldr	r3, [r1, #4]
 80058e8:	2b12      	cmp	r3, #18
 80058ea:	f63f af44 	bhi.w	8005776 <HAL_GPIO_Init+0xa>
 80058ee:	2b12      	cmp	r3, #18
 80058f0:	f63f af62 	bhi.w	80057b8 <HAL_GPIO_Init+0x4c>
 80058f4:	a501      	add	r5, pc, #4	@ (adr r5, 80058fc <HAL_GPIO_Init+0x190>)
 80058f6:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 80058fa:	bf00      	nop
 80058fc:	080057a7 	.word	0x080057a7
 8005900:	080057b7 	.word	0x080057b7
 8005904:	0800584d 	.word	0x0800584d
 8005908:	0800585f 	.word	0x0800585f
 800590c:	080057b9 	.word	0x080057b9
 8005910:	080057b9 	.word	0x080057b9
 8005914:	080057b9 	.word	0x080057b9
 8005918:	080057b9 	.word	0x080057b9
 800591c:	080057b9 	.word	0x080057b9
 8005920:	080057b9 	.word	0x080057b9
 8005924:	080057b9 	.word	0x080057b9
 8005928:	080057b9 	.word	0x080057b9
 800592c:	080057b9 	.word	0x080057b9
 8005930:	080057b9 	.word	0x080057b9
 8005934:	080057b9 	.word	0x080057b9
 8005938:	080057b9 	.word	0x080057b9
 800593c:	080057b9 	.word	0x080057b9
 8005940:	08005847 	.word	0x08005847
 8005944:	08005853 	.word	0x08005853
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005948:	2301      	movs	r3, #1
 800594a:	e794      	b.n	8005876 <HAL_GPIO_Init+0x10a>
 800594c:	2302      	movs	r3, #2
 800594e:	e792      	b.n	8005876 <HAL_GPIO_Init+0x10a>
 8005950:	2303      	movs	r3, #3
 8005952:	e790      	b.n	8005876 <HAL_GPIO_Init+0x10a>
 8005954:	2304      	movs	r3, #4
 8005956:	e78e      	b.n	8005876 <HAL_GPIO_Init+0x10a>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005958:	4a11      	ldr	r2, [pc, #68]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 800595a:	6893      	ldr	r3, [r2, #8]
 800595c:	ea23 030e 	bic.w	r3, r3, lr
 8005960:	6093      	str	r3, [r2, #8]
 8005962:	e797      	b.n	8005894 <HAL_GPIO_Init+0x128>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005964:	4a0e      	ldr	r2, [pc, #56]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 8005966:	68d3      	ldr	r3, [r2, #12]
 8005968:	ea23 030e 	bic.w	r3, r3, lr
 800596c:	60d3      	str	r3, [r2, #12]
 800596e:	e79a      	b.n	80058a6 <HAL_GPIO_Init+0x13a>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005970:	4a0b      	ldr	r2, [pc, #44]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 8005972:	6853      	ldr	r3, [r2, #4]
 8005974:	ea23 030e 	bic.w	r3, r3, lr
 8005978:	6053      	str	r3, [r2, #4]
 800597a:	e79d      	b.n	80058b8 <HAL_GPIO_Init+0x14c>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800597c:	4a08      	ldr	r2, [pc, #32]	@ (80059a0 <HAL_GPIO_Init+0x234>)
 800597e:	6813      	ldr	r3, [r2, #0]
 8005980:	ea23 030e 	bic.w	r3, r3, lr
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	e7a0      	b.n	80058ca <HAL_GPIO_Init+0x15e>
  }
}
 8005988:	b002      	add	sp, #8
 800598a:	bd70      	pop	{r4, r5, r6, pc}
 800598c:	10220000 	.word	0x10220000
 8005990:	10310000 	.word	0x10310000
 8005994:	40021000 	.word	0x40021000
 8005998:	40010000 	.word	0x40010000
 800599c:	40010800 	.word	0x40010800
 80059a0:	40010400 	.word	0x40010400

080059a4 <HAL_GPIO_DeInit>:
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 80059a4:	2200      	movs	r2, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80059a6:	e07e      	b.n	8005aa6 <HAL_GPIO_DeInit+0x102>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
      tmp &= 0x0FuL << (4u * (position & 0x03u));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80059a8:	f04f 0e05 	mov.w	lr, #5
 80059ac:	e001      	b.n	80059b2 <HAL_GPIO_DeInit+0xe>
 80059ae:	f04f 0e00 	mov.w	lr, #0
 80059b2:	fa0e f404 	lsl.w	r4, lr, r4
 80059b6:	4564      	cmp	r4, ip
 80059b8:	d052      	beq.n	8005a60 <HAL_GPIO_DeInit+0xbc>
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80059ba:	2bff      	cmp	r3, #255	@ 0xff
 80059bc:	d86b      	bhi.n	8005a96 <HAL_GPIO_DeInit+0xf2>
 80059be:	4605      	mov	r5, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80059c0:	ea4f 0e82 	mov.w	lr, r2, lsl #2

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80059c4:	682c      	ldr	r4, [r5, #0]
 80059c6:	f04f 0c0f 	mov.w	ip, #15
 80059ca:	fa0c fc0e 	lsl.w	ip, ip, lr
 80059ce:	ea24 040c 	bic.w	r4, r4, ip
 80059d2:	f04f 0c04 	mov.w	ip, #4
 80059d6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80059da:	ea44 040c 	orr.w	r4, r4, ip
 80059de:	602c      	str	r4, [r5, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80059e0:	68c4      	ldr	r4, [r0, #12]
 80059e2:	ea24 0303 	bic.w	r3, r4, r3
 80059e6:	60c3      	str	r3, [r0, #12]
    }

    position++;
 80059e8:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0u)
 80059ea:	fa31 f302 	lsrs.w	r3, r1, r2
 80059ee:	d058      	beq.n	8005aa2 <HAL_GPIO_DeInit+0xfe>
    iocurrent = (GPIO_Pin) & (1uL << position);
 80059f0:	2301      	movs	r3, #1
 80059f2:	4093      	lsls	r3, r2
    if (iocurrent)
 80059f4:	400b      	ands	r3, r1
 80059f6:	d0f7      	beq.n	80059e8 <HAL_GPIO_DeInit+0x44>
      tmp = AFIO->EXTICR[position >> 2u];
 80059f8:	0897      	lsrs	r7, r2, #2
 80059fa:	1cbd      	adds	r5, r7, #2
 80059fc:	4c2f      	ldr	r4, [pc, #188]	@ (8005abc <HAL_GPIO_DeInit+0x118>)
 80059fe:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8005a02:	f002 0403 	and.w	r4, r2, #3
 8005a06:	00a4      	lsls	r4, r4, #2
 8005a08:	f04f 0c0f 	mov.w	ip, #15
 8005a0c:	fa0c f604 	lsl.w	r6, ip, r4
 8005a10:	ea06 0c05 	and.w	ip, r6, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005a14:	4d2a      	ldr	r5, [pc, #168]	@ (8005ac0 <HAL_GPIO_DeInit+0x11c>)
 8005a16:	42a8      	cmp	r0, r5
 8005a18:	d0c9      	beq.n	80059ae <HAL_GPIO_DeInit+0xa>
 8005a1a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005a1e:	42a8      	cmp	r0, r5
 8005a20:	d012      	beq.n	8005a48 <HAL_GPIO_DeInit+0xa4>
 8005a22:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005a26:	42a8      	cmp	r0, r5
 8005a28:	d011      	beq.n	8005a4e <HAL_GPIO_DeInit+0xaa>
 8005a2a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005a2e:	42a8      	cmp	r0, r5
 8005a30:	d010      	beq.n	8005a54 <HAL_GPIO_DeInit+0xb0>
 8005a32:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005a36:	42a8      	cmp	r0, r5
 8005a38:	d00f      	beq.n	8005a5a <HAL_GPIO_DeInit+0xb6>
 8005a3a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005a3e:	42a8      	cmp	r0, r5
 8005a40:	d0b2      	beq.n	80059a8 <HAL_GPIO_DeInit+0x4>
 8005a42:	f04f 0e06 	mov.w	lr, #6
 8005a46:	e7b4      	b.n	80059b2 <HAL_GPIO_DeInit+0xe>
 8005a48:	f04f 0e01 	mov.w	lr, #1
 8005a4c:	e7b1      	b.n	80059b2 <HAL_GPIO_DeInit+0xe>
 8005a4e:	f04f 0e02 	mov.w	lr, #2
 8005a52:	e7ae      	b.n	80059b2 <HAL_GPIO_DeInit+0xe>
 8005a54:	f04f 0e03 	mov.w	lr, #3
 8005a58:	e7ab      	b.n	80059b2 <HAL_GPIO_DeInit+0xe>
 8005a5a:	f04f 0e04 	mov.w	lr, #4
 8005a5e:	e7a8      	b.n	80059b2 <HAL_GPIO_DeInit+0xe>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005a60:	4c18      	ldr	r4, [pc, #96]	@ (8005ac4 <HAL_GPIO_DeInit+0x120>)
 8005a62:	6825      	ldr	r5, [r4, #0]
 8005a64:	ea25 0503 	bic.w	r5, r5, r3
 8005a68:	6025      	str	r5, [r4, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005a6a:	6865      	ldr	r5, [r4, #4]
 8005a6c:	ea25 0503 	bic.w	r5, r5, r3
 8005a70:	6065      	str	r5, [r4, #4]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005a72:	68e5      	ldr	r5, [r4, #12]
 8005a74:	ea25 0503 	bic.w	r5, r5, r3
 8005a78:	60e5      	str	r5, [r4, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005a7a:	68a5      	ldr	r5, [r4, #8]
 8005a7c:	ea25 0503 	bic.w	r5, r5, r3
 8005a80:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8005a82:	f8df c038 	ldr.w	ip, [pc, #56]	@ 8005abc <HAL_GPIO_DeInit+0x118>
 8005a86:	1cbc      	adds	r4, r7, #2
 8005a88:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8005a8c:	ea25 0506 	bic.w	r5, r5, r6
 8005a90:	f84c 5024 	str.w	r5, [ip, r4, lsl #2]
 8005a94:	e791      	b.n	80059ba <HAL_GPIO_DeInit+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005a96:	1d05      	adds	r5, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005a98:	f1a2 0e08 	sub.w	lr, r2, #8
 8005a9c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8005aa0:	e790      	b.n	80059c4 <HAL_GPIO_DeInit+0x20>
  }
}
 8005aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    position++;
 8005aa4:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0u)
 8005aa6:	fa31 f302 	lsrs.w	r3, r1, r2
 8005aaa:	d005      	beq.n	8005ab8 <HAL_GPIO_DeInit+0x114>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005aac:	2301      	movs	r3, #1
 8005aae:	4093      	lsls	r3, r2
    if (iocurrent)
 8005ab0:	400b      	ands	r3, r1
 8005ab2:	d0f7      	beq.n	8005aa4 <HAL_GPIO_DeInit+0x100>
{
 8005ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ab6:	e79f      	b.n	80059f8 <HAL_GPIO_DeInit+0x54>
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	40010000 	.word	0x40010000
 8005ac0:	40010800 	.word	0x40010800
 8005ac4:	40010400 	.word	0x40010400

08005ac8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ac8:	6883      	ldr	r3, [r0, #8]
 8005aca:	4219      	tst	r1, r3
 8005acc:	d001      	beq.n	8005ad2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8005ace:	2001      	movs	r0, #1
 8005ad0:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ad2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ad6:	b10a      	cbz	r2, 8005adc <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ad8:	6101      	str	r1, [r0, #16]
 8005ada:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005adc:	0409      	lsls	r1, r1, #16
 8005ade:	6101      	str	r1, [r0, #16]
  }
}
 8005ae0:	4770      	bx	lr

08005ae2 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ae2:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ae4:	ea01 0203 	and.w	r2, r1, r3
 8005ae8:	ea21 0103 	bic.w	r1, r1, r3
 8005aec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005af0:	6101      	str	r1, [r0, #16]
}
 8005af2:	4770      	bx	lr

08005af4 <HAL_GPIO_LockPin>:
* @param  GPIO_Pin: specifies the port bit to be locked.
*         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
* @retval None
*/
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005af4:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 8005af6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005afa:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  SET_BIT(tmp, GPIO_Pin);
 8005afc:	9b01      	ldr	r3, [sp, #4]
 8005afe:	430b      	orrs	r3, r1
 8005b00:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005b02:	9b01      	ldr	r3, [sp, #4]
 8005b04:	6183      	str	r3, [r0, #24]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 8005b06:	6181      	str	r1, [r0, #24]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005b08:	9b01      	ldr	r3, [sp, #4]
 8005b0a:	6183      	str	r3, [r0, #24]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 8005b0c:	6983      	ldr	r3, [r0, #24]
 8005b0e:	9301      	str	r3, [sp, #4]

  /* read again in order to confirm lock is active */
  if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 8005b10:	6983      	ldr	r3, [r0, #24]
 8005b12:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005b16:	d002      	beq.n	8005b1e <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
 8005b18:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_ERROR;
  }
}
 8005b1a:	b002      	add	sp, #8
 8005b1c:	4770      	bx	lr
    return HAL_ERROR;
 8005b1e:	2001      	movs	r0, #1
 8005b20:	e7fb      	b.n	8005b1a <HAL_GPIO_LockPin+0x26>

08005b22 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005b22:	4770      	bx	lr

08005b24 <HAL_GPIO_EXTI_IRQHandler>:
{
 8005b24:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b26:	4b05      	ldr	r3, [pc, #20]	@ (8005b3c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	4203      	tst	r3, r0
 8005b2c:	d100      	bne.n	8005b30 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8005b2e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b30:	4b02      	ldr	r3, [pc, #8]	@ (8005b3c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005b32:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b34:	f7ff fff5 	bl	8005b22 <HAL_GPIO_EXTI_Callback>
}
 8005b38:	e7f9      	b.n	8005b2e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8005b3a:	bf00      	nop
 8005b3c:	40010400 	.word	0x40010400

08005b40 <HAL_GPIOEx_ConfigEventout>:
  /* Verify the parameters */
  assert_param(IS_AFIO_EVENTOUT_PORT(GPIO_PortSource));
  assert_param(IS_AFIO_EVENTOUT_PIN(GPIO_PinSource));

  /* Apply the new configuration */
  MODIFY_REG(AFIO->EVCR, (AFIO_EVCR_PORT) | (AFIO_EVCR_PIN), (GPIO_PortSource) | (GPIO_PinSource));
 8005b40:	4a03      	ldr	r2, [pc, #12]	@ (8005b50 <HAL_GPIOEx_ConfigEventout+0x10>)
 8005b42:	6813      	ldr	r3, [r2, #0]
 8005b44:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005b48:	4308      	orrs	r0, r1
 8005b4a:	4303      	orrs	r3, r0
 8005b4c:	6013      	str	r3, [r2, #0]
}
 8005b4e:	4770      	bx	lr
 8005b50:	40010000 	.word	0x40010000

08005b54 <HAL_GPIOEx_EnableEventout>:
  * @brief  Enables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_EnableEventout(void)
{
  SET_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 8005b54:	4a02      	ldr	r2, [pc, #8]	@ (8005b60 <HAL_GPIOEx_EnableEventout+0xc>)
 8005b56:	6813      	ldr	r3, [r2, #0]
 8005b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b5c:	6013      	str	r3, [r2, #0]
}
 8005b5e:	4770      	bx	lr
 8005b60:	40010000 	.word	0x40010000

08005b64 <HAL_GPIOEx_DisableEventout>:
  * @brief  Disables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_DisableEventout(void)
{
  CLEAR_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 8005b64:	4a02      	ldr	r2, [pc, #8]	@ (8005b70 <HAL_GPIOEx_DisableEventout+0xc>)
 8005b66:	6813      	ldr	r3, [r2, #0]
 8005b68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b6c:	6013      	str	r3, [r2, #0]
}
 8005b6e:	4770      	bx	lr
 8005b70:	40010000 	.word	0x40010000

08005b74 <PWR_OverloadWfe>:

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
  __asm volatile( "wfe" );
 8005b74:	bf20      	wfe
  __asm volatile( "nop" );
 8005b76:	bf00      	nop
}
 8005b78:	4770      	bx	lr
	...

08005b7c <HAL_PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.  
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 8005b7c:	4b04      	ldr	r3, [pc, #16]	@ (8005b90 <HAL_PWR_DeInit+0x14>)
 8005b7e:	691a      	ldr	r2, [r3, #16]
 8005b80:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005b84:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_RELEASE_RESET();
 8005b86:	691a      	ldr	r2, [r3, #16]
 8005b88:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005b8c:	611a      	str	r2, [r3, #16]
}
 8005b8e:	4770      	bx	lr
 8005b90:	40021000 	.word	0x40021000

08005b94 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005b94:	4b01      	ldr	r3, [pc, #4]	@ (8005b9c <HAL_PWR_EnableBkUpAccess+0x8>)
 8005b96:	2201      	movs	r2, #1
 8005b98:	621a      	str	r2, [r3, #32]
}
 8005b9a:	4770      	bx	lr
 8005b9c:	420e0000 	.word	0x420e0000

08005ba0 <HAL_PWR_DisableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  /* Disable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005ba0:	4b01      	ldr	r3, [pc, #4]	@ (8005ba8 <HAL_PWR_DisableBkUpAccess+0x8>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	621a      	str	r2, [r3, #32]
}
 8005ba6:	4770      	bx	lr
 8005ba8:	420e0000 	.word	0x420e0000

08005bac <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8005bac:	4a1e      	ldr	r2, [pc, #120]	@ (8005c28 <HAL_PWR_ConfigPVD+0x7c>)
 8005bae:	6813      	ldr	r3, [r2, #0]
 8005bb0:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8005bb4:	6801      	ldr	r1, [r0, #0]
 8005bb6:	430b      	orrs	r3, r1
 8005bb8:	6013      	str	r3, [r2, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8005bba:	4b1c      	ldr	r3, [pc, #112]	@ (8005c2c <HAL_PWR_ConfigPVD+0x80>)
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005bc2:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005bca:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005bd2:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005bda:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8005bdc:	6843      	ldr	r3, [r0, #4]
 8005bde:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005be2:	d004      	beq.n	8005bee <HAL_PWR_ConfigPVD+0x42>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8005be4:	4a11      	ldr	r2, [pc, #68]	@ (8005c2c <HAL_PWR_ConfigPVD+0x80>)
 8005be6:	6813      	ldr	r3, [r2, #0]
 8005be8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bec:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8005bee:	6843      	ldr	r3, [r0, #4]
 8005bf0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005bf4:	d004      	beq.n	8005c00 <HAL_PWR_ConfigPVD+0x54>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8005bf6:	4a0d      	ldr	r2, [pc, #52]	@ (8005c2c <HAL_PWR_ConfigPVD+0x80>)
 8005bf8:	6853      	ldr	r3, [r2, #4]
 8005bfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bfe:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8005c00:	6843      	ldr	r3, [r0, #4]
 8005c02:	f013 0f01 	tst.w	r3, #1
 8005c06:	d004      	beq.n	8005c12 <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8005c08:	4a08      	ldr	r2, [pc, #32]	@ (8005c2c <HAL_PWR_ConfigPVD+0x80>)
 8005c0a:	6893      	ldr	r3, [r2, #8]
 8005c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c10:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8005c12:	6843      	ldr	r3, [r0, #4]
 8005c14:	f013 0f02 	tst.w	r3, #2
 8005c18:	d004      	beq.n	8005c24 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8005c1a:	4a04      	ldr	r2, [pc, #16]	@ (8005c2c <HAL_PWR_ConfigPVD+0x80>)
 8005c1c:	68d3      	ldr	r3, [r2, #12]
 8005c1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c22:	60d3      	str	r3, [r2, #12]
  }
}
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40007000 	.word	0x40007000
 8005c2c:	40010400 	.word	0x40010400

08005c30 <HAL_PWR_EnablePVD>:
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  /* Enable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8005c30:	4b01      	ldr	r3, [pc, #4]	@ (8005c38 <HAL_PWR_EnablePVD+0x8>)
 8005c32:	2201      	movs	r2, #1
 8005c34:	611a      	str	r2, [r3, #16]
}
 8005c36:	4770      	bx	lr
 8005c38:	420e0000 	.word	0x420e0000

08005c3c <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8005c3c:	4b01      	ldr	r3, [pc, #4]	@ (8005c44 <HAL_PWR_DisablePVD+0x8>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	611a      	str	r2, [r3, #16]
}
 8005c42:	4770      	bx	lr
 8005c44:	420e0000 	.word	0x420e0000

08005c48 <HAL_PWR_EnableWakeUpPin>:
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c48:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8005c4c:	fab0 f080 	clz	r0, r0
 8005c50:	4b02      	ldr	r3, [pc, #8]	@ (8005c5c <HAL_PWR_EnableWakeUpPin+0x14>)
 8005c52:	4403      	add	r3, r0
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]
}
 8005c5a:	4770      	bx	lr
 8005c5c:	10838020 	.word	0x10838020

08005c60 <HAL_PWR_DisableWakeUpPin>:
 8005c60:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 8005c64:	fab0 f080 	clz	r0, r0
 8005c68:	4b02      	ldr	r3, [pc, #8]	@ (8005c74 <HAL_PWR_DisableWakeUpPin+0x14>)
 8005c6a:	4403      	add	r3, r0
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]
}
 8005c72:	4770      	bx	lr
 8005c74:	10838020 	.word	0x10838020

08005c78 <HAL_PWR_EnterSLEEPMode>:
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005c78:	4a06      	ldr	r2, [pc, #24]	@ (8005c94 <HAL_PWR_EnterSLEEPMode+0x1c>)
 8005c7a:	6913      	ldr	r3, [r2, #16]
 8005c7c:	f023 0304 	bic.w	r3, r3, #4
 8005c80:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005c82:	2901      	cmp	r1, #1
 8005c84:	d003      	beq.n	8005c8e <HAL_PWR_EnterSLEEPMode+0x16>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005c86:	bf40      	sev
    __WFE();
 8005c88:	bf20      	wfe
    __WFE();
 8005c8a:	bf20      	wfe
  }
}
 8005c8c:	4770      	bx	lr
    __WFI();
 8005c8e:	bf30      	wfi
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	e000ed00 	.word	0xe000ed00

08005c98 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8005c98:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8005c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8005cd8 <HAL_PWR_EnterSTOPMode+0x40>)
 8005c9c:	6813      	ldr	r3, [r2, #0]
 8005c9e:	f023 0302 	bic.w	r3, r3, #2
 8005ca2:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8005ca4:	6813      	ldr	r3, [r2, #0]
 8005ca6:	f023 0301 	bic.w	r3, r3, #1
 8005caa:	4303      	orrs	r3, r0
 8005cac:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cae:	4a0b      	ldr	r2, [pc, #44]	@ (8005cdc <HAL_PWR_EnterSTOPMode+0x44>)
 8005cb0:	6913      	ldr	r3, [r2, #16]
 8005cb2:	f043 0304 	orr.w	r3, r3, #4
 8005cb6:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8005cb8:	2901      	cmp	r1, #1
 8005cba:	d106      	bne.n	8005cca <HAL_PWR_EnterSTOPMode+0x32>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005cbc:	bf30      	wfi
    __SEV();
    PWR_OverloadWfe(); /* WFE redefine locally */
    PWR_OverloadWfe(); /* WFE redefine locally */
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cbe:	4a07      	ldr	r2, [pc, #28]	@ (8005cdc <HAL_PWR_EnterSTOPMode+0x44>)
 8005cc0:	6913      	ldr	r3, [r2, #16]
 8005cc2:	f023 0304 	bic.w	r3, r3, #4
 8005cc6:	6113      	str	r3, [r2, #16]
}
 8005cc8:	bd08      	pop	{r3, pc}
    __SEV();
 8005cca:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 8005ccc:	f7ff ff52 	bl	8005b74 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8005cd0:	f7ff ff50 	bl	8005b74 <PWR_OverloadWfe>
 8005cd4:	e7f3      	b.n	8005cbe <HAL_PWR_EnterSTOPMode+0x26>
 8005cd6:	bf00      	nop
 8005cd8:	40007000 	.word	0x40007000
 8005cdc:	e000ed00 	.word	0xe000ed00

08005ce0 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8005ce0:	4a05      	ldr	r2, [pc, #20]	@ (8005cf8 <HAL_PWR_EnterSTANDBYMode+0x18>)
 8005ce2:	6813      	ldr	r3, [r2, #0]
 8005ce4:	f043 0302 	orr.w	r3, r3, #2
 8005ce8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cea:	4a04      	ldr	r2, [pc, #16]	@ (8005cfc <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8005cec:	6913      	ldr	r3, [r2, #16]
 8005cee:	f043 0304 	orr.w	r3, r3, #4
 8005cf2:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8005cf4:	bf30      	wfi
}
 8005cf6:	4770      	bx	lr
 8005cf8:	40007000 	.word	0x40007000
 8005cfc:	e000ed00 	.word	0xe000ed00

08005d00 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005d00:	4a02      	ldr	r2, [pc, #8]	@ (8005d0c <HAL_PWR_EnableSleepOnExit+0xc>)
 8005d02:	6913      	ldr	r3, [r2, #16]
 8005d04:	f043 0302 	orr.w	r3, r3, #2
 8005d08:	6113      	str	r3, [r2, #16]
}
 8005d0a:	4770      	bx	lr
 8005d0c:	e000ed00 	.word	0xe000ed00

08005d10 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005d10:	4a02      	ldr	r2, [pc, #8]	@ (8005d1c <HAL_PWR_DisableSleepOnExit+0xc>)
 8005d12:	6913      	ldr	r3, [r2, #16]
 8005d14:	f023 0302 	bic.w	r3, r3, #2
 8005d18:	6113      	str	r3, [r2, #16]
}
 8005d1a:	4770      	bx	lr
 8005d1c:	e000ed00 	.word	0xe000ed00

08005d20 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005d20:	4a02      	ldr	r2, [pc, #8]	@ (8005d2c <HAL_PWR_EnableSEVOnPend+0xc>)
 8005d22:	6913      	ldr	r3, [r2, #16]
 8005d24:	f043 0310 	orr.w	r3, r3, #16
 8005d28:	6113      	str	r3, [r2, #16]
}
 8005d2a:	4770      	bx	lr
 8005d2c:	e000ed00 	.word	0xe000ed00

08005d30 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005d30:	4a02      	ldr	r2, [pc, #8]	@ (8005d3c <HAL_PWR_DisableSEVOnPend+0xc>)
 8005d32:	6913      	ldr	r3, [r2, #16]
 8005d34:	f023 0310 	bic.w	r3, r3, #16
 8005d38:	6113      	str	r3, [r2, #16]
}
 8005d3a:	4770      	bx	lr
 8005d3c:	e000ed00 	.word	0xe000ed00

08005d40 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8005d40:	4770      	bx	lr
	...

08005d44 <HAL_PWR_PVD_IRQHandler>:
{
 8005d44:	b508      	push	{r3, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8005d46:	4b06      	ldr	r3, [pc, #24]	@ (8005d60 <HAL_PWR_PVD_IRQHandler+0x1c>)
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005d4e:	d100      	bne.n	8005d52 <HAL_PWR_PVD_IRQHandler+0xe>
}
 8005d50:	bd08      	pop	{r3, pc}
    HAL_PWR_PVDCallback();
 8005d52:	f7ff fff5 	bl	8005d40 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8005d56:	4b02      	ldr	r3, [pc, #8]	@ (8005d60 <HAL_PWR_PVD_IRQHandler+0x1c>)
 8005d58:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005d5c:	615a      	str	r2, [r3, #20]
}
 8005d5e:	e7f7      	b.n	8005d50 <HAL_PWR_PVD_IRQHandler+0xc>
 8005d60:	40010400 	.word	0x40010400

08005d64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005d64:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d66:	4b08      	ldr	r3, [pc, #32]	@ (8005d88 <RCC_Delay+0x24>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a08      	ldr	r2, [pc, #32]	@ (8005d8c <RCC_Delay+0x28>)
 8005d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d70:	0a5b      	lsrs	r3, r3, #9
 8005d72:	fb00 f303 	mul.w	r3, r0, r3
 8005d76:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8005d78:	bf00      	nop
  }
  while (Delay --);
 8005d7a:	9b01      	ldr	r3, [sp, #4]
 8005d7c:	1e5a      	subs	r2, r3, #1
 8005d7e:	9201      	str	r2, [sp, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1f9      	bne.n	8005d78 <RCC_Delay+0x14>
}
 8005d84:	b002      	add	sp, #8
 8005d86:	4770      	bx	lr
 8005d88:	20000010 	.word	0x20000010
 8005d8c:	10624dd3 	.word	0x10624dd3

08005d90 <HAL_RCC_DeInit>:
{
 8005d90:	b570      	push	{r4, r5, r6, lr}
  tickstart = HAL_GetTick();
 8005d92:	f7fd fef7 	bl	8003b84 <HAL_GetTick>
 8005d96:	4604      	mov	r4, r0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005d98:	4a36      	ldr	r2, [pc, #216]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005d9a:	6813      	ldr	r3, [r2, #0]
 8005d9c:	f043 0301 	orr.w	r3, r3, #1
 8005da0:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005da2:	4b34      	ldr	r3, [pc, #208]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f013 0f02 	tst.w	r3, #2
 8005daa:	d107      	bne.n	8005dbc <HAL_RCC_DeInit+0x2c>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dac:	f7fd feea 	bl	8003b84 <HAL_GetTick>
 8005db0:	1b00      	subs	r0, r0, r4
 8005db2:	2802      	cmp	r0, #2
 8005db4:	d9f5      	bls.n	8005da2 <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 8005db6:	2403      	movs	r4, #3
}
 8005db8:	4620      	mov	r0, r4
 8005dba:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8005dbc:	4d2d      	ldr	r5, [pc, #180]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005dbe:	682b      	ldr	r3, [r5, #0]
 8005dc0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dc8:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8005dca:	f7fd fedb 	bl	8003b84 <HAL_GetTick>
 8005dce:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	606b      	str	r3, [r5, #4]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8005dd4:	4b27      	ldr	r3, [pc, #156]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f013 0f0c 	tst.w	r3, #12
 8005ddc:	d008      	beq.n	8005df0 <HAL_RCC_DeInit+0x60>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dde:	f7fd fed1 	bl	8003b84 <HAL_GetTick>
 8005de2:	1b00      	subs	r0, r0, r4
 8005de4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005de8:	4298      	cmp	r0, r3
 8005dea:	d9f3      	bls.n	8005dd4 <HAL_RCC_DeInit+0x44>
      return HAL_TIMEOUT;
 8005dec:	2403      	movs	r4, #3
 8005dee:	e7e3      	b.n	8005db8 <HAL_RCC_DeInit+0x28>
  SystemCoreClock = HSI_VALUE;
 8005df0:	4b21      	ldr	r3, [pc, #132]	@ (8005e78 <HAL_RCC_DeInit+0xe8>)
 8005df2:	4a22      	ldr	r2, [pc, #136]	@ (8005e7c <HAL_RCC_DeInit+0xec>)
 8005df4:	601a      	str	r2, [r3, #0]
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005df6:	4b22      	ldr	r3, [pc, #136]	@ (8005e80 <HAL_RCC_DeInit+0xf0>)
 8005df8:	6818      	ldr	r0, [r3, #0]
 8005dfa:	f7fd fe7f 	bl	8003afc <HAL_InitTick>
 8005dfe:	4604      	mov	r4, r0
 8005e00:	b108      	cbz	r0, 8005e06 <HAL_RCC_DeInit+0x76>
    return HAL_ERROR;
 8005e02:	2401      	movs	r4, #1
 8005e04:	e7d8      	b.n	8005db8 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8005e06:	f7fd febd 	bl	8003b84 <HAL_GetTick>
 8005e0a:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005e0c:	4a19      	ldr	r2, [pc, #100]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e14:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005e16:	4b17      	ldr	r3, [pc, #92]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005e1e:	d006      	beq.n	8005e2e <HAL_RCC_DeInit+0x9e>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e20:	f7fd feb0 	bl	8003b84 <HAL_GetTick>
 8005e24:	1b40      	subs	r0, r0, r5
 8005e26:	2802      	cmp	r0, #2
 8005e28:	d9f5      	bls.n	8005e16 <HAL_RCC_DeInit+0x86>
      return HAL_TIMEOUT;
 8005e2a:	2403      	movs	r4, #3
 8005e2c:	e7c4      	b.n	8005db8 <HAL_RCC_DeInit+0x28>
  CLEAR_REG(RCC->CFGR);
 8005e2e:	4e11      	ldr	r6, [pc, #68]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005e30:	2300      	movs	r3, #0
 8005e32:	6073      	str	r3, [r6, #4]
  tickstart = HAL_GetTick();
 8005e34:	f7fd fea6 	bl	8003b84 <HAL_GetTick>
 8005e38:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8005e3a:	6833      	ldr	r3, [r6, #0]
 8005e3c:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8005e40:	6033      	str	r3, [r6, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005e42:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005e4a:	d006      	beq.n	8005e5a <HAL_RCC_DeInit+0xca>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e4c:	f7fd fe9a 	bl	8003b84 <HAL_GetTick>
 8005e50:	1b40      	subs	r0, r0, r5
 8005e52:	2864      	cmp	r0, #100	@ 0x64
 8005e54:	d9f5      	bls.n	8005e42 <HAL_RCC_DeInit+0xb2>
      return HAL_TIMEOUT;
 8005e56:	2403      	movs	r4, #3
 8005e58:	e7ae      	b.n	8005db8 <HAL_RCC_DeInit+0x28>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8005e5a:	4b06      	ldr	r3, [pc, #24]	@ (8005e74 <HAL_RCC_DeInit+0xe4>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005e62:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8005e64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e66:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005e6a:	625a      	str	r2, [r3, #36]	@ 0x24
  CLEAR_REG(RCC->CIR);
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e70:	e7a2      	b.n	8005db8 <HAL_RCC_DeInit+0x28>
 8005e72:	bf00      	nop
 8005e74:	40021000 	.word	0x40021000
 8005e78:	20000010 	.word	0x20000010
 8005e7c:	007a1200 	.word	0x007a1200
 8005e80:	20000018 	.word	0x20000018

08005e84 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005e84:	2800      	cmp	r0, #0
 8005e86:	f000 81f1 	beq.w	800626c <HAL_RCC_OscConfig+0x3e8>
{
 8005e8a:	b570      	push	{r4, r5, r6, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e90:	6803      	ldr	r3, [r0, #0]
 8005e92:	f013 0f01 	tst.w	r3, #1
 8005e96:	d02c      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e98:	4b99      	ldr	r3, [pc, #612]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f003 030c 	and.w	r3, r3, #12
 8005ea0:	2b04      	cmp	r3, #4
 8005ea2:	d01d      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ea4:	4b96      	ldr	r3, [pc, #600]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f003 030c 	and.w	r3, r3, #12
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d012      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005eb0:	6863      	ldr	r3, [r4, #4]
 8005eb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eb6:	d041      	beq.n	8005f3c <HAL_RCC_OscConfig+0xb8>
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d155      	bne.n	8005f68 <HAL_RCC_OscConfig+0xe4>
 8005ebc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ec0:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	e037      	b.n	8005f46 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005ed6:	4b8a      	ldr	r3, [pc, #552]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005ede:	d0e7      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee0:	4b87      	ldr	r3, [pc, #540]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005ee8:	d003      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x6e>
 8005eea:	6863      	ldr	r3, [r4, #4]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 81bf 	beq.w	8006270 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	f013 0f02 	tst.w	r3, #2
 8005ef8:	d075      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005efa:	4b81      	ldr	r3, [pc, #516]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f013 0f0c 	tst.w	r3, #12
 8005f02:	d05f      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005f04:	4b7e      	ldr	r3, [pc, #504]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f003 030c 	and.w	r3, r3, #12
 8005f0c:	2b08      	cmp	r3, #8
 8005f0e:	d054      	beq.n	8005fba <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f10:	6923      	ldr	r3, [r4, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 808a 	beq.w	800602c <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8005f18:	4b7a      	ldr	r3, [pc, #488]	@ (8006104 <HAL_RCC_OscConfig+0x280>)
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005f1e:	f7fd fe31 	bl	8003b84 <HAL_GetTick>
 8005f22:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f24:	4b76      	ldr	r3, [pc, #472]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f013 0f02 	tst.w	r3, #2
 8005f2c:	d175      	bne.n	800601a <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f2e:	f7fd fe29 	bl	8003b84 <HAL_GetTick>
 8005f32:	1b40      	subs	r0, r0, r5
 8005f34:	2802      	cmp	r0, #2
 8005f36:	d9f5      	bls.n	8005f24 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8005f38:	2003      	movs	r0, #3
 8005f3a:	e19e      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f3c:	4a70      	ldr	r2, [pc, #448]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005f3e:	6813      	ldr	r3, [r2, #0]
 8005f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f44:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f46:	6863      	ldr	r3, [r4, #4]
 8005f48:	b343      	cbz	r3, 8005f9c <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8005f4a:	f7fd fe1b 	bl	8003b84 <HAL_GetTick>
 8005f4e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f50:	4b6b      	ldr	r3, [pc, #428]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005f58:	d1cb      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f5a:	f7fd fe13 	bl	8003b84 <HAL_GetTick>
 8005f5e:	1b40      	subs	r0, r0, r5
 8005f60:	2864      	cmp	r0, #100	@ 0x64
 8005f62:	d9f5      	bls.n	8005f50 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8005f64:	2003      	movs	r0, #3
 8005f66:	e188      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f6c:	d009      	beq.n	8005f82 <HAL_RCC_OscConfig+0xfe>
 8005f6e:	4b64      	ldr	r3, [pc, #400]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005f76:	601a      	str	r2, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	e7e1      	b.n	8005f46 <HAL_RCC_OscConfig+0xc2>
 8005f82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005f86:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005f90:	601a      	str	r2, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005f98:	601a      	str	r2, [r3, #0]
 8005f9a:	e7d4      	b.n	8005f46 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8005f9c:	f7fd fdf2 	bl	8003b84 <HAL_GetTick>
 8005fa0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fa2:	4b57      	ldr	r3, [pc, #348]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005faa:	d0a2      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fac:	f7fd fdea 	bl	8003b84 <HAL_GetTick>
 8005fb0:	1b40      	subs	r0, r0, r5
 8005fb2:	2864      	cmp	r0, #100	@ 0x64
 8005fb4:	d9f5      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8005fb6:	2003      	movs	r0, #3
 8005fb8:	e15f      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005fba:	4b51      	ldr	r3, [pc, #324]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005fc2:	d1a5      	bne.n	8005f10 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fc4:	4b4e      	ldr	r3, [pc, #312]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f013 0f02 	tst.w	r3, #2
 8005fcc:	d003      	beq.n	8005fd6 <HAL_RCC_OscConfig+0x152>
 8005fce:	6923      	ldr	r3, [r4, #16]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	f040 814f 	bne.w	8006274 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fd6:	4a4a      	ldr	r2, [pc, #296]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8005fd8:	6813      	ldr	r3, [r2, #0]
 8005fda:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005fde:	6961      	ldr	r1, [r4, #20]
 8005fe0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005fe4:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fe6:	6823      	ldr	r3, [r4, #0]
 8005fe8:	f013 0f08 	tst.w	r3, #8
 8005fec:	d033      	beq.n	8006056 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fee:	69a3      	ldr	r3, [r4, #24]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d05c      	beq.n	80060ae <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8005ff4:	4b43      	ldr	r3, [pc, #268]	@ (8006104 <HAL_RCC_OscConfig+0x280>)
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005ffc:	f7fd fdc2 	bl	8003b84 <HAL_GetTick>
 8006000:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006002:	4b3f      	ldr	r3, [pc, #252]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8006004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006006:	f013 0f02 	tst.w	r3, #2
 800600a:	d121      	bne.n	8006050 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800600c:	f7fd fdba 	bl	8003b84 <HAL_GetTick>
 8006010:	1b40      	subs	r0, r0, r5
 8006012:	2802      	cmp	r0, #2
 8006014:	d9f5      	bls.n	8006002 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8006016:	2003      	movs	r0, #3
 8006018:	e12f      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800601a:	4a39      	ldr	r2, [pc, #228]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 800601c:	6813      	ldr	r3, [r2, #0]
 800601e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006022:	6961      	ldr	r1, [r4, #20]
 8006024:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006028:	6013      	str	r3, [r2, #0]
 800602a:	e7dc      	b.n	8005fe6 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 800602c:	4b35      	ldr	r3, [pc, #212]	@ (8006104 <HAL_RCC_OscConfig+0x280>)
 800602e:	2200      	movs	r2, #0
 8006030:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006032:	f7fd fda7 	bl	8003b84 <HAL_GetTick>
 8006036:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006038:	4b31      	ldr	r3, [pc, #196]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f013 0f02 	tst.w	r3, #2
 8006040:	d0d1      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006042:	f7fd fd9f 	bl	8003b84 <HAL_GetTick>
 8006046:	1b40      	subs	r0, r0, r5
 8006048:	2802      	cmp	r0, #2
 800604a:	d9f5      	bls.n	8006038 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 800604c:	2003      	movs	r0, #3
 800604e:	e114      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8006050:	2001      	movs	r0, #1
 8006052:	f7ff fe87 	bl	8005d64 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006056:	6823      	ldr	r3, [r4, #0]
 8006058:	f013 0f04 	tst.w	r3, #4
 800605c:	f000 8096 	beq.w	800618c <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006060:	4b27      	ldr	r3, [pc, #156]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8006068:	d134      	bne.n	80060d4 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 800606a:	4b25      	ldr	r3, [pc, #148]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 800606c:	69da      	ldr	r2, [r3, #28]
 800606e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006072:	61da      	str	r2, [r3, #28]
 8006074:	69db      	ldr	r3, [r3, #28]
 8006076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800607a:	9301      	str	r3, [sp, #4]
 800607c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800607e:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006080:	4b21      	ldr	r3, [pc, #132]	@ (8006108 <HAL_RCC_OscConfig+0x284>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006088:	d026      	beq.n	80060d8 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800608a:	68e3      	ldr	r3, [r4, #12]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d03d      	beq.n	800610c <HAL_RCC_OscConfig+0x288>
 8006090:	2b00      	cmp	r3, #0
 8006092:	d153      	bne.n	800613c <HAL_RCC_OscConfig+0x2b8>
 8006094:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006098:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 800609c:	6a1a      	ldr	r2, [r3, #32]
 800609e:	f022 0201 	bic.w	r2, r2, #1
 80060a2:	621a      	str	r2, [r3, #32]
 80060a4:	6a1a      	ldr	r2, [r3, #32]
 80060a6:	f022 0204 	bic.w	r2, r2, #4
 80060aa:	621a      	str	r2, [r3, #32]
 80060ac:	e033      	b.n	8006116 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 80060ae:	4b15      	ldr	r3, [pc, #84]	@ (8006104 <HAL_RCC_OscConfig+0x280>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80060b6:	f7fd fd65 	bl	8003b84 <HAL_GetTick>
 80060ba:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060bc:	4b10      	ldr	r3, [pc, #64]	@ (8006100 <HAL_RCC_OscConfig+0x27c>)
 80060be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c0:	f013 0f02 	tst.w	r3, #2
 80060c4:	d0c7      	beq.n	8006056 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060c6:	f7fd fd5d 	bl	8003b84 <HAL_GetTick>
 80060ca:	1b40      	subs	r0, r0, r5
 80060cc:	2802      	cmp	r0, #2
 80060ce:	d9f5      	bls.n	80060bc <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 80060d0:	2003      	movs	r0, #3
 80060d2:	e0d2      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 80060d4:	2500      	movs	r5, #0
 80060d6:	e7d3      	b.n	8006080 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060d8:	4a0b      	ldr	r2, [pc, #44]	@ (8006108 <HAL_RCC_OscConfig+0x284>)
 80060da:	6813      	ldr	r3, [r2, #0]
 80060dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060e0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80060e2:	f7fd fd4f 	bl	8003b84 <HAL_GetTick>
 80060e6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060e8:	4b07      	ldr	r3, [pc, #28]	@ (8006108 <HAL_RCC_OscConfig+0x284>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80060f0:	d1cb      	bne.n	800608a <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060f2:	f7fd fd47 	bl	8003b84 <HAL_GetTick>
 80060f6:	1b80      	subs	r0, r0, r6
 80060f8:	2864      	cmp	r0, #100	@ 0x64
 80060fa:	d9f5      	bls.n	80060e8 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 80060fc:	2003      	movs	r0, #3
 80060fe:	e0bc      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
 8006100:	40021000 	.word	0x40021000
 8006104:	42420000 	.word	0x42420000
 8006108:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800610c:	4a5f      	ldr	r2, [pc, #380]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 800610e:	6a13      	ldr	r3, [r2, #32]
 8006110:	f043 0301 	orr.w	r3, r3, #1
 8006114:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006116:	68e3      	ldr	r3, [r4, #12]
 8006118:	b333      	cbz	r3, 8006168 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 800611a:	f7fd fd33 	bl	8003b84 <HAL_GetTick>
 800611e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006120:	4b5a      	ldr	r3, [pc, #360]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	f013 0f02 	tst.w	r3, #2
 8006128:	d12f      	bne.n	800618a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800612a:	f7fd fd2b 	bl	8003b84 <HAL_GetTick>
 800612e:	1b80      	subs	r0, r0, r6
 8006130:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006134:	4298      	cmp	r0, r3
 8006136:	d9f3      	bls.n	8006120 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8006138:	2003      	movs	r0, #3
 800613a:	e09e      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800613c:	2b05      	cmp	r3, #5
 800613e:	d009      	beq.n	8006154 <HAL_RCC_OscConfig+0x2d0>
 8006140:	4b52      	ldr	r3, [pc, #328]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006142:	6a1a      	ldr	r2, [r3, #32]
 8006144:	f022 0201 	bic.w	r2, r2, #1
 8006148:	621a      	str	r2, [r3, #32]
 800614a:	6a1a      	ldr	r2, [r3, #32]
 800614c:	f022 0204 	bic.w	r2, r2, #4
 8006150:	621a      	str	r2, [r3, #32]
 8006152:	e7e0      	b.n	8006116 <HAL_RCC_OscConfig+0x292>
 8006154:	4b4d      	ldr	r3, [pc, #308]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006156:	6a1a      	ldr	r2, [r3, #32]
 8006158:	f042 0204 	orr.w	r2, r2, #4
 800615c:	621a      	str	r2, [r3, #32]
 800615e:	6a1a      	ldr	r2, [r3, #32]
 8006160:	f042 0201 	orr.w	r2, r2, #1
 8006164:	621a      	str	r2, [r3, #32]
 8006166:	e7d6      	b.n	8006116 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8006168:	f7fd fd0c 	bl	8003b84 <HAL_GetTick>
 800616c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800616e:	4b47      	ldr	r3, [pc, #284]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	f013 0f02 	tst.w	r3, #2
 8006176:	d008      	beq.n	800618a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006178:	f7fd fd04 	bl	8003b84 <HAL_GetTick>
 800617c:	1b80      	subs	r0, r0, r6
 800617e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006182:	4298      	cmp	r0, r3
 8006184:	d9f3      	bls.n	800616e <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8006186:	2003      	movs	r0, #3
 8006188:	e077      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 800618a:	b9e5      	cbnz	r5, 80061c6 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800618c:	69e3      	ldr	r3, [r4, #28]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d072      	beq.n	8006278 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006192:	4a3e      	ldr	r2, [pc, #248]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006194:	6852      	ldr	r2, [r2, #4]
 8006196:	f002 020c 	and.w	r2, r2, #12
 800619a:	2a08      	cmp	r2, #8
 800619c:	d056      	beq.n	800624c <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d017      	beq.n	80061d2 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 80061a2:	4b3b      	ldr	r3, [pc, #236]	@ (8006290 <HAL_RCC_OscConfig+0x40c>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80061a8:	f7fd fcec 	bl	8003b84 <HAL_GetTick>
 80061ac:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061ae:	4b37      	ldr	r3, [pc, #220]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80061b6:	d047      	beq.n	8006248 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061b8:	f7fd fce4 	bl	8003b84 <HAL_GetTick>
 80061bc:	1b00      	subs	r0, r0, r4
 80061be:	2802      	cmp	r0, #2
 80061c0:	d9f5      	bls.n	80061ae <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80061c2:	2003      	movs	r0, #3
 80061c4:	e059      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80061c6:	4a31      	ldr	r2, [pc, #196]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 80061c8:	69d3      	ldr	r3, [r2, #28]
 80061ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061ce:	61d3      	str	r3, [r2, #28]
 80061d0:	e7dc      	b.n	800618c <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 80061d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006290 <HAL_RCC_OscConfig+0x40c>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80061d8:	f7fd fcd4 	bl	8003b84 <HAL_GetTick>
 80061dc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061de:	4b2b      	ldr	r3, [pc, #172]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80061e6:	d006      	beq.n	80061f6 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061e8:	f7fd fccc 	bl	8003b84 <HAL_GetTick>
 80061ec:	1b40      	subs	r0, r0, r5
 80061ee:	2802      	cmp	r0, #2
 80061f0:	d9f5      	bls.n	80061de <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80061f2:	2003      	movs	r0, #3
 80061f4:	e041      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80061f6:	6a23      	ldr	r3, [r4, #32]
 80061f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061fc:	d01a      	beq.n	8006234 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061fe:	4923      	ldr	r1, [pc, #140]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006200:	684b      	ldr	r3, [r1, #4]
 8006202:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8006206:	6a22      	ldr	r2, [r4, #32]
 8006208:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800620a:	4302      	orrs	r2, r0
 800620c:	4313      	orrs	r3, r2
 800620e:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8006210:	4b1f      	ldr	r3, [pc, #124]	@ (8006290 <HAL_RCC_OscConfig+0x40c>)
 8006212:	2201      	movs	r2, #1
 8006214:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8006216:	f7fd fcb5 	bl	8003b84 <HAL_GetTick>
 800621a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800621c:	4b1b      	ldr	r3, [pc, #108]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006224:	d10e      	bne.n	8006244 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006226:	f7fd fcad 	bl	8003b84 <HAL_GetTick>
 800622a:	1b00      	subs	r0, r0, r4
 800622c:	2802      	cmp	r0, #2
 800622e:	d9f5      	bls.n	800621c <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8006230:	2003      	movs	r0, #3
 8006232:	e022      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006234:	4a15      	ldr	r2, [pc, #84]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006236:	6853      	ldr	r3, [r2, #4]
 8006238:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800623c:	68a1      	ldr	r1, [r4, #8]
 800623e:	430b      	orrs	r3, r1
 8006240:	6053      	str	r3, [r2, #4]
 8006242:	e7dc      	b.n	80061fe <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8006244:	2000      	movs	r0, #0
 8006246:	e018      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
 8006248:	2000      	movs	r0, #0
 800624a:	e016      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800624c:	2b01      	cmp	r3, #1
 800624e:	d016      	beq.n	800627e <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8006250:	4b0e      	ldr	r3, [pc, #56]	@ (800628c <HAL_RCC_OscConfig+0x408>)
 8006252:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006254:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8006258:	6a22      	ldr	r2, [r4, #32]
 800625a:	4291      	cmp	r1, r2
 800625c:	d111      	bne.n	8006282 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800625e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8006262:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006264:	4293      	cmp	r3, r2
 8006266:	d10e      	bne.n	8006286 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8006268:	2000      	movs	r0, #0
 800626a:	e006      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 800626c:	2001      	movs	r0, #1
}
 800626e:	4770      	bx	lr
        return HAL_ERROR;
 8006270:	2001      	movs	r0, #1
 8006272:	e002      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8006274:	2001      	movs	r0, #1
 8006276:	e000      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8006278:	2000      	movs	r0, #0
}
 800627a:	b002      	add	sp, #8
 800627c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800627e:	2001      	movs	r0, #1
 8006280:	e7fb      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8006282:	2001      	movs	r0, #1
 8006284:	e7f9      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
 8006286:	2001      	movs	r0, #1
 8006288:	e7f7      	b.n	800627a <HAL_RCC_OscConfig+0x3f6>
 800628a:	bf00      	nop
 800628c:	40021000 	.word	0x40021000
 8006290:	42420000 	.word	0x42420000

08006294 <HAL_RCC_MCOConfig>:
{
 8006294:	b530      	push	{r4, r5, lr}
 8006296:	b087      	sub	sp, #28
 8006298:	460d      	mov	r5, r1
  GPIO_InitTypeDef gpio = {0U};
 800629a:	2300      	movs	r3, #0
 800629c:	9302      	str	r3, [sp, #8]
 800629e:	9303      	str	r3, [sp, #12]
 80062a0:	9304      	str	r3, [sp, #16]
 80062a2:	9305      	str	r3, [sp, #20]
  gpio.Mode      = GPIO_MODE_AF_PP;
 80062a4:	2302      	movs	r3, #2
 80062a6:	9303      	str	r3, [sp, #12]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80062a8:	2303      	movs	r3, #3
 80062aa:	9305      	str	r3, [sp, #20]
  gpio.Pin       = MCO1_PIN;
 80062ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80062b0:	9302      	str	r3, [sp, #8]
  MCO1_CLK_ENABLE();
 80062b2:	4c0a      	ldr	r4, [pc, #40]	@ (80062dc <HAL_RCC_MCOConfig+0x48>)
 80062b4:	69a3      	ldr	r3, [r4, #24]
 80062b6:	f043 0304 	orr.w	r3, r3, #4
 80062ba:	61a3      	str	r3, [r4, #24]
 80062bc:	69a3      	ldr	r3, [r4, #24]
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	9301      	str	r3, [sp, #4]
 80062c4:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80062c6:	a902      	add	r1, sp, #8
 80062c8:	4805      	ldr	r0, [pc, #20]	@ (80062e0 <HAL_RCC_MCOConfig+0x4c>)
 80062ca:	f7ff fa4f 	bl	800576c <HAL_GPIO_Init>
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80062ce:	6863      	ldr	r3, [r4, #4]
 80062d0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80062d4:	432b      	orrs	r3, r5
 80062d6:	6063      	str	r3, [r4, #4]
}
 80062d8:	b007      	add	sp, #28
 80062da:	bd30      	pop	{r4, r5, pc}
 80062dc:	40021000 	.word	0x40021000
 80062e0:	40010800 	.word	0x40010800

080062e4 <HAL_RCC_EnableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80062e4:	4b01      	ldr	r3, [pc, #4]	@ (80062ec <HAL_RCC_EnableCSS+0x8>)
 80062e6:	2201      	movs	r2, #1
 80062e8:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80062ea:	4770      	bx	lr
 80062ec:	42420000 	.word	0x42420000

080062f0 <HAL_RCC_DisableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 80062f0:	4b01      	ldr	r3, [pc, #4]	@ (80062f8 <HAL_RCC_DisableCSS+0x8>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80062f6:	4770      	bx	lr
 80062f8:	42420000 	.word	0x42420000

080062fc <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80062fc:	4b0f      	ldr	r3, [pc, #60]	@ (800633c <HAL_RCC_GetSysClockFreq+0x40>)
 80062fe:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8006300:	f003 020c 	and.w	r2, r3, #12
 8006304:	2a08      	cmp	r2, #8
 8006306:	d001      	beq.n	800630c <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8006308:	480d      	ldr	r0, [pc, #52]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x44>)
}
 800630a:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800630c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8006310:	490c      	ldr	r1, [pc, #48]	@ (8006344 <HAL_RCC_GetSysClockFreq+0x48>)
 8006312:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006314:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006318:	d00b      	beq.n	8006332 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800631a:	4b08      	ldr	r3, [pc, #32]	@ (800633c <HAL_RCC_GetSysClockFreq+0x40>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8006322:	4a09      	ldr	r2, [pc, #36]	@ (8006348 <HAL_RCC_GetSysClockFreq+0x4c>)
 8006324:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006326:	4a06      	ldr	r2, [pc, #24]	@ (8006340 <HAL_RCC_GetSysClockFreq+0x44>)
 8006328:	fb02 f000 	mul.w	r0, r2, r0
 800632c:	fbb0 f0f3 	udiv	r0, r0, r3
 8006330:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006332:	4b06      	ldr	r3, [pc, #24]	@ (800634c <HAL_RCC_GetSysClockFreq+0x50>)
 8006334:	fb03 f000 	mul.w	r0, r3, r0
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	40021000 	.word	0x40021000
 8006340:	007a1200 	.word	0x007a1200
 8006344:	08013afc 	.word	0x08013afc
 8006348:	08013af8 	.word	0x08013af8
 800634c:	003d0900 	.word	0x003d0900

08006350 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006350:	2800      	cmp	r0, #0
 8006352:	f000 80a0 	beq.w	8006496 <HAL_RCC_ClockConfig+0x146>
{
 8006356:	b570      	push	{r4, r5, r6, lr}
 8006358:	460d      	mov	r5, r1
 800635a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800635c:	4b52      	ldr	r3, [pc, #328]	@ (80064a8 <HAL_RCC_ClockConfig+0x158>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	428b      	cmp	r3, r1
 8006366:	d20b      	bcs.n	8006380 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006368:	4a4f      	ldr	r2, [pc, #316]	@ (80064a8 <HAL_RCC_ClockConfig+0x158>)
 800636a:	6813      	ldr	r3, [r2, #0]
 800636c:	f023 0307 	bic.w	r3, r3, #7
 8006370:	430b      	orrs	r3, r1
 8006372:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006374:	6813      	ldr	r3, [r2, #0]
 8006376:	f003 0307 	and.w	r3, r3, #7
 800637a:	428b      	cmp	r3, r1
 800637c:	f040 808d 	bne.w	800649a <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	f013 0f02 	tst.w	r3, #2
 8006386:	d017      	beq.n	80063b8 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006388:	f013 0f04 	tst.w	r3, #4
 800638c:	d004      	beq.n	8006398 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800638e:	4a47      	ldr	r2, [pc, #284]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 8006390:	6853      	ldr	r3, [r2, #4]
 8006392:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006396:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	f013 0f08 	tst.w	r3, #8
 800639e:	d004      	beq.n	80063aa <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063a0:	4a42      	ldr	r2, [pc, #264]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 80063a2:	6853      	ldr	r3, [r2, #4]
 80063a4:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80063a8:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063aa:	4a40      	ldr	r2, [pc, #256]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 80063ac:	6853      	ldr	r3, [r2, #4]
 80063ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063b2:	68a1      	ldr	r1, [r4, #8]
 80063b4:	430b      	orrs	r3, r1
 80063b6:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063b8:	6823      	ldr	r3, [r4, #0]
 80063ba:	f013 0f01 	tst.w	r3, #1
 80063be:	d031      	beq.n	8006424 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063c0:	6863      	ldr	r3, [r4, #4]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d020      	beq.n	8006408 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d025      	beq.n	8006416 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ca:	4a38      	ldr	r2, [pc, #224]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 80063cc:	6812      	ldr	r2, [r2, #0]
 80063ce:	f012 0f02 	tst.w	r2, #2
 80063d2:	d064      	beq.n	800649e <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063d4:	4935      	ldr	r1, [pc, #212]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 80063d6:	684a      	ldr	r2, [r1, #4]
 80063d8:	f022 0203 	bic.w	r2, r2, #3
 80063dc:	4313      	orrs	r3, r2
 80063de:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80063e0:	f7fd fbd0 	bl	8003b84 <HAL_GetTick>
 80063e4:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063e6:	4b31      	ldr	r3, [pc, #196]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f003 030c 	and.w	r3, r3, #12
 80063ee:	6862      	ldr	r2, [r4, #4]
 80063f0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80063f4:	d016      	beq.n	8006424 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063f6:	f7fd fbc5 	bl	8003b84 <HAL_GetTick>
 80063fa:	1b80      	subs	r0, r0, r6
 80063fc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006400:	4298      	cmp	r0, r3
 8006402:	d9f0      	bls.n	80063e6 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8006404:	2003      	movs	r0, #3
 8006406:	e045      	b.n	8006494 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006408:	4a28      	ldr	r2, [pc, #160]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 800640a:	6812      	ldr	r2, [r2, #0]
 800640c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8006410:	d1e0      	bne.n	80063d4 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8006412:	2001      	movs	r0, #1
 8006414:	e03e      	b.n	8006494 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006416:	4a25      	ldr	r2, [pc, #148]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 8006418:	6812      	ldr	r2, [r2, #0]
 800641a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800641e:	d1d9      	bne.n	80063d4 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8006420:	2001      	movs	r0, #1
 8006422:	e037      	b.n	8006494 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006424:	4b20      	ldr	r3, [pc, #128]	@ (80064a8 <HAL_RCC_ClockConfig+0x158>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0307 	and.w	r3, r3, #7
 800642c:	42ab      	cmp	r3, r5
 800642e:	d90a      	bls.n	8006446 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006430:	4a1d      	ldr	r2, [pc, #116]	@ (80064a8 <HAL_RCC_ClockConfig+0x158>)
 8006432:	6813      	ldr	r3, [r2, #0]
 8006434:	f023 0307 	bic.w	r3, r3, #7
 8006438:	432b      	orrs	r3, r5
 800643a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800643c:	6813      	ldr	r3, [r2, #0]
 800643e:	f003 0307 	and.w	r3, r3, #7
 8006442:	42ab      	cmp	r3, r5
 8006444:	d12d      	bne.n	80064a2 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	f013 0f04 	tst.w	r3, #4
 800644c:	d006      	beq.n	800645c <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800644e:	4a17      	ldr	r2, [pc, #92]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 8006450:	6853      	ldr	r3, [r2, #4]
 8006452:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006456:	68e1      	ldr	r1, [r4, #12]
 8006458:	430b      	orrs	r3, r1
 800645a:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	f013 0f08 	tst.w	r3, #8
 8006462:	d007      	beq.n	8006474 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006464:	4a11      	ldr	r2, [pc, #68]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 8006466:	6853      	ldr	r3, [r2, #4]
 8006468:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800646c:	6921      	ldr	r1, [r4, #16]
 800646e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006472:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006474:	f7ff ff42 	bl	80062fc <HAL_RCC_GetSysClockFreq>
 8006478:	4b0c      	ldr	r3, [pc, #48]	@ (80064ac <HAL_RCC_ClockConfig+0x15c>)
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006480:	4a0b      	ldr	r2, [pc, #44]	@ (80064b0 <HAL_RCC_ClockConfig+0x160>)
 8006482:	5cd3      	ldrb	r3, [r2, r3]
 8006484:	40d8      	lsrs	r0, r3
 8006486:	4b0b      	ldr	r3, [pc, #44]	@ (80064b4 <HAL_RCC_ClockConfig+0x164>)
 8006488:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800648a:	4b0b      	ldr	r3, [pc, #44]	@ (80064b8 <HAL_RCC_ClockConfig+0x168>)
 800648c:	6818      	ldr	r0, [r3, #0]
 800648e:	f7fd fb35 	bl	8003afc <HAL_InitTick>
  return HAL_OK;
 8006492:	2000      	movs	r0, #0
}
 8006494:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006496:	2001      	movs	r0, #1
}
 8006498:	4770      	bx	lr
    return HAL_ERROR;
 800649a:	2001      	movs	r0, #1
 800649c:	e7fa      	b.n	8006494 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 800649e:	2001      	movs	r0, #1
 80064a0:	e7f8      	b.n	8006494 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80064a2:	2001      	movs	r0, #1
 80064a4:	e7f6      	b.n	8006494 <HAL_RCC_ClockConfig+0x144>
 80064a6:	bf00      	nop
 80064a8:	40022000 	.word	0x40022000
 80064ac:	40021000 	.word	0x40021000
 80064b0:	08013ae8 	.word	0x08013ae8
 80064b4:	20000010 	.word	0x20000010
 80064b8:	20000018 	.word	0x20000018

080064bc <HAL_RCC_GetHCLKFreq>:
}
 80064bc:	4b01      	ldr	r3, [pc, #4]	@ (80064c4 <HAL_RCC_GetHCLKFreq+0x8>)
 80064be:	6818      	ldr	r0, [r3, #0]
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	20000010 	.word	0x20000010

080064c8 <HAL_RCC_GetPCLK1Freq>:
{
 80064c8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80064ca:	f7ff fff7 	bl	80064bc <HAL_RCC_GetHCLKFreq>
 80064ce:	4b04      	ldr	r3, [pc, #16]	@ (80064e0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80064d6:	4a03      	ldr	r2, [pc, #12]	@ (80064e4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80064d8:	5cd3      	ldrb	r3, [r2, r3]
}
 80064da:	40d8      	lsrs	r0, r3
 80064dc:	bd08      	pop	{r3, pc}
 80064de:	bf00      	nop
 80064e0:	40021000 	.word	0x40021000
 80064e4:	08013ae0 	.word	0x08013ae0

080064e8 <HAL_RCC_GetPCLK2Freq>:
{
 80064e8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80064ea:	f7ff ffe7 	bl	80064bc <HAL_RCC_GetHCLKFreq>
 80064ee:	4b04      	ldr	r3, [pc, #16]	@ (8006500 <HAL_RCC_GetPCLK2Freq+0x18>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80064f6:	4a03      	ldr	r2, [pc, #12]	@ (8006504 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80064f8:	5cd3      	ldrb	r3, [r2, r3]
}
 80064fa:	40d8      	lsrs	r0, r3
 80064fc:	bd08      	pop	{r3, pc}
 80064fe:	bf00      	nop
 8006500:	40021000 	.word	0x40021000
 8006504:	08013ae0 	.word	0x08013ae0

08006508 <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 8006508:	230f      	movs	r3, #15
 800650a:	6003      	str	r3, [r0, #0]
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 800650c:	4b2a      	ldr	r3, [pc, #168]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8006514:	d030      	beq.n	8006578 <HAL_RCC_GetOscConfig+0x70>
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8006516:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800651a:	6043      	str	r3, [r0, #4]
  RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 800651c:	4a26      	ldr	r2, [pc, #152]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 800651e:	6853      	ldr	r3, [r2, #4]
 8006520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006524:	6083      	str	r3, [r0, #8]
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 8006526:	6813      	ldr	r3, [r2, #0]
 8006528:	f013 0f01 	tst.w	r3, #1
 800652c:	d030      	beq.n	8006590 <HAL_RCC_GetOscConfig+0x88>
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800652e:	2301      	movs	r3, #1
 8006530:	6103      	str	r3, [r0, #16]
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8006532:	4a21      	ldr	r2, [pc, #132]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 8006534:	6813      	ldr	r3, [r2, #0]
 8006536:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 800653a:	6143      	str	r3, [r0, #20]
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 800653c:	6a13      	ldr	r3, [r2, #32]
 800653e:	f013 0f04 	tst.w	r3, #4
 8006542:	d028      	beq.n	8006596 <HAL_RCC_GetOscConfig+0x8e>
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8006544:	2305      	movs	r3, #5
 8006546:	60c3      	str	r3, [r0, #12]
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006548:	4b1b      	ldr	r3, [pc, #108]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 800654a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654c:	f013 0f01 	tst.w	r3, #1
 8006550:	d02c      	beq.n	80065ac <HAL_RCC_GetOscConfig+0xa4>
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8006552:	2301      	movs	r3, #1
 8006554:	6183      	str	r3, [r0, #24]
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 8006556:	4b18      	ldr	r3, [pc, #96]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800655e:	d028      	beq.n	80065b2 <HAL_RCC_GetOscConfig+0xaa>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8006560:	2302      	movs	r3, #2
 8006562:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 8006564:	4a14      	ldr	r2, [pc, #80]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 8006566:	6853      	ldr	r3, [r2, #4]
 8006568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800656c:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 800656e:	6853      	ldr	r3, [r2, #4]
 8006570:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8006574:	6243      	str	r3, [r0, #36]	@ 0x24
}
 8006576:	4770      	bx	lr
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 8006578:	4b0f      	ldr	r3, [pc, #60]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006580:	d003      	beq.n	800658a <HAL_RCC_GetOscConfig+0x82>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8006582:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006586:	6043      	str	r3, [r0, #4]
 8006588:	e7c8      	b.n	800651c <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 800658a:	2300      	movs	r3, #0
 800658c:	6043      	str	r3, [r0, #4]
 800658e:	e7c5      	b.n	800651c <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8006590:	2300      	movs	r3, #0
 8006592:	6103      	str	r3, [r0, #16]
 8006594:	e7cd      	b.n	8006532 <HAL_RCC_GetOscConfig+0x2a>
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8006596:	4b08      	ldr	r3, [pc, #32]	@ (80065b8 <HAL_RCC_GetOscConfig+0xb0>)
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	f013 0f01 	tst.w	r3, #1
 800659e:	d002      	beq.n	80065a6 <HAL_RCC_GetOscConfig+0x9e>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 80065a0:	2301      	movs	r3, #1
 80065a2:	60c3      	str	r3, [r0, #12]
 80065a4:	e7d0      	b.n	8006548 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80065a6:	2300      	movs	r3, #0
 80065a8:	60c3      	str	r3, [r0, #12]
 80065aa:	e7cd      	b.n	8006548 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80065ac:	2300      	movs	r3, #0
 80065ae:	6183      	str	r3, [r0, #24]
 80065b0:	e7d1      	b.n	8006556 <HAL_RCC_GetOscConfig+0x4e>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 80065b2:	2301      	movs	r3, #1
 80065b4:	61c3      	str	r3, [r0, #28]
 80065b6:	e7d5      	b.n	8006564 <HAL_RCC_GetOscConfig+0x5c>
 80065b8:	40021000 	.word	0x40021000

080065bc <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065bc:	230f      	movs	r3, #15
 80065be:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065c0:	4b0b      	ldr	r3, [pc, #44]	@ (80065f0 <HAL_RCC_GetClockConfig+0x34>)
 80065c2:	685a      	ldr	r2, [r3, #4]
 80065c4:	f002 0203 	and.w	r2, r2, #3
 80065c8:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80065d0:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80065d8:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	08db      	lsrs	r3, r3, #3
 80065de:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065e2:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80065e4:	4b03      	ldr	r3, [pc, #12]	@ (80065f4 <HAL_RCC_GetClockConfig+0x38>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0307 	and.w	r3, r3, #7
 80065ec:	600b      	str	r3, [r1, #0]
}
 80065ee:	4770      	bx	lr
 80065f0:	40021000 	.word	0x40021000
 80065f4:	40022000 	.word	0x40022000

080065f8 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 80065f8:	4770      	bx	lr
	...

080065fc <HAL_RCC_NMI_IRQHandler>:
{
 80065fc:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 80065fe:	4b06      	ldr	r3, [pc, #24]	@ (8006618 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006606:	d100      	bne.n	800660a <HAL_RCC_NMI_IRQHandler+0xe>
}
 8006608:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 800660a:	f7ff fff5 	bl	80065f8 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800660e:	4b02      	ldr	r3, [pc, #8]	@ (8006618 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8006610:	2280      	movs	r2, #128	@ 0x80
 8006612:	729a      	strb	r2, [r3, #10]
}
 8006614:	e7f8      	b.n	8006608 <HAL_RCC_NMI_IRQHandler+0xc>
 8006616:	bf00      	nop
 8006618:	40021000 	.word	0x40021000

0800661c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006622:	6803      	ldr	r3, [r0, #0]
 8006624:	f013 0f01 	tst.w	r3, #1
 8006628:	d036      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800662a:	4b3f      	ldr	r3, [pc, #252]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8006632:	d149      	bne.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006634:	4b3c      	ldr	r3, [pc, #240]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006636:	69da      	ldr	r2, [r3, #28]
 8006638:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800663c:	61da      	str	r2, [r3, #28]
 800663e:	69db      	ldr	r3, [r3, #28]
 8006640:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006644:	9301      	str	r3, [sp, #4]
 8006646:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006648:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800664a:	4b38      	ldr	r3, [pc, #224]	@ (800672c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006652:	d03b      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006654:	4b34      	ldr	r3, [pc, #208]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006656:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006658:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800665c:	d013      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800665e:	6862      	ldr	r2, [r4, #4]
 8006660:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8006664:	429a      	cmp	r2, r3
 8006666:	d00e      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006668:	4a2f      	ldr	r2, [pc, #188]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800666a:	6a13      	ldr	r3, [r2, #32]
 800666c:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006670:	492f      	ldr	r1, [pc, #188]	@ (8006730 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8006672:	2601      	movs	r6, #1
 8006674:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006678:	2600      	movs	r6, #0
 800667a:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800667e:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006680:	f013 0f01 	tst.w	r3, #1
 8006684:	d136      	bne.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006686:	4a28      	ldr	r2, [pc, #160]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006688:	6a13      	ldr	r3, [r2, #32]
 800668a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800668e:	6861      	ldr	r1, [r4, #4]
 8006690:	430b      	orrs	r3, r1
 8006692:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006694:	2d00      	cmp	r5, #0
 8006696:	d13e      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	f013 0f02 	tst.w	r3, #2
 800669e:	d006      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80066a0:	4a21      	ldr	r2, [pc, #132]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80066a2:	6853      	ldr	r3, [r2, #4]
 80066a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80066a8:	68a1      	ldr	r1, [r4, #8]
 80066aa:	430b      	orrs	r3, r1
 80066ac:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	f013 0f10 	tst.w	r3, #16
 80066b4:	d034      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80066b8:	6853      	ldr	r3, [r2, #4]
 80066ba:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80066be:	6961      	ldr	r1, [r4, #20]
 80066c0:	430b      	orrs	r3, r1
 80066c2:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80066c4:	2000      	movs	r0, #0
 80066c6:	e02c      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 80066c8:	2500      	movs	r5, #0
 80066ca:	e7be      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066cc:	4a17      	ldr	r2, [pc, #92]	@ (800672c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80066ce:	6813      	ldr	r3, [r2, #0]
 80066d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066d4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80066d6:	f7fd fa55 	bl	8003b84 <HAL_GetTick>
 80066da:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066dc:	4b13      	ldr	r3, [pc, #76]	@ (800672c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80066e4:	d1b6      	bne.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066e6:	f7fd fa4d 	bl	8003b84 <HAL_GetTick>
 80066ea:	1b80      	subs	r0, r0, r6
 80066ec:	2864      	cmp	r0, #100	@ 0x64
 80066ee:	d9f5      	bls.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 80066f0:	2003      	movs	r0, #3
 80066f2:	e016      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 80066f4:	f7fd fa46 	bl	8003b84 <HAL_GetTick>
 80066f8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	f013 0f02 	tst.w	r3, #2
 8006702:	d1c0      	bne.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006704:	f7fd fa3e 	bl	8003b84 <HAL_GetTick>
 8006708:	1b80      	subs	r0, r0, r6
 800670a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800670e:	4298      	cmp	r0, r3
 8006710:	d9f3      	bls.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 8006712:	2003      	movs	r0, #3
 8006714:	e005      	b.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006716:	69d3      	ldr	r3, [r2, #28]
 8006718:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800671c:	61d3      	str	r3, [r2, #28]
 800671e:	e7bb      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8006720:	2000      	movs	r0, #0
}
 8006722:	b002      	add	sp, #8
 8006724:	bd70      	pop	{r4, r5, r6, pc}
 8006726:	bf00      	nop
 8006728:	40021000 	.word	0x40021000
 800672c:	40007000 	.word	0x40007000
 8006730:	42420000 	.word	0x42420000

08006734 <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t srcclk = 0U;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006734:	2301      	movs	r3, #1
 8006736:	6003      	str	r3, [r0, #0]

  /* Get the RTC configuration -----------------------------------------------*/
  srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006738:	4b0c      	ldr	r3, [pc, #48]	@ (800676c <HAL_RCCEx_GetPeriphCLKConfig+0x38>)
 800673a:	6a1a      	ldr	r2, [r3, #32]
 800673c:	f402 7240 	and.w	r2, r2, #768	@ 0x300
  /* Source clock is LSE or LSI*/
  PeriphClkInit->RTCClockSelection = srcclk;
 8006740:	6042      	str	r2, [r0, #4]

  /* Get the ADC clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC;
 8006742:	2203      	movs	r2, #3
 8006744:	6002      	str	r2, [r0, #0]
  PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE();
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 800674c:	6082      	str	r2, [r0, #8]

#endif /* STM32F105xC || STM32F107xC */

#if defined(STM32F103xE) || defined(STM32F103xG)
  /* Get the I2S2 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S2;
 800674e:	2207      	movs	r2, #7
 8006750:	6002      	str	r2, [r0, #0]
  PeriphClkInit->I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 8006752:	2200      	movs	r2, #0
 8006754:	60c2      	str	r2, [r0, #12]

  /* Get the I2S3 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S3;
 8006756:	210f      	movs	r1, #15
 8006758:	6001      	str	r1, [r0, #0]
  PeriphClkInit->I2s3ClockSelection = RCC_I2S3CLKSOURCE_SYSCLK;
 800675a:	6102      	str	r2, [r0, #16]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /* Get the USB clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 800675c:	221f      	movs	r2, #31
 800675e:	6002      	str	r2, [r0, #0]
  PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE();
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006766:	6143      	str	r3, [r0, #20]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
}
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40021000 	.word	0x40021000

08006770 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006770:	b508      	push	{r3, lr}
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006772:	3801      	subs	r0, #1
 8006774:	280f      	cmp	r0, #15
 8006776:	d863      	bhi.n	8006840 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8006778:	e8df f000 	tbb	[pc, r0]
 800677c:	2f625735 	.word	0x2f625735
 8006780:	32626262 	.word	0x32626262
 8006784:	62626262 	.word	0x62626262
 8006788:	08626262 	.word	0x08626262
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800678c:	4b2f      	ldr	r3, [pc, #188]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 800678e:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006790:	6818      	ldr	r0, [r3, #0]
 8006792:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 8006796:	d054      	beq.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006798:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800679c:	492c      	ldr	r1, [pc, #176]	@ (8006850 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 800679e:	5cc8      	ldrb	r0, [r1, r3]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80067a0:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80067a4:	d015      	beq.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80067a6:	4b29      	ldr	r3, [pc, #164]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80067ae:	4a29      	ldr	r2, [pc, #164]	@ (8006854 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 80067b0:	5cd2      	ldrb	r2, [r2, r3]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80067b2:	4b29      	ldr	r3, [pc, #164]	@ (8006858 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
 80067b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80067b8:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80067bc:	4b23      	ldr	r3, [pc, #140]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80067c4:	d13d      	bne.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 80067c6:	0040      	lsls	r0, r0, #1
 80067c8:	4b24      	ldr	r3, [pc, #144]	@ (800685c <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 80067ca:	fba3 3000 	umull	r3, r0, r3, r0
 80067ce:	0840      	lsrs	r0, r0, #1
 80067d0:	e037      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80067d2:	4b23      	ldr	r3, [pc, #140]	@ (8006860 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 80067d4:	fb03 f000 	mul.w	r0, r3, r0
 80067d8:	e7f0      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80067da:	f7ff fd8f 	bl	80062fc <HAL_RCC_GetSysClockFreq>
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80067de:	e030      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80067e0:	f7ff fd8c 	bl	80062fc <HAL_RCC_GetSysClockFreq>
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80067e4:	e02d      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80067e6:	4b19      	ldr	r3, [pc, #100]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80067e8:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80067ea:	f240 3202 	movw	r2, #770	@ 0x302
 80067ee:	401a      	ands	r2, r3
 80067f0:	f5b2 7f81 	cmp.w	r2, #258	@ 0x102
 80067f4:	d026      	beq.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80067f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067fe:	d004      	beq.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006800:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006804:	d009      	beq.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t temp_reg = 0U, frequency = 0U;
 8006806:	2000      	movs	r0, #0
 8006808:	e01b      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800680a:	4a10      	ldr	r2, [pc, #64]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 800680c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800680e:	f012 0f02 	tst.w	r2, #2
 8006812:	d0f5      	beq.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
        frequency = LSI_VALUE;
 8006814:	f649 4040 	movw	r0, #40000	@ 0x9c40
 8006818:	e013      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800681a:	4b0c      	ldr	r3, [pc, #48]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 800681c:	6818      	ldr	r0, [r3, #0]
 800681e:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006822:	d00e      	beq.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      {
        frequency = HSE_VALUE / 128U;
 8006824:	f24f 4024 	movw	r0, #62500	@ 0xf424
    default:
    {
      break;
    }
  }
  return (frequency);
 8006828:	e00b      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800682a:	f7ff fe5d 	bl	80064e8 <HAL_RCC_GetPCLK2Freq>
 800682e:	4b07      	ldr	r3, [pc, #28]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8006836:	3301      	adds	r3, #1
 8006838:	005b      	lsls	r3, r3, #1
 800683a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800683e:	e000      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8006840:	2000      	movs	r0, #0
}
 8006842:	bd08      	pop	{r3, pc}
        frequency = LSE_VALUE;
 8006844:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006848:	e7fb      	b.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800684a:	bf00      	nop
 800684c:	40021000 	.word	0x40021000
 8006850:	08013b10 	.word	0x08013b10
 8006854:	08013b0c 	.word	0x08013b0c
 8006858:	007a1200 	.word	0x007a1200
 800685c:	aaaaaaab 	.word	0xaaaaaaab
 8006860:	003d0900 	.word	0x003d0900

08006864 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006864:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	9301      	str	r3, [sp, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800686a:	4b16      	ldr	r3, [pc, #88]	@ (80068c4 <SPI_AbortRx_ISR+0x60>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a16      	ldr	r2, [pc, #88]	@ (80068c8 <SPI_AbortRx_ISR+0x64>)
 8006870:	fba2 2303 	umull	r2, r3, r2, r3
 8006874:	0a5b      	lsrs	r3, r3, #9
 8006876:	2264      	movs	r2, #100	@ 0x64
 8006878:	fb02 f303 	mul.w	r3, r2, r3
 800687c:	9300      	str	r3, [sp, #0]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800687e:	9b00      	ldr	r3, [sp, #0]
 8006880:	b143      	cbz	r3, 8006894 <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 8006882:	9b00      	ldr	r3, [sp, #0]
 8006884:	3b01      	subs	r3, #1
 8006886:	9300      	str	r3, [sp, #0]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8006888:	6803      	ldr	r3, [r0, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f013 0f02 	tst.w	r3, #2
 8006890:	d0f5      	beq.n	800687e <SPI_AbortRx_ISR+0x1a>
 8006892:	e003      	b.n	800689c <SPI_AbortRx_ISR+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006894:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800689a:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800689c:	6802      	ldr	r2, [r0, #0]
 800689e:	6813      	ldr	r3, [r2, #0]
 80068a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068a4:	6013      	str	r3, [r2, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80068a6:	6802      	ldr	r2, [r0, #0]
 80068a8:	6853      	ldr	r3, [r2, #4]
 80068aa:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80068ae:	6053      	str	r3, [r2, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80068b0:	6803      	ldr	r3, [r0, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	9301      	str	r3, [sp, #4]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80068b6:	9b01      	ldr	r3, [sp, #4]

  hspi->State = HAL_SPI_STATE_ABORT;
 80068b8:	2307      	movs	r3, #7
 80068ba:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
}
 80068be:	b002      	add	sp, #8
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	20000010 	.word	0x20000010
 80068c8:	057619f1 	.word	0x057619f1

080068cc <SPI_AbortTx_ISR>:
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80068cc:	6802      	ldr	r2, [r0, #0]
 80068ce:	6853      	ldr	r3, [r2, #4]
 80068d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068d4:	6053      	str	r3, [r2, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068d6:	6802      	ldr	r2, [r0, #0]
 80068d8:	6813      	ldr	r3, [r2, #0]
 80068da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068de:	6013      	str	r3, [r2, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 80068e0:	2307      	movs	r3, #7
 80068e2:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
}
 80068e6:	4770      	bx	lr

080068e8 <SPI_WaitFlagStateUntilTimeout>:
{
 80068e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ec:	b082      	sub	sp, #8
 80068ee:	4605      	mov	r5, r0
 80068f0:	4688      	mov	r8, r1
 80068f2:	4617      	mov	r7, r2
 80068f4:	461e      	mov	r6, r3
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068f6:	f7fd f945 	bl	8003b84 <HAL_GetTick>
 80068fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068fc:	1a1b      	subs	r3, r3, r0
 80068fe:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8006902:	f7fd f93f 	bl	8003b84 <HAL_GetTick>
 8006906:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006908:	4b28      	ldr	r3, [pc, #160]	@ (80069ac <SPI_WaitFlagStateUntilTimeout+0xc4>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8006910:	fb09 f303 	mul.w	r3, r9, r3
 8006914:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006916:	682b      	ldr	r3, [r5, #0]
 8006918:	689c      	ldr	r4, [r3, #8]
 800691a:	ea38 0404 	bics.w	r4, r8, r4
 800691e:	bf0c      	ite	eq
 8006920:	2301      	moveq	r3, #1
 8006922:	2300      	movne	r3, #0
 8006924:	42bb      	cmp	r3, r7
 8006926:	d03d      	beq.n	80069a4 <SPI_WaitFlagStateUntilTimeout+0xbc>
    if (Timeout != HAL_MAX_DELAY)
 8006928:	f1b6 3fff 	cmp.w	r6, #4294967295
 800692c:	d0f3      	beq.n	8006916 <SPI_WaitFlagStateUntilTimeout+0x2e>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800692e:	f7fd f929 	bl	8003b84 <HAL_GetTick>
 8006932:	eba0 000a 	sub.w	r0, r0, sl
 8006936:	4548      	cmp	r0, r9
 8006938:	d207      	bcs.n	800694a <SPI_WaitFlagStateUntilTimeout+0x62>
      if (count == 0U)
 800693a:	9a01      	ldr	r2, [sp, #4]
 800693c:	b102      	cbz	r2, 8006940 <SPI_WaitFlagStateUntilTimeout+0x58>
 800693e:	464a      	mov	r2, r9
      count--;
 8006940:	9b01      	ldr	r3, [sp, #4]
 8006942:	3b01      	subs	r3, #1
 8006944:	9301      	str	r3, [sp, #4]
 8006946:	4691      	mov	r9, r2
 8006948:	e7e5      	b.n	8006916 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800694a:	682a      	ldr	r2, [r5, #0]
 800694c:	6853      	ldr	r3, [r2, #4]
 800694e:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8006952:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006954:	686b      	ldr	r3, [r5, #4]
 8006956:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800695a:	d00b      	beq.n	8006974 <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800695c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800695e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006962:	d014      	beq.n	800698e <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 8006964:	2301      	movs	r3, #1
 8006966:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800696a:	2300      	movs	r3, #0
 800696c:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006970:	2003      	movs	r0, #3
 8006972:	e018      	b.n	80069a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006974:	68ab      	ldr	r3, [r5, #8]
 8006976:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800697a:	d002      	beq.n	8006982 <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800697c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006980:	d1ec      	bne.n	800695c <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 8006982:	682a      	ldr	r2, [r5, #0]
 8006984:	6813      	ldr	r3, [r2, #0]
 8006986:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800698a:	6013      	str	r3, [r2, #0]
 800698c:	e7e6      	b.n	800695c <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 800698e:	682a      	ldr	r2, [r5, #0]
 8006990:	6813      	ldr	r3, [r2, #0]
 8006992:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006996:	6013      	str	r3, [r2, #0]
 8006998:	682a      	ldr	r2, [r5, #0]
 800699a:	6813      	ldr	r3, [r2, #0]
 800699c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80069a0:	6013      	str	r3, [r2, #0]
 80069a2:	e7df      	b.n	8006964 <SPI_WaitFlagStateUntilTimeout+0x7c>
  return HAL_OK;
 80069a4:	2000      	movs	r0, #0
}
 80069a6:	b002      	add	sp, #8
 80069a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ac:	20000010 	.word	0x20000010

080069b0 <SPI_EndRxTxTransaction>:
{
 80069b0:	b570      	push	{r4, r5, r6, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	4606      	mov	r6, r0
 80069b6:	460c      	mov	r4, r1
 80069b8:	4615      	mov	r5, r2
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80069ba:	9200      	str	r2, [sp, #0]
 80069bc:	460b      	mov	r3, r1
 80069be:	2201      	movs	r2, #1
 80069c0:	2102      	movs	r1, #2
 80069c2:	f7ff ff91 	bl	80068e8 <SPI_WaitFlagStateUntilTimeout>
 80069c6:	b948      	cbnz	r0, 80069dc <SPI_EndRxTxTransaction+0x2c>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069c8:	9500      	str	r5, [sp, #0]
 80069ca:	4623      	mov	r3, r4
 80069cc:	2200      	movs	r2, #0
 80069ce:	2180      	movs	r1, #128	@ 0x80
 80069d0:	4630      	mov	r0, r6
 80069d2:	f7ff ff89 	bl	80068e8 <SPI_WaitFlagStateUntilTimeout>
 80069d6:	b938      	cbnz	r0, 80069e8 <SPI_EndRxTxTransaction+0x38>
}
 80069d8:	b002      	add	sp, #8
 80069da:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069dc:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 80069de:	f043 0320 	orr.w	r3, r3, #32
 80069e2:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 80069e4:	2003      	movs	r0, #3
 80069e6:	e7f7      	b.n	80069d8 <SPI_EndRxTxTransaction+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069e8:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 80069ea:	f043 0320 	orr.w	r3, r3, #32
 80069ee:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 80069f0:	2003      	movs	r0, #3
 80069f2:	e7f1      	b.n	80069d8 <SPI_EndRxTxTransaction+0x28>

080069f4 <SPI_EndRxTransaction>:
{
 80069f4:	b510      	push	{r4, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	4604      	mov	r4, r0
 80069fa:	460b      	mov	r3, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069fc:	6841      	ldr	r1, [r0, #4]
 80069fe:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8006a02:	d010      	beq.n	8006a26 <SPI_EndRxTransaction+0x32>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006a04:	6861      	ldr	r1, [r4, #4]
 8006a06:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8006a0a:	d103      	bne.n	8006a14 <SPI_EndRxTransaction+0x20>
 8006a0c:	68a1      	ldr	r1, [r4, #8]
 8006a0e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006a12:	d015      	beq.n	8006a40 <SPI_EndRxTransaction+0x4c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a14:	9200      	str	r2, [sp, #0]
 8006a16:	2200      	movs	r2, #0
 8006a18:	2180      	movs	r1, #128	@ 0x80
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	f7ff ff64 	bl	80068e8 <SPI_WaitFlagStateUntilTimeout>
 8006a20:	b9e0      	cbnz	r0, 8006a5c <SPI_EndRxTransaction+0x68>
}
 8006a22:	b002      	add	sp, #8
 8006a24:	bd10      	pop	{r4, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a26:	6881      	ldr	r1, [r0, #8]
 8006a28:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8006a2c:	d002      	beq.n	8006a34 <SPI_EndRxTransaction+0x40>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a2e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006a32:	d1e7      	bne.n	8006a04 <SPI_EndRxTransaction+0x10>
    __HAL_SPI_DISABLE(hspi);
 8006a34:	6820      	ldr	r0, [r4, #0]
 8006a36:	6801      	ldr	r1, [r0, #0]
 8006a38:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8006a3c:	6001      	str	r1, [r0, #0]
 8006a3e:	e7e1      	b.n	8006a04 <SPI_EndRxTransaction+0x10>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006a40:	9200      	str	r2, [sp, #0]
 8006a42:	2200      	movs	r2, #0
 8006a44:	2101      	movs	r1, #1
 8006a46:	4620      	mov	r0, r4
 8006a48:	f7ff ff4e 	bl	80068e8 <SPI_WaitFlagStateUntilTimeout>
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	d0e8      	beq.n	8006a22 <SPI_EndRxTransaction+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a50:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006a52:	f043 0320 	orr.w	r3, r3, #32
 8006a56:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006a58:	2003      	movs	r0, #3
 8006a5a:	e7e2      	b.n	8006a22 <SPI_EndRxTransaction+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a5c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006a5e:	f043 0320 	orr.w	r3, r3, #32
 8006a62:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006a64:	2003      	movs	r0, #3
 8006a66:	e7dc      	b.n	8006a22 <SPI_EndRxTransaction+0x2e>
}
 8006a68:	4770      	bx	lr

08006a6a <HAL_SPI_Init>:
  if (hspi == NULL)
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	d056      	beq.n	8006b1c <HAL_SPI_Init+0xb2>
{
 8006a6e:	b510      	push	{r4, lr}
 8006a70:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a72:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8006a74:	b933      	cbnz	r3, 8006a84 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a76:	6843      	ldr	r3, [r0, #4]
 8006a78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a7c:	d005      	beq.n	8006a8a <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	61c3      	str	r3, [r0, #28]
 8006a82:	e002      	b.n	8006a8a <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a84:	2300      	movs	r3, #0
 8006a86:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a88:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a8e:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d03c      	beq.n	8006b10 <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 8006a96:	2302      	movs	r3, #2
 8006a98:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8006a9c:	6822      	ldr	r2, [r4, #0]
 8006a9e:	6813      	ldr	r3, [r2, #0]
 8006aa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aa4:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006aa6:	6863      	ldr	r3, [r4, #4]
 8006aa8:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8006aac:	68a2      	ldr	r2, [r4, #8]
 8006aae:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	68e2      	ldr	r2, [r4, #12]
 8006ab6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006aba:	4313      	orrs	r3, r2
 8006abc:	6922      	ldr	r2, [r4, #16]
 8006abe:	f002 0202 	and.w	r2, r2, #2
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	6962      	ldr	r2, [r4, #20]
 8006ac6:	f002 0201 	and.w	r2, r2, #1
 8006aca:	4313      	orrs	r3, r2
 8006acc:	69a2      	ldr	r2, [r4, #24]
 8006ace:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	69e2      	ldr	r2, [r4, #28]
 8006ad6:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8006ada:	4313      	orrs	r3, r2
 8006adc:	6a22      	ldr	r2, [r4, #32]
 8006ade:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8006ae6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006aea:	6821      	ldr	r1, [r4, #0]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006af0:	8b63      	ldrh	r3, [r4, #26]
 8006af2:	6822      	ldr	r2, [r4, #0]
 8006af4:	f003 0304 	and.w	r3, r3, #4
 8006af8:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006afa:	6822      	ldr	r2, [r4, #0]
 8006afc:	69d3      	ldr	r3, [r2, #28]
 8006afe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b02:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b04:	2000      	movs	r0, #0
 8006b06:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8006b0e:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8006b10:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8006b14:	4620      	mov	r0, r4
 8006b16:	f7fc f9f9 	bl	8002f0c <HAL_SPI_MspInit>
 8006b1a:	e7bc      	b.n	8006a96 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8006b1c:	2001      	movs	r0, #1
}
 8006b1e:	4770      	bx	lr
}
 8006b20:	4770      	bx	lr

08006b22 <HAL_SPI_DeInit>:
  if (hspi == NULL)
 8006b22:	b190      	cbz	r0, 8006b4a <HAL_SPI_DeInit+0x28>
{
 8006b24:	b510      	push	{r4, lr}
 8006b26:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 8006b28:	2302      	movs	r3, #2
 8006b2a:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8006b2e:	6802      	ldr	r2, [r0, #0]
 8006b30:	6813      	ldr	r3, [r2, #0]
 8006b32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b36:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8006b38:	f7fc fa24 	bl	8002f84 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b3c:	2000      	movs	r0, #0
 8006b3e:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006b40:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006b44:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
}
 8006b48:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006b4a:	2001      	movs	r0, #1
}
 8006b4c:	4770      	bx	lr

08006b4e <HAL_SPI_Transmit>:
{
 8006b4e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b52:	b083      	sub	sp, #12
 8006b54:	4604      	mov	r4, r0
 8006b56:	4689      	mov	r9, r1
 8006b58:	4690      	mov	r8, r2
 8006b5a:	461d      	mov	r5, r3
  tickstart = HAL_GetTick();
 8006b5c:	f7fd f812 	bl	8003b84 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006b60:	f894 6051 	ldrb.w	r6, [r4, #81]	@ 0x51
 8006b64:	b2f6      	uxtb	r6, r6
 8006b66:	2e01      	cmp	r6, #1
 8006b68:	f040 80cc 	bne.w	8006d04 <HAL_SPI_Transmit+0x1b6>
 8006b6c:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 8006b6e:	f1b9 0f00 	cmp.w	r9, #0
 8006b72:	f000 80c8 	beq.w	8006d06 <HAL_SPI_Transmit+0x1b8>
 8006b76:	f1b8 0f00 	cmp.w	r8, #0
 8006b7a:	f000 80c4 	beq.w	8006d06 <HAL_SPI_Transmit+0x1b8>
  __HAL_LOCK(hspi);
 8006b7e:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	f000 80c3 	beq.w	8006d0e <HAL_SPI_Transmit+0x1c0>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b94:	2300      	movs	r3, #0
 8006b96:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b98:	f8c4 9030 	str.w	r9, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006b9c:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006ba0:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ba4:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006ba6:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006ba8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006baa:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006bac:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bb4:	d01e      	beq.n	8006bf4 <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006bbe:	d103      	bne.n	8006bc8 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bc6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006bc8:	68e3      	ldr	r3, [r4, #12]
 8006bca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bce:	d01c      	beq.n	8006c0a <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bd0:	6863      	ldr	r3, [r4, #4]
 8006bd2:	b113      	cbz	r3, 8006bda <HAL_SPI_Transmit+0x8c>
 8006bd4:	f1b8 0f01 	cmp.w	r8, #1
 8006bd8:	d15f      	bne.n	8006c9a <HAL_SPI_Transmit+0x14c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bda:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006bdc:	6823      	ldr	r3, [r4, #0]
 8006bde:	7812      	ldrb	r2, [r2, #0]
 8006be0:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006be2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006be4:	3301      	adds	r3, #1
 8006be6:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006be8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8006bf2:	e052      	b.n	8006c9a <HAL_SPI_Transmit+0x14c>
    __HAL_SPI_DISABLE(hspi);
 8006bf4:	6822      	ldr	r2, [r4, #0]
 8006bf6:	6813      	ldr	r3, [r2, #0]
 8006bf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bfc:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006bfe:	6822      	ldr	r2, [r4, #0]
 8006c00:	6813      	ldr	r3, [r2, #0]
 8006c02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c06:	6013      	str	r3, [r2, #0]
 8006c08:	e7d5      	b.n	8006bb6 <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c0a:	6863      	ldr	r3, [r4, #4]
 8006c0c:	b113      	cbz	r3, 8006c14 <HAL_SPI_Transmit+0xc6>
 8006c0e:	f1b8 0f01 	cmp.w	r8, #1
 8006c12:	d115      	bne.n	8006c40 <HAL_SPI_Transmit+0xf2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c14:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	8812      	ldrh	r2, [r2, #0]
 8006c1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c1c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006c1e:	3302      	adds	r3, #2
 8006c20:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c22:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	3b01      	subs	r3, #1
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8006c2c:	e008      	b.n	8006c40 <HAL_SPI_Transmit+0xf2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c2e:	f7fc ffa9 	bl	8003b84 <HAL_GetTick>
 8006c32:	1bc0      	subs	r0, r0, r7
 8006c34:	42a8      	cmp	r0, r5
 8006c36:	d302      	bcc.n	8006c3e <HAL_SPI_Transmit+0xf0>
 8006c38:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006c3c:	d115      	bne.n	8006c6a <HAL_SPI_Transmit+0x11c>
 8006c3e:	b1a5      	cbz	r5, 8006c6a <HAL_SPI_Transmit+0x11c>
    while (hspi->TxXferCount > 0U)
 8006c40:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d042      	beq.n	8006cce <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	689a      	ldr	r2, [r3, #8]
 8006c4c:	f012 0f02 	tst.w	r2, #2
 8006c50:	d0ed      	beq.n	8006c2e <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c52:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006c54:	8812      	ldrh	r2, [r2, #0]
 8006c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c58:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006c5a:	3302      	adds	r3, #2
 8006c5c:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c5e:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8006c68:	e7ea      	b.n	8006c40 <HAL_SPI_Transmit+0xf2>
          hspi->State = HAL_SPI_STATE_READY;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c70:	2300      	movs	r3, #0
 8006c72:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c76:	2603      	movs	r6, #3
 8006c78:	e045      	b.n	8006d06 <HAL_SPI_Transmit+0x1b8>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c7a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006c7c:	7812      	ldrb	r2, [r2, #0]
 8006c7e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c80:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006c82:	3301      	adds	r3, #1
 8006c84:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c86:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
 8006c8a:	fa1f fc8c 	uxth.w	ip, ip
 8006c8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006c92:	fa1f fc8c 	uxth.w	ip, ip
 8006c96:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8006c9a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	b1b3      	cbz	r3, 8006cce <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	689a      	ldr	r2, [r3, #8]
 8006ca4:	f012 0f02 	tst.w	r2, #2
 8006ca8:	d1e7      	bne.n	8006c7a <HAL_SPI_Transmit+0x12c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006caa:	f7fc ff6b 	bl	8003b84 <HAL_GetTick>
 8006cae:	1bc0      	subs	r0, r0, r7
 8006cb0:	42a8      	cmp	r0, r5
 8006cb2:	d302      	bcc.n	8006cba <HAL_SPI_Transmit+0x16c>
 8006cb4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006cb8:	d101      	bne.n	8006cbe <HAL_SPI_Transmit+0x170>
 8006cba:	2d00      	cmp	r5, #0
 8006cbc:	d1ed      	bne.n	8006c9a <HAL_SPI_Transmit+0x14c>
          hspi->State = HAL_SPI_STATE_READY;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006cca:	2603      	movs	r6, #3
 8006ccc:	e01b      	b.n	8006d06 <HAL_SPI_Transmit+0x1b8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cce:	463a      	mov	r2, r7
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f7ff fe6c 	bl	80069b0 <SPI_EndRxTxTransaction>
 8006cd8:	b108      	cbz	r0, 8006cde <HAL_SPI_Transmit+0x190>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cda:	2320      	movs	r3, #32
 8006cdc:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cde:	68a3      	ldr	r3, [r4, #8]
 8006ce0:	b933      	cbnz	r3, 8006cf0 <HAL_SPI_Transmit+0x1a2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ce2:	9301      	str	r3, [sp, #4]
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	68da      	ldr	r2, [r3, #12]
 8006ce8:	9201      	str	r2, [sp, #4]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	9301      	str	r3, [sp, #4]
 8006cee:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cfc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006cfe:	b913      	cbnz	r3, 8006d06 <HAL_SPI_Transmit+0x1b8>
    return HAL_OK;
 8006d00:	2600      	movs	r6, #0
 8006d02:	e000      	b.n	8006d06 <HAL_SPI_Transmit+0x1b8>
    return HAL_BUSY;
 8006d04:	2602      	movs	r6, #2
}
 8006d06:	4630      	mov	r0, r6
 8006d08:	b003      	add	sp, #12
 8006d0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006d0e:	2602      	movs	r6, #2
 8006d10:	e7f9      	b.n	8006d06 <HAL_SPI_Transmit+0x1b8>

08006d12 <HAL_SPI_TransmitReceive>:
{
 8006d12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d16:	b083      	sub	sp, #12
 8006d18:	4604      	mov	r4, r0
 8006d1a:	4688      	mov	r8, r1
 8006d1c:	4691      	mov	r9, r2
 8006d1e:	461f      	mov	r7, r3
 8006d20:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8006d22:	f7fc ff2f 	bl	8003b84 <HAL_GetTick>
 8006d26:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8006d28:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8006d2c:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8006d2e:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d00a      	beq.n	8006d4a <HAL_SPI_TransmitReceive+0x38>
 8006d34:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006d38:	f040 8105 	bne.w	8006f46 <HAL_SPI_TransmitReceive+0x234>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006d3c:	68a2      	ldr	r2, [r4, #8]
 8006d3e:	2a00      	cmp	r2, #0
 8006d40:	f040 8105 	bne.w	8006f4e <HAL_SPI_TransmitReceive+0x23c>
 8006d44:	2b04      	cmp	r3, #4
 8006d46:	f040 8104 	bne.w	8006f52 <HAL_SPI_TransmitReceive+0x240>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d4a:	f1b8 0f00 	cmp.w	r8, #0
 8006d4e:	f000 8102 	beq.w	8006f56 <HAL_SPI_TransmitReceive+0x244>
 8006d52:	f1b9 0f00 	cmp.w	r9, #0
 8006d56:	f000 8100 	beq.w	8006f5a <HAL_SPI_TransmitReceive+0x248>
 8006d5a:	2f00      	cmp	r7, #0
 8006d5c:	f000 80ff 	beq.w	8006f5e <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 8006d60:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	f000 80fc 	beq.w	8006f62 <HAL_SPI_TransmitReceive+0x250>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d70:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	2b04      	cmp	r3, #4
 8006d78:	d002      	beq.n	8006d80 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d7a:	2305      	movs	r3, #5
 8006d7c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d80:	2300      	movs	r3, #0
 8006d82:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d84:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006d88:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006d8a:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006d8c:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006d90:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006d92:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 8006d94:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d96:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006da0:	d103      	bne.n	8006daa <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006da8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006daa:	68e3      	ldr	r3, [r4, #12]
 8006dac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006db0:	d011      	beq.n	8006dd6 <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006db2:	6863      	ldr	r3, [r4, #4]
 8006db4:	b10b      	cbz	r3, 8006dba <HAL_SPI_TransmitReceive+0xa8>
 8006db6:	2f01      	cmp	r7, #1
 8006db8:	d10b      	bne.n	8006dd2 <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006dba:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	7812      	ldrb	r2, [r2, #0]
 8006dc0:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006dc2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006dc8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8006dd2:	2701      	movs	r7, #1
 8006dd4:	e071      	b.n	8006eba <HAL_SPI_TransmitReceive+0x1a8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dd6:	6863      	ldr	r3, [r4, #4]
 8006dd8:	b10b      	cbz	r3, 8006dde <HAL_SPI_TransmitReceive+0xcc>
 8006dda:	2f01      	cmp	r7, #1
 8006ddc:	d10b      	bne.n	8006df6 <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dde:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006de0:	6823      	ldr	r3, [r4, #0]
 8006de2:	8812      	ldrh	r2, [r2, #0]
 8006de4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006de8:	3302      	adds	r3, #2
 8006dea:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006dec:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8006df6:	2701      	movs	r7, #1
 8006df8:	e01b      	b.n	8006e32 <HAL_SPI_TransmitReceive+0x120>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	689a      	ldr	r2, [r3, #8]
 8006dfe:	f012 0f01 	tst.w	r2, #1
 8006e02:	d00e      	beq.n	8006e22 <HAL_SPI_TransmitReceive+0x110>
 8006e04:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8006e06:	b292      	uxth	r2, r2
 8006e08:	b15a      	cbz	r2, 8006e22 <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e0a:	68da      	ldr	r2, [r3, #12]
 8006e0c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e10:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e12:	3302      	adds	r3, #2
 8006e14:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e16:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006e20:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e22:	f7fc feaf 	bl	8003b84 <HAL_GetTick>
 8006e26:	1b80      	subs	r0, r0, r6
 8006e28:	42a8      	cmp	r0, r5
 8006e2a:	d302      	bcc.n	8006e32 <HAL_SPI_TransmitReceive+0x120>
 8006e2c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006e30:	d11e      	bne.n	8006e70 <HAL_SPI_TransmitReceive+0x15e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e32:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	b91b      	cbnz	r3, 8006e40 <HAL_SPI_TransmitReceive+0x12e>
 8006e38:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d062      	beq.n	8006f06 <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e40:	6823      	ldr	r3, [r4, #0]
 8006e42:	689a      	ldr	r2, [r3, #8]
 8006e44:	f012 0f02 	tst.w	r2, #2
 8006e48:	d0d7      	beq.n	8006dfa <HAL_SPI_TransmitReceive+0xe8>
 8006e4a:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8006e4c:	b292      	uxth	r2, r2
 8006e4e:	2a00      	cmp	r2, #0
 8006e50:	d0d3      	beq.n	8006dfa <HAL_SPI_TransmitReceive+0xe8>
 8006e52:	2f00      	cmp	r7, #0
 8006e54:	d0d1      	beq.n	8006dfa <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e56:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006e58:	8812      	ldrh	r2, [r2, #0]
 8006e5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006e5e:	3302      	adds	r3, #2
 8006e60:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e62:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	3b01      	subs	r3, #1
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8006e6c:	2700      	movs	r7, #0
 8006e6e:	e7c4      	b.n	8006dfa <HAL_SPI_TransmitReceive+0xe8>
        hspi->State = HAL_SPI_STATE_READY;
 8006e70:	2301      	movs	r3, #1
 8006e72:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006e76:	2300      	movs	r3, #0
 8006e78:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006e7c:	2003      	movs	r0, #3
 8006e7e:	e063      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	689a      	ldr	r2, [r3, #8]
 8006e84:	f012 0f01 	tst.w	r2, #1
 8006e88:	d00e      	beq.n	8006ea8 <HAL_SPI_TransmitReceive+0x196>
 8006e8a:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8006e8c:	b292      	uxth	r2, r2
 8006e8e:	b15a      	cbz	r2, 8006ea8 <HAL_SPI_TransmitReceive+0x196>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006e90:	68da      	ldr	r2, [r3, #12]
 8006e92:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e94:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006e96:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e98:	3301      	adds	r3, #1
 8006e9a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e9c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006ea6:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006ea8:	f7fc fe6c 	bl	8003b84 <HAL_GetTick>
 8006eac:	1b83      	subs	r3, r0, r6
 8006eae:	42ab      	cmp	r3, r5
 8006eb0:	d302      	bcc.n	8006eb8 <HAL_SPI_TransmitReceive+0x1a6>
 8006eb2:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006eb6:	d11e      	bne.n	8006ef6 <HAL_SPI_TransmitReceive+0x1e4>
 8006eb8:	b1ed      	cbz	r5, 8006ef6 <HAL_SPI_TransmitReceive+0x1e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eba:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	b913      	cbnz	r3, 8006ec6 <HAL_SPI_TransmitReceive+0x1b4>
 8006ec0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	b1fb      	cbz	r3, 8006f06 <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	689a      	ldr	r2, [r3, #8]
 8006eca:	f012 0f02 	tst.w	r2, #2
 8006ece:	d0d7      	beq.n	8006e80 <HAL_SPI_TransmitReceive+0x16e>
 8006ed0:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8006ed2:	b292      	uxth	r2, r2
 8006ed4:	2a00      	cmp	r2, #0
 8006ed6:	d0d3      	beq.n	8006e80 <HAL_SPI_TransmitReceive+0x16e>
 8006ed8:	2f00      	cmp	r7, #0
 8006eda:	d0d1      	beq.n	8006e80 <HAL_SPI_TransmitReceive+0x16e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006edc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006ede:	7812      	ldrb	r2, [r2, #0]
 8006ee0:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8006ee2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ee8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8006ef2:	2700      	movs	r7, #0
 8006ef4:	e7c4      	b.n	8006e80 <HAL_SPI_TransmitReceive+0x16e>
        hspi->State = HAL_SPI_STATE_READY;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006efc:	2300      	movs	r3, #0
 8006efe:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006f02:	2003      	movs	r0, #3
 8006f04:	e020      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f06:	4632      	mov	r2, r6
 8006f08:	4629      	mov	r1, r5
 8006f0a:	4620      	mov	r0, r4
 8006f0c:	f7ff fd50 	bl	80069b0 <SPI_EndRxTxTransaction>
 8006f10:	b990      	cbnz	r0, 8006f38 <HAL_SPI_TransmitReceive+0x226>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f12:	68a3      	ldr	r3, [r4, #8]
 8006f14:	b933      	cbnz	r3, 8006f24 <HAL_SPI_TransmitReceive+0x212>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f16:	9301      	str	r3, [sp, #4]
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	68da      	ldr	r2, [r3, #12]
 8006f1c:	9201      	str	r2, [sp, #4]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	9301      	str	r3, [sp, #4]
 8006f22:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006f24:	2301      	movs	r3, #1
 8006f26:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006f32:	b14b      	cbz	r3, 8006f48 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8006f34:	2001      	movs	r0, #1
 8006f36:	e007      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f38:	2320      	movs	r3, #32
 8006f3a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8006f42:	2001      	movs	r0, #1
 8006f44:	e000      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
    return HAL_BUSY;
 8006f46:	2002      	movs	r0, #2
}
 8006f48:	b003      	add	sp, #12
 8006f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8006f4e:	2002      	movs	r0, #2
 8006f50:	e7fa      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
 8006f52:	2002      	movs	r0, #2
 8006f54:	e7f8      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8006f56:	2001      	movs	r0, #1
 8006f58:	e7f6      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
 8006f5a:	2001      	movs	r0, #1
 8006f5c:	e7f4      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
 8006f5e:	2001      	movs	r0, #1
 8006f60:	e7f2      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>
  __HAL_LOCK(hspi);
 8006f62:	2002      	movs	r0, #2
 8006f64:	e7f0      	b.n	8006f48 <HAL_SPI_TransmitReceive+0x236>

08006f66 <HAL_SPI_Receive>:
{
 8006f66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f6a:	b083      	sub	sp, #12
  if (hspi->State != HAL_SPI_STATE_READY)
 8006f6c:	f890 6051 	ldrb.w	r6, [r0, #81]	@ 0x51
 8006f70:	b2f6      	uxtb	r6, r6
 8006f72:	2e01      	cmp	r6, #1
 8006f74:	f040 80b4 	bne.w	80070e0 <HAL_SPI_Receive+0x17a>
 8006f78:	4604      	mov	r4, r0
 8006f7a:	4689      	mov	r9, r1
 8006f7c:	4690      	mov	r8, r2
 8006f7e:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006f80:	6843      	ldr	r3, [r0, #4]
 8006f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f86:	d101      	bne.n	8006f8c <HAL_SPI_Receive+0x26>
 8006f88:	6883      	ldr	r3, [r0, #8]
 8006f8a:	b393      	cbz	r3, 8006ff2 <HAL_SPI_Receive+0x8c>
  tickstart = HAL_GetTick();
 8006f8c:	f7fc fdfa 	bl	8003b84 <HAL_GetTick>
 8006f90:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 8006f92:	f1b9 0f00 	cmp.w	r9, #0
 8006f96:	f000 80a4 	beq.w	80070e2 <HAL_SPI_Receive+0x17c>
 8006f9a:	f1b8 0f00 	cmp.w	r8, #0
 8006f9e:	f000 80a0 	beq.w	80070e2 <HAL_SPI_Receive+0x17c>
  __HAL_LOCK(hspi);
 8006fa2:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	f000 809f 	beq.w	80070ea <HAL_SPI_Receive+0x184>
 8006fac:	2301      	movs	r3, #1
 8006fae:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006fb2:	2304      	movs	r3, #4
 8006fb4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006fbc:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006fc0:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006fc4:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006fc8:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006fca:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006fcc:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006fce:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006fd0:	6463      	str	r3, [r4, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fd2:	68a3      	ldr	r3, [r4, #8]
 8006fd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fd8:	d015      	beq.n	8007006 <HAL_SPI_Receive+0xa0>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fda:	6823      	ldr	r3, [r4, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006fe2:	d103      	bne.n	8006fec <HAL_SPI_Receive+0x86>
    __HAL_SPI_ENABLE(hspi);
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fea:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006fec:	68e3      	ldr	r3, [r4, #12]
 8006fee:	b1f3      	cbz	r3, 800702e <HAL_SPI_Receive+0xc8>
 8006ff0:	e043      	b.n	800707a <HAL_SPI_Receive+0x114>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ff2:	2304      	movs	r3, #4
 8006ff4:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ff8:	9500      	str	r5, [sp, #0]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	460a      	mov	r2, r1
 8006ffe:	f7ff fe88 	bl	8006d12 <HAL_SPI_TransmitReceive>
 8007002:	4606      	mov	r6, r0
 8007004:	e06d      	b.n	80070e2 <HAL_SPI_Receive+0x17c>
    __HAL_SPI_DISABLE(hspi);
 8007006:	6822      	ldr	r2, [r4, #0]
 8007008:	6813      	ldr	r3, [r2, #0]
 800700a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800700e:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8007010:	6822      	ldr	r2, [r4, #0]
 8007012:	6813      	ldr	r3, [r2, #0]
 8007014:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007018:	6013      	str	r3, [r2, #0]
 800701a:	e7de      	b.n	8006fda <HAL_SPI_Receive+0x74>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800701c:	f7fc fdb2 	bl	8003b84 <HAL_GetTick>
 8007020:	1bc0      	subs	r0, r0, r7
 8007022:	42a8      	cmp	r0, r5
 8007024:	d302      	bcc.n	800702c <HAL_SPI_Receive+0xc6>
 8007026:	f1b5 3fff 	cmp.w	r5, #4294967295
 800702a:	d115      	bne.n	8007058 <HAL_SPI_Receive+0xf2>
 800702c:	b1a5      	cbz	r5, 8007058 <HAL_SPI_Receive+0xf2>
    while (hspi->RxXferCount > 0U)
 800702e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8007030:	b29b      	uxth	r3, r3
 8007032:	2b00      	cmp	r3, #0
 8007034:	d042      	beq.n	80070bc <HAL_SPI_Receive+0x156>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007036:	6823      	ldr	r3, [r4, #0]
 8007038:	689a      	ldr	r2, [r3, #8]
 800703a:	f012 0f01 	tst.w	r2, #1
 800703e:	d0ed      	beq.n	800701c <HAL_SPI_Receive+0xb6>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007040:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007042:	7b1b      	ldrb	r3, [r3, #12]
 8007044:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007046:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007048:	3301      	adds	r3, #1
 800704a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 800704c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800704e:	b29b      	uxth	r3, r3
 8007050:	3b01      	subs	r3, #1
 8007052:	b29b      	uxth	r3, r3
 8007054:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8007056:	e7ea      	b.n	800702e <HAL_SPI_Receive+0xc8>
          hspi->State = HAL_SPI_STATE_READY;
 8007058:	2301      	movs	r3, #1
 800705a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800705e:	2300      	movs	r3, #0
 8007060:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007064:	2603      	movs	r6, #3
 8007066:	e03c      	b.n	80070e2 <HAL_SPI_Receive+0x17c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007068:	f7fc fd8c 	bl	8003b84 <HAL_GetTick>
 800706c:	1bc0      	subs	r0, r0, r7
 800706e:	42a8      	cmp	r0, r5
 8007070:	d302      	bcc.n	8007078 <HAL_SPI_Receive+0x112>
 8007072:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007076:	d119      	bne.n	80070ac <HAL_SPI_Receive+0x146>
 8007078:	b1c5      	cbz	r5, 80070ac <HAL_SPI_Receive+0x146>
    while (hspi->RxXferCount > 0U)
 800707a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800707c:	b29b      	uxth	r3, r3
 800707e:	b1eb      	cbz	r3, 80070bc <HAL_SPI_Receive+0x156>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	689a      	ldr	r2, [r3, #8]
 8007084:	f012 0f01 	tst.w	r2, #1
 8007088:	d0ee      	beq.n	8007068 <HAL_SPI_Receive+0x102>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800708a:	68da      	ldr	r2, [r3, #12]
 800708c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800708e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007090:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007092:	3302      	adds	r3, #2
 8007094:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8007096:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 800709a:	fa1f fc8c 	uxth.w	ip, ip
 800709e:	f10c 3cff 	add.w	ip, ip, #4294967295
 80070a2:	fa1f fc8c 	uxth.w	ip, ip
 80070a6:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 80070aa:	e7e6      	b.n	800707a <HAL_SPI_Receive+0x114>
          hspi->State = HAL_SPI_STATE_READY;
 80070ac:	2301      	movs	r3, #1
 80070ae:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80070b2:	2300      	movs	r3, #0
 80070b4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 80070b8:	2603      	movs	r6, #3
 80070ba:	e012      	b.n	80070e2 <HAL_SPI_Receive+0x17c>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070bc:	463a      	mov	r2, r7
 80070be:	4629      	mov	r1, r5
 80070c0:	4620      	mov	r0, r4
 80070c2:	f7ff fc97 	bl	80069f4 <SPI_EndRxTransaction>
 80070c6:	b108      	cbz	r0, 80070cc <HAL_SPI_Receive+0x166>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070c8:	2320      	movs	r3, #32
 80070ca:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80070cc:	2301      	movs	r3, #1
 80070ce:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80070d2:	2300      	movs	r3, #0
 80070d4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070d8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80070da:	b913      	cbnz	r3, 80070e2 <HAL_SPI_Receive+0x17c>
    return HAL_OK;
 80070dc:	2600      	movs	r6, #0
 80070de:	e000      	b.n	80070e2 <HAL_SPI_Receive+0x17c>
    return HAL_BUSY;
 80070e0:	2602      	movs	r6, #2
}
 80070e2:	4630      	mov	r0, r6
 80070e4:	b003      	add	sp, #12
 80070e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 80070ea:	2602      	movs	r6, #2
 80070ec:	e7f9      	b.n	80070e2 <HAL_SPI_Receive+0x17c>
	...

080070f0 <HAL_SPI_Transmit_IT>:
  if ((pData == NULL) || (Size == 0U))
 80070f0:	2900      	cmp	r1, #0
 80070f2:	d044      	beq.n	800717e <HAL_SPI_Transmit_IT+0x8e>
{
 80070f4:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 80070f6:	2a00      	cmp	r2, #0
 80070f8:	d043      	beq.n	8007182 <HAL_SPI_Transmit_IT+0x92>
  if (hspi->State != HAL_SPI_STATE_READY)
 80070fa:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2b01      	cmp	r3, #1
 8007102:	d140      	bne.n	8007186 <HAL_SPI_Transmit_IT+0x96>
  __HAL_LOCK(hspi);
 8007104:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8007108:	2b01      	cmp	r3, #1
 800710a:	d03e      	beq.n	800718a <HAL_SPI_Transmit_IT+0x9a>
 800710c:	2301      	movs	r3, #1
 800710e:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007112:	2303      	movs	r3, #3
 8007114:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007118:	2300      	movs	r3, #0
 800711a:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800711c:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800711e:	8682      	strh	r2, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007120:	86c2      	strh	r2, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007122:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007124:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007126:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007128:	6403      	str	r3, [r0, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800712a:	68c3      	ldr	r3, [r0, #12]
 800712c:	b1cb      	cbz	r3, 8007162 <HAL_SPI_Transmit_IT+0x72>
    hspi->TxISR = SPI_TxISR_16BIT;
 800712e:	4b18      	ldr	r3, [pc, #96]	@ (8007190 <HAL_SPI_Transmit_IT+0xa0>)
 8007130:	6443      	str	r3, [r0, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007132:	6883      	ldr	r3, [r0, #8]
 8007134:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007138:	d016      	beq.n	8007168 <HAL_SPI_Transmit_IT+0x78>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800713a:	6803      	ldr	r3, [r0, #0]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007142:	d103      	bne.n	800714c <HAL_SPI_Transmit_IT+0x5c>
    __HAL_SPI_ENABLE(hspi);
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800714a:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800714c:	2300      	movs	r3, #0
 800714e:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007152:	6801      	ldr	r1, [r0, #0]
 8007154:	684a      	ldr	r2, [r1, #4]
 8007156:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 800715a:	604a      	str	r2, [r1, #4]
  return HAL_OK;
 800715c:	4618      	mov	r0, r3
}
 800715e:	bc10      	pop	{r4}
 8007160:	4770      	bx	lr
    hspi->TxISR = SPI_TxISR_8BIT;
 8007162:	4b0c      	ldr	r3, [pc, #48]	@ (8007194 <HAL_SPI_Transmit_IT+0xa4>)
 8007164:	6443      	str	r3, [r0, #68]	@ 0x44
 8007166:	e7e4      	b.n	8007132 <HAL_SPI_Transmit_IT+0x42>
    __HAL_SPI_DISABLE(hspi);
 8007168:	6802      	ldr	r2, [r0, #0]
 800716a:	6813      	ldr	r3, [r2, #0]
 800716c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007170:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8007172:	6802      	ldr	r2, [r0, #0]
 8007174:	6813      	ldr	r3, [r2, #0]
 8007176:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800717a:	6013      	str	r3, [r2, #0]
 800717c:	e7dd      	b.n	800713a <HAL_SPI_Transmit_IT+0x4a>
    return HAL_ERROR;
 800717e:	2001      	movs	r0, #1
}
 8007180:	4770      	bx	lr
    return HAL_ERROR;
 8007182:	2001      	movs	r0, #1
 8007184:	e7eb      	b.n	800715e <HAL_SPI_Transmit_IT+0x6e>
    return HAL_BUSY;
 8007186:	2002      	movs	r0, #2
 8007188:	e7e9      	b.n	800715e <HAL_SPI_Transmit_IT+0x6e>
  __HAL_LOCK(hspi);
 800718a:	2002      	movs	r0, #2
 800718c:	e7e7      	b.n	800715e <HAL_SPI_Transmit_IT+0x6e>
 800718e:	bf00      	nop
 8007190:	08007929 	.word	0x08007929
 8007194:	08007901 	.word	0x08007901

08007198 <HAL_SPI_TransmitReceive_IT>:
{
 8007198:	b410      	push	{r4}
  tmp_state           = hspi->State;
 800719a:	f890 c051 	ldrb.w	ip, [r0, #81]	@ 0x51
 800719e:	fa5f fc8c 	uxtb.w	ip, ip
  tmp_mode            = hspi->Init.Mode;
 80071a2:	6844      	ldr	r4, [r0, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80071a4:	f1bc 0f01 	cmp.w	ip, #1
 80071a8:	d008      	beq.n	80071bc <HAL_SPI_TransmitReceive_IT+0x24>
 80071aa:	f5b4 7f82 	cmp.w	r4, #260	@ 0x104
 80071ae:	d140      	bne.n	8007232 <HAL_SPI_TransmitReceive_IT+0x9a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80071b0:	6884      	ldr	r4, [r0, #8]
 80071b2:	2c00      	cmp	r4, #0
 80071b4:	d140      	bne.n	8007238 <HAL_SPI_TransmitReceive_IT+0xa0>
 80071b6:	f1bc 0f04 	cmp.w	ip, #4
 80071ba:	d13f      	bne.n	800723c <HAL_SPI_TransmitReceive_IT+0xa4>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071bc:	2900      	cmp	r1, #0
 80071be:	d03f      	beq.n	8007240 <HAL_SPI_TransmitReceive_IT+0xa8>
 80071c0:	2a00      	cmp	r2, #0
 80071c2:	d03f      	beq.n	8007244 <HAL_SPI_TransmitReceive_IT+0xac>
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d03f      	beq.n	8007248 <HAL_SPI_TransmitReceive_IT+0xb0>
  __HAL_LOCK(hspi);
 80071c8:	f890 4050 	ldrb.w	r4, [r0, #80]	@ 0x50
 80071cc:	2c01      	cmp	r4, #1
 80071ce:	d03d      	beq.n	800724c <HAL_SPI_TransmitReceive_IT+0xb4>
 80071d0:	2401      	movs	r4, #1
 80071d2:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071d6:	f890 4051 	ldrb.w	r4, [r0, #81]	@ 0x51
 80071da:	b2e4      	uxtb	r4, r4
 80071dc:	2c04      	cmp	r4, #4
 80071de:	d002      	beq.n	80071e6 <HAL_SPI_TransmitReceive_IT+0x4e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80071e0:	2405      	movs	r4, #5
 80071e2:	f880 4051 	strb.w	r4, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071e6:	2400      	movs	r4, #0
 80071e8:	6544      	str	r4, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80071ea:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80071ec:	8683      	strh	r3, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80071ee:	86c3      	strh	r3, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80071f0:	6382      	str	r2, [r0, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80071f2:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80071f4:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80071f6:	68c3      	ldr	r3, [r0, #12]
 80071f8:	b1b3      	cbz	r3, 8007228 <HAL_SPI_TransmitReceive_IT+0x90>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80071fa:	4b15      	ldr	r3, [pc, #84]	@ (8007250 <HAL_SPI_TransmitReceive_IT+0xb8>)
 80071fc:	6403      	str	r3, [r0, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80071fe:	4b15      	ldr	r3, [pc, #84]	@ (8007254 <HAL_SPI_TransmitReceive_IT+0xbc>)
 8007200:	6443      	str	r3, [r0, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007202:	6803      	ldr	r3, [r0, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800720a:	d103      	bne.n	8007214 <HAL_SPI_TransmitReceive_IT+0x7c>
    __HAL_SPI_ENABLE(hspi);
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007212:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8007214:	2300      	movs	r3, #0
 8007216:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800721a:	6801      	ldr	r1, [r0, #0]
 800721c:	684a      	ldr	r2, [r1, #4]
 800721e:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8007222:	604a      	str	r2, [r1, #4]
  return HAL_OK;
 8007224:	4618      	mov	r0, r3
 8007226:	e005      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8007228:	4b0b      	ldr	r3, [pc, #44]	@ (8007258 <HAL_SPI_TransmitReceive_IT+0xc0>)
 800722a:	6403      	str	r3, [r0, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800722c:	4b0b      	ldr	r3, [pc, #44]	@ (800725c <HAL_SPI_TransmitReceive_IT+0xc4>)
 800722e:	6443      	str	r3, [r0, #68]	@ 0x44
 8007230:	e7e7      	b.n	8007202 <HAL_SPI_TransmitReceive_IT+0x6a>
    return HAL_BUSY;
 8007232:	2002      	movs	r0, #2
}
 8007234:	bc10      	pop	{r4}
 8007236:	4770      	bx	lr
    return HAL_BUSY;
 8007238:	2002      	movs	r0, #2
 800723a:	e7fb      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
 800723c:	2002      	movs	r0, #2
 800723e:	e7f9      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
    return HAL_ERROR;
 8007240:	2001      	movs	r0, #1
 8007242:	e7f7      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
 8007244:	2001      	movs	r0, #1
 8007246:	e7f5      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
 8007248:	2001      	movs	r0, #1
 800724a:	e7f3      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
  __HAL_LOCK(hspi);
 800724c:	2002      	movs	r0, #2
 800724e:	e7f1      	b.n	8007234 <HAL_SPI_TransmitReceive_IT+0x9c>
 8007250:	08007b51 	.word	0x08007b51
 8007254:	08007b19 	.word	0x08007b19
 8007258:	08007ae1 	.word	0x08007ae1
 800725c:	08007aa9 	.word	0x08007aa9

08007260 <HAL_SPI_Receive_IT>:
{
 8007260:	4684      	mov	ip, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8007262:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
 8007266:	b2c0      	uxtb	r0, r0
 8007268:	2801      	cmp	r0, #1
 800726a:	d15c      	bne.n	8007326 <HAL_SPI_Receive_IT+0xc6>
{
 800726c:	b510      	push	{r4, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800726e:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8007272:	b924      	cbnz	r4, 800727e <HAL_SPI_Receive_IT+0x1e>
 8007274:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007278:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800727c:	d039      	beq.n	80072f2 <HAL_SPI_Receive_IT+0x92>
  if ((pData == NULL) || (Size == 0U))
 800727e:	b3b9      	cbz	r1, 80072f0 <HAL_SPI_Receive_IT+0x90>
 8007280:	b3b2      	cbz	r2, 80072f0 <HAL_SPI_Receive_IT+0x90>
  __HAL_LOCK(hspi);
 8007282:	f89c 3050 	ldrb.w	r3, [ip, #80]	@ 0x50
 8007286:	2b01      	cmp	r3, #1
 8007288:	d04f      	beq.n	800732a <HAL_SPI_Receive_IT+0xca>
 800728a:	2301      	movs	r3, #1
 800728c:	f88c 3050 	strb.w	r3, [ip, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007290:	2304      	movs	r3, #4
 8007292:	f88c 3051 	strb.w	r3, [ip, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007296:	2300      	movs	r3, #0
 8007298:	f8cc 3054 	str.w	r3, [ip, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800729c:	f8cc 1038 	str.w	r1, [ip, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80072a0:	f8ac 203c 	strh.w	r2, [ip, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80072a4:	f8ac 203e 	strh.w	r2, [ip, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80072a8:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80072ac:	f8ac 3034 	strh.w	r3, [ip, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80072b0:	f8ac 3036 	strh.w	r3, [ip, #54]	@ 0x36
  hspi->TxISR       = NULL;
 80072b4:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80072b8:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80072bc:	b313      	cbz	r3, 8007304 <HAL_SPI_Receive_IT+0xa4>
    hspi->RxISR = SPI_RxISR_16BIT;
 80072be:	4b1c      	ldr	r3, [pc, #112]	@ (8007330 <HAL_SPI_Receive_IT+0xd0>)
 80072c0:	f8cc 3040 	str.w	r3, [ip, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072c4:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80072c8:	d020      	beq.n	800730c <HAL_SPI_Receive_IT+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072ca:	f8dc 3000 	ldr.w	r3, [ip]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80072d4:	d103      	bne.n	80072de <HAL_SPI_Receive_IT+0x7e>
    __HAL_SPI_ENABLE(hspi);
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072dc:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80072de:	2000      	movs	r0, #0
 80072e0:	f88c 0050 	strb.w	r0, [ip, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80072e4:	f8dc 2000 	ldr.w	r2, [ip]
 80072e8:	6853      	ldr	r3, [r2, #4]
 80072ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80072ee:	6053      	str	r3, [r2, #4]
}
 80072f0:	bd10      	pop	{r4, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80072f2:	2304      	movs	r3, #4
 80072f4:	f88c 3051 	strb.w	r3, [ip, #81]	@ 0x51
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80072f8:	4613      	mov	r3, r2
 80072fa:	460a      	mov	r2, r1
 80072fc:	4660      	mov	r0, ip
 80072fe:	f7ff ff4b 	bl	8007198 <HAL_SPI_TransmitReceive_IT>
 8007302:	e7f5      	b.n	80072f0 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_8BIT;
 8007304:	4b0b      	ldr	r3, [pc, #44]	@ (8007334 <HAL_SPI_Receive_IT+0xd4>)
 8007306:	f8cc 3040 	str.w	r3, [ip, #64]	@ 0x40
 800730a:	e7db      	b.n	80072c4 <HAL_SPI_Receive_IT+0x64>
    __HAL_SPI_DISABLE(hspi);
 800730c:	f8dc 2000 	ldr.w	r2, [ip]
 8007310:	6813      	ldr	r3, [r2, #0]
 8007312:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007316:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8007318:	f8dc 2000 	ldr.w	r2, [ip]
 800731c:	6813      	ldr	r3, [r2, #0]
 800731e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007322:	6013      	str	r3, [r2, #0]
 8007324:	e7d1      	b.n	80072ca <HAL_SPI_Receive_IT+0x6a>
    return HAL_BUSY;
 8007326:	2002      	movs	r0, #2
}
 8007328:	4770      	bx	lr
  __HAL_LOCK(hspi);
 800732a:	2002      	movs	r0, #2
 800732c:	e7e0      	b.n	80072f0 <HAL_SPI_Receive_IT+0x90>
 800732e:	bf00      	nop
 8007330:	080079cf 	.word	0x080079cf
 8007334:	080079a7 	.word	0x080079a7

08007338 <HAL_SPI_Transmit_DMA>:
{
 8007338:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 800733a:	f890 5051 	ldrb.w	r5, [r0, #81]	@ 0x51
 800733e:	b2ed      	uxtb	r5, r5
 8007340:	2d01      	cmp	r5, #1
 8007342:	d15d      	bne.n	8007400 <HAL_SPI_Transmit_DMA+0xc8>
 8007344:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0U))
 8007346:	2900      	cmp	r1, #0
 8007348:	d05b      	beq.n	8007402 <HAL_SPI_Transmit_DMA+0xca>
 800734a:	2a00      	cmp	r2, #0
 800734c:	d059      	beq.n	8007402 <HAL_SPI_Transmit_DMA+0xca>
  __HAL_LOCK(hspi);
 800734e:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8007352:	2b01      	cmp	r3, #1
 8007354:	d057      	beq.n	8007406 <HAL_SPI_Transmit_DMA+0xce>
 8007356:	2301      	movs	r3, #1
 8007358:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800735c:	2303      	movs	r3, #3
 800735e:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007362:	2300      	movs	r3, #0
 8007364:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007366:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007368:	8682      	strh	r2, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800736a:	86c2      	strh	r2, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800736c:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800736e:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007370:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007372:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007374:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007376:	6883      	ldr	r3, [r0, #8]
 8007378:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800737c:	d02d      	beq.n	80073da <HAL_SPI_Transmit_DMA+0xa2>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800737e:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007380:	4a22      	ldr	r2, [pc, #136]	@ (800740c <HAL_SPI_Transmit_DMA+0xd4>)
 8007382:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007384:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007386:	4a22      	ldr	r2, [pc, #136]	@ (8007410 <HAL_SPI_Transmit_DMA+0xd8>)
 8007388:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800738a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800738c:	4a21      	ldr	r2, [pc, #132]	@ (8007414 <HAL_SPI_Transmit_DMA+0xdc>)
 800738e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 8007390:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007392:	2200      	movs	r2, #0
 8007394:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007396:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8007398:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800739a:	b29b      	uxth	r3, r3
 800739c:	320c      	adds	r2, #12
 800739e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80073a0:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80073a2:	f7fc fe9c 	bl	80040de <HAL_DMA_Start_IT>
 80073a6:	4601      	mov	r1, r0
 80073a8:	bb10      	cbnz	r0, 80073f0 <HAL_SPI_Transmit_DMA+0xb8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80073b2:	d103      	bne.n	80073bc <HAL_SPI_Transmit_DMA+0x84>
    __HAL_SPI_ENABLE(hspi);
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073ba:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80073bc:	2300      	movs	r3, #0
 80073be:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80073c2:	6822      	ldr	r2, [r4, #0]
 80073c4:	6853      	ldr	r3, [r2, #4]
 80073c6:	f043 0320 	orr.w	r3, r3, #32
 80073ca:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80073cc:	6822      	ldr	r2, [r4, #0]
 80073ce:	6853      	ldr	r3, [r2, #4]
 80073d0:	f043 0302 	orr.w	r3, r3, #2
 80073d4:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 80073d6:	460d      	mov	r5, r1
 80073d8:	e013      	b.n	8007402 <HAL_SPI_Transmit_DMA+0xca>
    __HAL_SPI_DISABLE(hspi);
 80073da:	6802      	ldr	r2, [r0, #0]
 80073dc:	6813      	ldr	r3, [r2, #0]
 80073de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073e2:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 80073e4:	6802      	ldr	r2, [r0, #0]
 80073e6:	6813      	ldr	r3, [r2, #0]
 80073e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80073ec:	6013      	str	r3, [r2, #0]
 80073ee:	e7c6      	b.n	800737e <HAL_SPI_Transmit_DMA+0x46>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80073f0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80073f2:	f043 0310 	orr.w	r3, r3, #16
 80073f6:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80073f8:	2300      	movs	r3, #0
 80073fa:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 80073fe:	e000      	b.n	8007402 <HAL_SPI_Transmit_DMA+0xca>
    return HAL_BUSY;
 8007400:	2502      	movs	r5, #2
}
 8007402:	4628      	mov	r0, r5
 8007404:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 8007406:	2502      	movs	r5, #2
 8007408:	e7fb      	b.n	8007402 <HAL_SPI_Transmit_DMA+0xca>
 800740a:	bf00      	nop
 800740c:	0800784b 	.word	0x0800784b
 8007410:	08007bab 	.word	0x08007bab
 8007414:	08007b89 	.word	0x08007b89

08007418 <HAL_SPI_TransmitReceive_DMA>:
{
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	4604      	mov	r4, r0
  tmp_state           = hspi->State;
 800741c:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
 8007420:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 8007422:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8007424:	2801      	cmp	r0, #1
 8007426:	d00a      	beq.n	800743e <HAL_SPI_TransmitReceive_DMA+0x26>
 8007428:	f5b5 7f82 	cmp.w	r5, #260	@ 0x104
 800742c:	f040 808b 	bne.w	8007546 <HAL_SPI_TransmitReceive_DMA+0x12e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007430:	68a5      	ldr	r5, [r4, #8]
 8007432:	2d00      	cmp	r5, #0
 8007434:	f040 8089 	bne.w	800754a <HAL_SPI_TransmitReceive_DMA+0x132>
 8007438:	2804      	cmp	r0, #4
 800743a:	f040 8088 	bne.w	800754e <HAL_SPI_TransmitReceive_DMA+0x136>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800743e:	2900      	cmp	r1, #0
 8007440:	f000 8087 	beq.w	8007552 <HAL_SPI_TransmitReceive_DMA+0x13a>
 8007444:	2a00      	cmp	r2, #0
 8007446:	f000 8086 	beq.w	8007556 <HAL_SPI_TransmitReceive_DMA+0x13e>
 800744a:	2b00      	cmp	r3, #0
 800744c:	f000 8085 	beq.w	800755a <HAL_SPI_TransmitReceive_DMA+0x142>
  __HAL_LOCK(hspi);
 8007450:	f894 0050 	ldrb.w	r0, [r4, #80]	@ 0x50
 8007454:	2801      	cmp	r0, #1
 8007456:	f000 8082 	beq.w	800755e <HAL_SPI_TransmitReceive_DMA+0x146>
 800745a:	2001      	movs	r0, #1
 800745c:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007460:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 8007464:	b2c0      	uxtb	r0, r0
 8007466:	2804      	cmp	r0, #4
 8007468:	d002      	beq.n	8007470 <HAL_SPI_TransmitReceive_DMA+0x58>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800746a:	2005      	movs	r0, #5
 800746c:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007470:	2000      	movs	r0, #0
 8007472:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007474:	6321      	str	r1, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007476:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007478:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800747a:	63a2      	str	r2, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800747c:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800747e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007480:	6420      	str	r0, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007482:	6460      	str	r0, [r4, #68]	@ 0x44
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007484:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b04      	cmp	r3, #4
 800748c:	d01d      	beq.n	80074ca <HAL_SPI_TransmitReceive_DMA+0xb2>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800748e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007490:	4a34      	ldr	r2, [pc, #208]	@ (8007564 <HAL_SPI_TransmitReceive_DMA+0x14c>)
 8007492:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007494:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007496:	4a34      	ldr	r2, [pc, #208]	@ (8007568 <HAL_SPI_TransmitReceive_DMA+0x150>)
 8007498:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800749a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800749c:	4a33      	ldr	r2, [pc, #204]	@ (800756c <HAL_SPI_TransmitReceive_DMA+0x154>)
 800749e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 80074a0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80074a2:	2200      	movs	r2, #0
 80074a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80074a6:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 80074a8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80074ae:	310c      	adds	r1, #12
 80074b0:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80074b2:	f7fc fe14 	bl	80040de <HAL_DMA_Start_IT>
 80074b6:	b178      	cbz	r0, 80074d8 <HAL_SPI_TransmitReceive_DMA+0xc0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80074b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80074ba:	f043 0310 	orr.w	r3, r3, #16
 80074be:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80074c0:	2300      	movs	r3, #0
 80074c2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 80074c6:	2001      	movs	r0, #1
 80074c8:	e03e      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80074ca:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80074cc:	4a28      	ldr	r2, [pc, #160]	@ (8007570 <HAL_SPI_TransmitReceive_DMA+0x158>)
 80074ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80074d0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80074d2:	4a28      	ldr	r2, [pc, #160]	@ (8007574 <HAL_SPI_TransmitReceive_DMA+0x15c>)
 80074d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80074d6:	e7e0      	b.n	800749a <HAL_SPI_TransmitReceive_DMA+0x82>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80074d8:	6822      	ldr	r2, [r4, #0]
 80074da:	6853      	ldr	r3, [r2, #4]
 80074dc:	f043 0301 	orr.w	r3, r3, #1
 80074e0:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80074e2:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80074e4:	2300      	movs	r3, #0
 80074e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 80074e8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80074ea:	6293      	str	r3, [r2, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 80074ec:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80074ee:	6313      	str	r3, [r2, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 80074f0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80074f2:	6353      	str	r3, [r2, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80074f4:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 80074f6:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	320c      	adds	r2, #12
 80074fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80074fe:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007500:	f7fc fded 	bl	80040de <HAL_DMA_Start_IT>
 8007504:	b9b0      	cbnz	r0, 8007534 <HAL_SPI_TransmitReceive_DMA+0x11c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800750e:	d103      	bne.n	8007518 <HAL_SPI_TransmitReceive_DMA+0x100>
    __HAL_SPI_ENABLE(hspi);
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007516:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8007518:	2300      	movs	r3, #0
 800751a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800751e:	6822      	ldr	r2, [r4, #0]
 8007520:	6853      	ldr	r3, [r2, #4]
 8007522:	f043 0320 	orr.w	r3, r3, #32
 8007526:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007528:	6822      	ldr	r2, [r4, #0]
 800752a:	6853      	ldr	r3, [r2, #4]
 800752c:	f043 0302 	orr.w	r3, r3, #2
 8007530:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8007532:	e009      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007534:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007536:	f043 0310 	orr.w	r3, r3, #16
 800753a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800753c:	2300      	movs	r3, #0
 800753e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8007542:	2001      	movs	r0, #1
 8007544:	e000      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
    return HAL_BUSY;
 8007546:	2002      	movs	r0, #2
}
 8007548:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 800754a:	2002      	movs	r0, #2
 800754c:	e7fc      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
 800754e:	2002      	movs	r0, #2
 8007550:	e7fa      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
    return HAL_ERROR;
 8007552:	2001      	movs	r0, #1
 8007554:	e7f8      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
 8007556:	2001      	movs	r0, #1
 8007558:	e7f6      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
 800755a:	2001      	movs	r0, #1
 800755c:	e7f4      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
  __HAL_LOCK(hspi);
 800755e:	2002      	movs	r0, #2
 8007560:	e7f2      	b.n	8007548 <HAL_SPI_TransmitReceive_DMA+0x130>
 8007562:	bf00      	nop
 8007564:	08007863 	.word	0x08007863
 8007568:	08007c89 	.word	0x08007c89
 800756c:	08007b89 	.word	0x08007b89
 8007570:	08007857 	.word	0x08007857
 8007574:	08007c1b 	.word	0x08007c1b

08007578 <HAL_SPI_Receive_DMA>:
{
 8007578:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 800757a:	f890 5051 	ldrb.w	r5, [r0, #81]	@ 0x51
 800757e:	b2ed      	uxtb	r5, r5
 8007580:	2d01      	cmp	r5, #1
 8007582:	d16b      	bne.n	800765c <HAL_SPI_Receive_DMA+0xe4>
 8007584:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007586:	6880      	ldr	r0, [r0, #8]
 8007588:	b918      	cbnz	r0, 8007592 <HAL_SPI_Receive_DMA+0x1a>
 800758a:	6863      	ldr	r3, [r4, #4]
 800758c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007590:	d047      	beq.n	8007622 <HAL_SPI_Receive_DMA+0xaa>
  if ((pData == NULL) || (Size == 0U))
 8007592:	2900      	cmp	r1, #0
 8007594:	d063      	beq.n	800765e <HAL_SPI_Receive_DMA+0xe6>
 8007596:	2a00      	cmp	r2, #0
 8007598:	d061      	beq.n	800765e <HAL_SPI_Receive_DMA+0xe6>
  __HAL_LOCK(hspi);
 800759a:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d05f      	beq.n	8007662 <HAL_SPI_Receive_DMA+0xea>
 80075a2:	2301      	movs	r3, #1
 80075a4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80075a8:	2304      	movs	r3, #4
 80075aa:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075ae:	2300      	movs	r3, #0
 80075b0:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80075b2:	63a1      	str	r1, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80075b4:	87a2      	strh	r2, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80075b6:	87e2      	strh	r2, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80075b8:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80075ba:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80075bc:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80075be:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075c0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80075c4:	d037      	beq.n	8007636 <HAL_SPI_Receive_DMA+0xbe>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80075c6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80075c8:	4a27      	ldr	r2, [pc, #156]	@ (8007668 <HAL_SPI_Receive_DMA+0xf0>)
 80075ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80075cc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80075ce:	4a27      	ldr	r2, [pc, #156]	@ (800766c <HAL_SPI_Receive_DMA+0xf4>)
 80075d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80075d2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80075d4:	4a26      	ldr	r2, [pc, #152]	@ (8007670 <HAL_SPI_Receive_DMA+0xf8>)
 80075d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 80075d8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80075da:	2200      	movs	r2, #0
 80075dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80075de:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 80075e0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80075e6:	310c      	adds	r1, #12
 80075e8:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80075ea:	f7fc fd78 	bl	80040de <HAL_DMA_Start_IT>
 80075ee:	4601      	mov	r1, r0
 80075f0:	bb60      	cbnz	r0, 800764c <HAL_SPI_Receive_DMA+0xd4>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075f2:	6823      	ldr	r3, [r4, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80075fa:	d103      	bne.n	8007604 <HAL_SPI_Receive_DMA+0x8c>
    __HAL_SPI_ENABLE(hspi);
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007602:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8007604:	2300      	movs	r3, #0
 8007606:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800760a:	6822      	ldr	r2, [r4, #0]
 800760c:	6853      	ldr	r3, [r2, #4]
 800760e:	f043 0320 	orr.w	r3, r3, #32
 8007612:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007614:	6822      	ldr	r2, [r4, #0]
 8007616:	6853      	ldr	r3, [r2, #4]
 8007618:	f043 0301 	orr.w	r3, r3, #1
 800761c:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 800761e:	460d      	mov	r5, r1
 8007620:	e01d      	b.n	800765e <HAL_SPI_Receive_DMA+0xe6>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007622:	2304      	movs	r3, #4
 8007624:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8007628:	4613      	mov	r3, r2
 800762a:	460a      	mov	r2, r1
 800762c:	4620      	mov	r0, r4
 800762e:	f7ff fef3 	bl	8007418 <HAL_SPI_TransmitReceive_DMA>
 8007632:	4605      	mov	r5, r0
 8007634:	e013      	b.n	800765e <HAL_SPI_Receive_DMA+0xe6>
    __HAL_SPI_DISABLE(hspi);
 8007636:	6822      	ldr	r2, [r4, #0]
 8007638:	6813      	ldr	r3, [r2, #0]
 800763a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800763e:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8007640:	6822      	ldr	r2, [r4, #0]
 8007642:	6813      	ldr	r3, [r2, #0]
 8007644:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007648:	6013      	str	r3, [r2, #0]
 800764a:	e7bc      	b.n	80075c6 <HAL_SPI_Receive_DMA+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800764c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800764e:	f043 0310 	orr.w	r3, r3, #16
 8007652:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007654:	2300      	movs	r3, #0
 8007656:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 800765a:	e000      	b.n	800765e <HAL_SPI_Receive_DMA+0xe6>
    return HAL_BUSY;
 800765c:	2502      	movs	r5, #2
}
 800765e:	4628      	mov	r0, r5
 8007660:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 8007662:	2502      	movs	r5, #2
 8007664:	e7fb      	b.n	800765e <HAL_SPI_Receive_DMA+0xe6>
 8007666:	bf00      	nop
 8007668:	08007857 	.word	0x08007857
 800766c:	08007c1b 	.word	0x08007c1b
 8007670:	08007b89 	.word	0x08007b89

08007674 <HAL_SPI_Abort>:
{
 8007674:	b510      	push	{r4, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800767a:	4b49      	ldr	r3, [pc, #292]	@ (80077a0 <HAL_SPI_Abort+0x12c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a49      	ldr	r2, [pc, #292]	@ (80077a4 <HAL_SPI_Abort+0x130>)
 8007680:	fba2 2303 	umull	r2, r3, r2, r3
 8007684:	0a5b      	lsrs	r3, r3, #9
 8007686:	2264      	movs	r2, #100	@ 0x64
 8007688:	fb02 f303 	mul.w	r3, r2, r3
 800768c:	9302      	str	r3, [sp, #8]
  count = resetcount;
 800768e:	9b02      	ldr	r3, [sp, #8]
 8007690:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8007692:	6802      	ldr	r2, [r0, #0]
 8007694:	6853      	ldr	r3, [r2, #4]
 8007696:	f023 0320 	bic.w	r3, r3, #32
 800769a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800769c:	6802      	ldr	r2, [r0, #0]
 800769e:	6853      	ldr	r3, [r2, #4]
 80076a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076a4:	d012      	beq.n	80076cc <HAL_SPI_Abort+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 80076a6:	4b40      	ldr	r3, [pc, #256]	@ (80077a8 <HAL_SPI_Abort+0x134>)
 80076a8:	6443      	str	r3, [r0, #68]	@ 0x44
      if (count == 0U)
 80076aa:	9b03      	ldr	r3, [sp, #12]
 80076ac:	b143      	cbz	r3, 80076c0 <HAL_SPI_Abort+0x4c>
      count--;
 80076ae:	9b03      	ldr	r3, [sp, #12]
 80076b0:	3b01      	subs	r3, #1
 80076b2:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80076b4:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b07      	cmp	r3, #7
 80076bc:	d1f5      	bne.n	80076aa <HAL_SPI_Abort+0x36>
 80076be:	e003      	b.n	80076c8 <HAL_SPI_Abort+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80076c0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80076c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076c6:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 80076c8:	9b02      	ldr	r3, [sp, #8]
 80076ca:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80076cc:	6853      	ldr	r3, [r2, #4]
 80076ce:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80076d2:	d012      	beq.n	80076fa <HAL_SPI_Abort+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 80076d4:	4b35      	ldr	r3, [pc, #212]	@ (80077ac <HAL_SPI_Abort+0x138>)
 80076d6:	6423      	str	r3, [r4, #64]	@ 0x40
      if (count == 0U)
 80076d8:	9b03      	ldr	r3, [sp, #12]
 80076da:	b143      	cbz	r3, 80076ee <HAL_SPI_Abort+0x7a>
      count--;
 80076dc:	9b03      	ldr	r3, [sp, #12]
 80076de:	3b01      	subs	r3, #1
 80076e0:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80076e2:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	2b07      	cmp	r3, #7
 80076ea:	d1f5      	bne.n	80076d8 <HAL_SPI_Abort+0x64>
 80076ec:	e003      	b.n	80076f6 <HAL_SPI_Abort+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80076ee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80076f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076f4:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 80076f6:	9b02      	ldr	r3, [sp, #8]
 80076f8:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80076fa:	6853      	ldr	r3, [r2, #4]
 80076fc:	f013 0f02 	tst.w	r3, #2
 8007700:	d01d      	beq.n	800773e <HAL_SPI_Abort+0xca>
    if (hspi->hdmatx != NULL)
 8007702:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007704:	b1db      	cbz	r3, 800773e <HAL_SPI_Abort+0xca>
      hspi->hdmatx->XferAbortCallback = NULL;
 8007706:	2200      	movs	r2, #0
 8007708:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800770a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800770c:	f7fc fd22 	bl	8004154 <HAL_DMA_Abort>
 8007710:	b108      	cbz	r0, 8007716 <HAL_SPI_Abort+0xa2>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007712:	2340      	movs	r3, #64	@ 0x40
 8007714:	6563      	str	r3, [r4, #84]	@ 0x54
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	6853      	ldr	r3, [r2, #4]
 800771a:	f023 0302 	bic.w	r3, r3, #2
 800771e:	6053      	str	r3, [r2, #4]
        if (count == 0U)
 8007720:	9b03      	ldr	r3, [sp, #12]
 8007722:	b143      	cbz	r3, 8007736 <HAL_SPI_Abort+0xc2>
        count--;
 8007724:	9b03      	ldr	r3, [sp, #12]
 8007726:	3b01      	subs	r3, #1
 8007728:	9303      	str	r3, [sp, #12]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800772a:	6823      	ldr	r3, [r4, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f013 0f02 	tst.w	r3, #2
 8007732:	d0f5      	beq.n	8007720 <HAL_SPI_Abort+0xac>
 8007734:	e003      	b.n	800773e <HAL_SPI_Abort+0xca>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007736:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800773c:	6563      	str	r3, [r4, #84]	@ 0x54
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800773e:	6823      	ldr	r3, [r4, #0]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f013 0f01 	tst.w	r3, #1
 8007746:	d013      	beq.n	8007770 <HAL_SPI_Abort+0xfc>
    if (hspi->hdmarx != NULL)
 8007748:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800774a:	b18b      	cbz	r3, 8007770 <HAL_SPI_Abort+0xfc>
      hspi->hdmarx->XferAbortCallback = NULL;
 800774c:	2200      	movs	r2, #0
 800774e:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8007750:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007752:	f7fc fcff 	bl	8004154 <HAL_DMA_Abort>
 8007756:	b108      	cbz	r0, 800775c <HAL_SPI_Abort+0xe8>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007758:	2340      	movs	r3, #64	@ 0x40
 800775a:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_DISABLE(hspi);
 800775c:	6822      	ldr	r2, [r4, #0]
 800775e:	6813      	ldr	r3, [r2, #0]
 8007760:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007764:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8007766:	6822      	ldr	r2, [r4, #0]
 8007768:	6853      	ldr	r3, [r2, #4]
 800776a:	f023 0301 	bic.w	r3, r3, #1
 800776e:	6053      	str	r3, [r2, #4]
  hspi->RxXferCount = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007774:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8007776:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007778:	2b40      	cmp	r3, #64	@ 0x40
 800777a:	d00e      	beq.n	800779a <HAL_SPI_Abort+0x126>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800777c:	2000      	movs	r0, #0
 800777e:	6560      	str	r0, [r4, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007780:	2300      	movs	r3, #0
 8007782:	9301      	str	r3, [sp, #4]
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	68da      	ldr	r2, [r3, #12]
 8007788:	9201      	str	r2, [sp, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	9301      	str	r3, [sp, #4]
 800778e:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8007790:	2301      	movs	r3, #1
 8007792:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8007796:	b004      	add	sp, #16
 8007798:	bd10      	pop	{r4, pc}
    errorcode = HAL_ERROR;
 800779a:	2001      	movs	r0, #1
 800779c:	e7f0      	b.n	8007780 <HAL_SPI_Abort+0x10c>
 800779e:	bf00      	nop
 80077a0:	20000010 	.word	0x20000010
 80077a4:	057619f1 	.word	0x057619f1
 80077a8:	080068cd 	.word	0x080068cd
 80077ac:	08006865 	.word	0x08006865

080077b0 <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 80077b0:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d00c      	beq.n	80077d2 <HAL_SPI_DMAPause+0x22>
 80077b8:	2301      	movs	r3, #1
 80077ba:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80077be:	6802      	ldr	r2, [r0, #0]
 80077c0:	6853      	ldr	r3, [r2, #4]
 80077c2:	f023 0303 	bic.w	r3, r3, #3
 80077c6:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 80077c8:	2300      	movs	r3, #0
 80077ca:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  return HAL_OK;
 80077ce:	4618      	mov	r0, r3
 80077d0:	4770      	bx	lr
  __HAL_LOCK(hspi);
 80077d2:	2002      	movs	r0, #2
}
 80077d4:	4770      	bx	lr

080077d6 <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 80077d6:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d00c      	beq.n	80077f8 <HAL_SPI_DMAResume+0x22>
 80077de:	2301      	movs	r3, #1
 80077e0:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80077e4:	6802      	ldr	r2, [r0, #0]
 80077e6:	6853      	ldr	r3, [r2, #4]
 80077e8:	f043 0303 	orr.w	r3, r3, #3
 80077ec:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 80077ee:	2300      	movs	r3, #0
 80077f0:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  return HAL_OK;
 80077f4:	4618      	mov	r0, r3
 80077f6:	4770      	bx	lr
  __HAL_LOCK(hspi);
 80077f8:	2002      	movs	r0, #2
}
 80077fa:	4770      	bx	lr

080077fc <HAL_SPI_DMAStop>:
{
 80077fc:	b538      	push	{r3, r4, r5, lr}
 80077fe:	4604      	mov	r4, r0
  if (hspi->hdmatx != NULL)
 8007800:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 8007802:	b148      	cbz	r0, 8007818 <HAL_SPI_DMAStop+0x1c>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8007804:	f7fc fca6 	bl	8004154 <HAL_DMA_Abort>
 8007808:	4605      	mov	r5, r0
 800780a:	b130      	cbz	r0, 800781a <HAL_SPI_DMAStop+0x1e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800780c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800780e:	f043 0310 	orr.w	r3, r3, #16
 8007812:	6563      	str	r3, [r4, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8007814:	2501      	movs	r5, #1
 8007816:	e000      	b.n	800781a <HAL_SPI_DMAStop+0x1e>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007818:	2500      	movs	r5, #0
  if (hspi->hdmarx != NULL)
 800781a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800781c:	b138      	cbz	r0, 800782e <HAL_SPI_DMAStop+0x32>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800781e:	f7fc fc99 	bl	8004154 <HAL_DMA_Abort>
 8007822:	b120      	cbz	r0, 800782e <HAL_SPI_DMAStop+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007824:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007826:	f043 0310 	orr.w	r3, r3, #16
 800782a:	6563      	str	r3, [r4, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800782c:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800782e:	6822      	ldr	r2, [r4, #0]
 8007830:	6853      	ldr	r3, [r2, #4]
 8007832:	f023 0303 	bic.w	r3, r3, #3
 8007836:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8007838:	2301      	movs	r3, #1
 800783a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 800783e:	4628      	mov	r0, r5
 8007840:	bd38      	pop	{r3, r4, r5, pc}

08007842 <HAL_SPI_TxCpltCallback>:
}
 8007842:	4770      	bx	lr

08007844 <HAL_SPI_RxCpltCallback>:
}
 8007844:	4770      	bx	lr

08007846 <HAL_SPI_TxRxCpltCallback>:
}
 8007846:	4770      	bx	lr

08007848 <HAL_SPI_TxHalfCpltCallback>:
}
 8007848:	4770      	bx	lr

0800784a <SPI_DMAHalfTransmitCplt>:
{
 800784a:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800784c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800784e:	f7ff fffb 	bl	8007848 <HAL_SPI_TxHalfCpltCallback>
}
 8007852:	bd08      	pop	{r3, pc}

08007854 <HAL_SPI_RxHalfCpltCallback>:
}
 8007854:	4770      	bx	lr

08007856 <SPI_DMAHalfReceiveCplt>:
{
 8007856:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007858:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800785a:	f7ff fffb 	bl	8007854 <HAL_SPI_RxHalfCpltCallback>
}
 800785e:	bd08      	pop	{r3, pc}

08007860 <HAL_SPI_TxRxHalfCpltCallback>:
}
 8007860:	4770      	bx	lr

08007862 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8007862:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007864:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8007866:	f7ff fffb 	bl	8007860 <HAL_SPI_TxRxHalfCpltCallback>
}
 800786a:	bd08      	pop	{r3, pc}

0800786c <HAL_SPI_ErrorCallback>:
}
 800786c:	4770      	bx	lr
	...

08007870 <SPI_CloseTx_ISR>:
{
 8007870:	b510      	push	{r4, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007876:	4b20      	ldr	r3, [pc, #128]	@ (80078f8 <SPI_CloseTx_ISR+0x88>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a20      	ldr	r2, [pc, #128]	@ (80078fc <SPI_CloseTx_ISR+0x8c>)
 800787c:	fba2 2303 	umull	r2, r3, r2, r3
 8007880:	0a5b      	lsrs	r3, r3, #9
 8007882:	2264      	movs	r2, #100	@ 0x64
 8007884:	fb02 f303 	mul.w	r3, r2, r3
 8007888:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 800788a:	f7fc f97b 	bl	8003b84 <HAL_GetTick>
 800788e:	4602      	mov	r2, r0
    if (count == 0U)
 8007890:	9b01      	ldr	r3, [sp, #4]
 8007892:	b143      	cbz	r3, 80078a6 <SPI_CloseTx_ISR+0x36>
    count--;
 8007894:	9b01      	ldr	r3, [sp, #4]
 8007896:	3b01      	subs	r3, #1
 8007898:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f013 0f02 	tst.w	r3, #2
 80078a2:	d0f5      	beq.n	8007890 <SPI_CloseTx_ISR+0x20>
 80078a4:	e003      	b.n	80078ae <SPI_CloseTx_ISR+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078a6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80078a8:	f043 0320 	orr.w	r3, r3, #32
 80078ac:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80078ae:	6821      	ldr	r1, [r4, #0]
 80078b0:	684b      	ldr	r3, [r1, #4]
 80078b2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80078b6:	604b      	str	r3, [r1, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80078b8:	2164      	movs	r1, #100	@ 0x64
 80078ba:	4620      	mov	r0, r4
 80078bc:	f7ff f878 	bl	80069b0 <SPI_EndRxTxTransaction>
 80078c0:	b118      	cbz	r0, 80078ca <SPI_CloseTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80078c4:	f043 0320 	orr.w	r3, r3, #32
 80078c8:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078ca:	68a3      	ldr	r3, [r4, #8]
 80078cc:	b933      	cbnz	r3, 80078dc <SPI_CloseTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	6823      	ldr	r3, [r4, #0]
 80078d2:	68da      	ldr	r2, [r3, #12]
 80078d4:	9200      	str	r2, [sp, #0]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	9300      	str	r3, [sp, #0]
 80078da:	9b00      	ldr	r3, [sp, #0]
  hspi->State = HAL_SPI_STATE_READY;
 80078dc:	2301      	movs	r3, #1
 80078de:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80078e4:	b123      	cbz	r3, 80078f0 <SPI_CloseTx_ISR+0x80>
    HAL_SPI_ErrorCallback(hspi);
 80078e6:	4620      	mov	r0, r4
 80078e8:	f7ff ffc0 	bl	800786c <HAL_SPI_ErrorCallback>
}
 80078ec:	b002      	add	sp, #8
 80078ee:	bd10      	pop	{r4, pc}
    HAL_SPI_TxCpltCallback(hspi);
 80078f0:	4620      	mov	r0, r4
 80078f2:	f7ff ffa6 	bl	8007842 <HAL_SPI_TxCpltCallback>
}
 80078f6:	e7f9      	b.n	80078ec <SPI_CloseTx_ISR+0x7c>
 80078f8:	20000010 	.word	0x20000010
 80078fc:	057619f1 	.word	0x057619f1

08007900 <SPI_TxISR_8BIT>:
{
 8007900:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007902:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007904:	6803      	ldr	r3, [r0, #0]
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 800790a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800790c:	3301      	adds	r3, #1
 800790e:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007910:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007912:	b29b      	uxth	r3, r3
 8007914:	3b01      	subs	r3, #1
 8007916:	b29b      	uxth	r3, r3
 8007918:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 800791a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800791c:	b29b      	uxth	r3, r3
 800791e:	b103      	cbz	r3, 8007922 <SPI_TxISR_8BIT+0x22>
}
 8007920:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8007922:	f7ff ffa5 	bl	8007870 <SPI_CloseTx_ISR>
}
 8007926:	e7fb      	b.n	8007920 <SPI_TxISR_8BIT+0x20>

08007928 <SPI_TxISR_16BIT>:
{
 8007928:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800792a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800792c:	6803      	ldr	r3, [r0, #0]
 800792e:	8812      	ldrh	r2, [r2, #0]
 8007930:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007932:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007934:	3302      	adds	r3, #2
 8007936:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007938:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800793a:	b29b      	uxth	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	b29b      	uxth	r3, r3
 8007940:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 8007942:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007944:	b29b      	uxth	r3, r3
 8007946:	b103      	cbz	r3, 800794a <SPI_TxISR_16BIT+0x22>
}
 8007948:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 800794a:	f7ff ff91 	bl	8007870 <SPI_CloseTx_ISR>
}
 800794e:	e7fb      	b.n	8007948 <SPI_TxISR_16BIT+0x20>

08007950 <SPI_CloseRx_ISR>:
{
 8007950:	b510      	push	{r4, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007956:	6802      	ldr	r2, [r0, #0]
 8007958:	6853      	ldr	r3, [r2, #4]
 800795a:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800795e:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007960:	f7fc f910 	bl	8003b84 <HAL_GetTick>
 8007964:	4602      	mov	r2, r0
 8007966:	2164      	movs	r1, #100	@ 0x64
 8007968:	4620      	mov	r0, r4
 800796a:	f7ff f843 	bl	80069f4 <SPI_EndRxTransaction>
 800796e:	b118      	cbz	r0, 8007978 <SPI_CloseRx_ISR+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007970:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007972:	f043 0320 	orr.w	r3, r3, #32
 8007976:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007978:	68a3      	ldr	r3, [r4, #8]
 800797a:	b933      	cbnz	r3, 800798a <SPI_CloseRx_ISR+0x3a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800797c:	9301      	str	r3, [sp, #4]
 800797e:	6823      	ldr	r3, [r4, #0]
 8007980:	68da      	ldr	r2, [r3, #12]
 8007982:	9201      	str	r2, [sp, #4]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	9301      	str	r3, [sp, #4]
 8007988:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800798a:	2301      	movs	r3, #1
 800798c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007990:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007992:	b923      	cbnz	r3, 800799e <SPI_CloseRx_ISR+0x4e>
      HAL_SPI_RxCpltCallback(hspi);
 8007994:	4620      	mov	r0, r4
 8007996:	f7ff ff55 	bl	8007844 <HAL_SPI_RxCpltCallback>
}
 800799a:	b002      	add	sp, #8
 800799c:	bd10      	pop	{r4, pc}
      HAL_SPI_ErrorCallback(hspi);
 800799e:	4620      	mov	r0, r4
 80079a0:	f7ff ff64 	bl	800786c <HAL_SPI_ErrorCallback>
}
 80079a4:	e7f9      	b.n	800799a <SPI_CloseRx_ISR+0x4a>

080079a6 <SPI_RxISR_8BIT>:
{
 80079a6:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80079a8:	6802      	ldr	r2, [r0, #0]
 80079aa:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80079ac:	7b12      	ldrb	r2, [r2, #12]
 80079ae:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80079b0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80079b2:	3301      	adds	r3, #1
 80079b4:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 80079b6:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	3b01      	subs	r3, #1
 80079bc:	b29b      	uxth	r3, r3
 80079be:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 80079c0:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	b103      	cbz	r3, 80079c8 <SPI_RxISR_8BIT+0x22>
}
 80079c6:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 80079c8:	f7ff ffc2 	bl	8007950 <SPI_CloseRx_ISR>
}
 80079cc:	e7fb      	b.n	80079c6 <SPI_RxISR_8BIT+0x20>

080079ce <SPI_RxISR_16BIT>:
{
 80079ce:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80079d0:	6803      	ldr	r3, [r0, #0]
 80079d2:	68da      	ldr	r2, [r3, #12]
 80079d4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80079d6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80079d8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80079da:	3302      	adds	r3, #2
 80079dc:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 80079de:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	3b01      	subs	r3, #1
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 80079e8:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	b103      	cbz	r3, 80079f0 <SPI_RxISR_16BIT+0x22>
}
 80079ee:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 80079f0:	f7ff ffae 	bl	8007950 <SPI_CloseRx_ISR>
}
 80079f4:	e7fb      	b.n	80079ee <SPI_RxISR_16BIT+0x20>
	...

080079f8 <SPI_CloseRxTx_ISR>:
{
 80079f8:	b510      	push	{r4, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80079fe:	4b28      	ldr	r3, [pc, #160]	@ (8007aa0 <SPI_CloseRxTx_ISR+0xa8>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a28      	ldr	r2, [pc, #160]	@ (8007aa4 <SPI_CloseRxTx_ISR+0xac>)
 8007a04:	fba2 2303 	umull	r2, r3, r2, r3
 8007a08:	0a5b      	lsrs	r3, r3, #9
 8007a0a:	2264      	movs	r2, #100	@ 0x64
 8007a0c:	fb02 f303 	mul.w	r3, r2, r3
 8007a10:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8007a12:	f7fc f8b7 	bl	8003b84 <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007a18:	6821      	ldr	r1, [r4, #0]
 8007a1a:	684b      	ldr	r3, [r1, #4]
 8007a1c:	f023 0320 	bic.w	r3, r3, #32
 8007a20:	604b      	str	r3, [r1, #4]
    if (count == 0U)
 8007a22:	9b01      	ldr	r3, [sp, #4]
 8007a24:	b143      	cbz	r3, 8007a38 <SPI_CloseRxTx_ISR+0x40>
    count--;
 8007a26:	9b01      	ldr	r3, [sp, #4]
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f013 0f02 	tst.w	r3, #2
 8007a34:	d0f5      	beq.n	8007a22 <SPI_CloseRxTx_ISR+0x2a>
 8007a36:	e003      	b.n	8007a40 <SPI_CloseRxTx_ISR+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a38:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007a3a:	f043 0320 	orr.w	r3, r3, #32
 8007a3e:	6563      	str	r3, [r4, #84]	@ 0x54
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007a40:	2164      	movs	r1, #100	@ 0x64
 8007a42:	4620      	mov	r0, r4
 8007a44:	f7fe ffb4 	bl	80069b0 <SPI_EndRxTxTransaction>
 8007a48:	b118      	cbz	r0, 8007a52 <SPI_CloseRxTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a4a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007a4c:	f043 0320 	orr.w	r3, r3, #32
 8007a50:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007a52:	68a3      	ldr	r3, [r4, #8]
 8007a54:	b933      	cbnz	r3, 8007a64 <SPI_CloseRxTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a56:	9300      	str	r3, [sp, #0]
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	68da      	ldr	r2, [r3, #12]
 8007a5c:	9200      	str	r2, [sp, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	9300      	str	r3, [sp, #0]
 8007a62:	9b00      	ldr	r3, [sp, #0]
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007a64:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007a66:	b99b      	cbnz	r3, 8007a90 <SPI_CloseRxTx_ISR+0x98>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007a68:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	2b04      	cmp	r3, #4
 8007a70:	d007      	beq.n	8007a82 <SPI_CloseRxTx_ISR+0x8a>
        hspi->State = HAL_SPI_STATE_READY;
 8007a72:	2301      	movs	r3, #1
 8007a74:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f7ff fee4 	bl	8007846 <HAL_SPI_TxRxCpltCallback>
}
 8007a7e:	b002      	add	sp, #8
 8007a80:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 8007a82:	2301      	movs	r3, #1
 8007a84:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        HAL_SPI_RxCpltCallback(hspi);
 8007a88:	4620      	mov	r0, r4
 8007a8a:	f7ff fedb 	bl	8007844 <HAL_SPI_RxCpltCallback>
 8007a8e:	e7f6      	b.n	8007a7e <SPI_CloseRxTx_ISR+0x86>
      hspi->State = HAL_SPI_STATE_READY;
 8007a90:	2301      	movs	r3, #1
 8007a92:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 8007a96:	4620      	mov	r0, r4
 8007a98:	f7ff fee8 	bl	800786c <HAL_SPI_ErrorCallback>
}
 8007a9c:	e7ef      	b.n	8007a7e <SPI_CloseRxTx_ISR+0x86>
 8007a9e:	bf00      	nop
 8007aa0:	20000010 	.word	0x20000010
 8007aa4:	057619f1 	.word	0x057619f1

08007aa8 <SPI_2linesTxISR_8BIT>:
{
 8007aa8:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007aaa:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007aac:	6803      	ldr	r3, [r0, #0]
 8007aae:	7812      	ldrb	r2, [r2, #0]
 8007ab0:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8007ab2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007ab8:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	3b01      	subs	r3, #1
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 8007ac2:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	b93b      	cbnz	r3, 8007ad8 <SPI_2linesTxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007ac8:	6802      	ldr	r2, [r0, #0]
 8007aca:	6853      	ldr	r3, [r2, #4]
 8007acc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ad0:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 8007ad2:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	b103      	cbz	r3, 8007ada <SPI_2linesTxISR_8BIT+0x32>
}
 8007ad8:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007ada:	f7ff ff8d 	bl	80079f8 <SPI_CloseRxTx_ISR>
}
 8007ade:	e7fb      	b.n	8007ad8 <SPI_2linesTxISR_8BIT+0x30>

08007ae0 <SPI_2linesRxISR_8BIT>:
{
 8007ae0:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007ae2:	6802      	ldr	r2, [r0, #0]
 8007ae4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007ae6:	7b12      	ldrb	r2, [r2, #12]
 8007ae8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007aea:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007aec:	3301      	adds	r3, #1
 8007aee:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007af0:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	3b01      	subs	r3, #1
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007afa:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	b93b      	cbnz	r3, 8007b10 <SPI_2linesRxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007b00:	6802      	ldr	r2, [r0, #0]
 8007b02:	6853      	ldr	r3, [r2, #4]
 8007b04:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8007b08:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8007b0a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	b103      	cbz	r3, 8007b12 <SPI_2linesRxISR_8BIT+0x32>
}
 8007b10:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007b12:	f7ff ff71 	bl	80079f8 <SPI_CloseRxTx_ISR>
}
 8007b16:	e7fb      	b.n	8007b10 <SPI_2linesRxISR_8BIT+0x30>

08007b18 <SPI_2linesTxISR_16BIT>:
{
 8007b18:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b1a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007b1c:	6803      	ldr	r3, [r0, #0]
 8007b1e:	8812      	ldrh	r2, [r2, #0]
 8007b20:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b22:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007b24:	3302      	adds	r3, #2
 8007b26:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007b28:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	3b01      	subs	r3, #1
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 8007b32:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	b93b      	cbnz	r3, 8007b48 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007b38:	6802      	ldr	r2, [r0, #0]
 8007b3a:	6853      	ldr	r3, [r2, #4]
 8007b3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b40:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 8007b42:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	b103      	cbz	r3, 8007b4a <SPI_2linesTxISR_16BIT+0x32>
}
 8007b48:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007b4a:	f7ff ff55 	bl	80079f8 <SPI_CloseRxTx_ISR>
}
 8007b4e:	e7fb      	b.n	8007b48 <SPI_2linesTxISR_16BIT+0x30>

08007b50 <SPI_2linesRxISR_16BIT>:
{
 8007b50:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007b52:	6803      	ldr	r3, [r0, #0]
 8007b54:	68da      	ldr	r2, [r3, #12]
 8007b56:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007b58:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b5a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007b5c:	3302      	adds	r3, #2
 8007b5e:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007b60:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	3b01      	subs	r3, #1
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007b6a:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	b93b      	cbnz	r3, 8007b80 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007b70:	6802      	ldr	r2, [r0, #0]
 8007b72:	6853      	ldr	r3, [r2, #4]
 8007b74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b78:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8007b7a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	b103      	cbz	r3, 8007b82 <SPI_2linesRxISR_16BIT+0x32>
}
 8007b80:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007b82:	f7ff ff39 	bl	80079f8 <SPI_CloseRxTx_ISR>
}
 8007b86:	e7fb      	b.n	8007b80 <SPI_2linesRxISR_16BIT+0x30>

08007b88 <SPI_DMAError>:
{
 8007b88:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007b8a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007b8c:	6802      	ldr	r2, [r0, #0]
 8007b8e:	6853      	ldr	r3, [r2, #4]
 8007b90:	f023 0303 	bic.w	r3, r3, #3
 8007b94:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007b96:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007b98:	f043 0310 	orr.w	r3, r3, #16
 8007b9c:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  HAL_SPI_ErrorCallback(hspi);
 8007ba4:	f7ff fe62 	bl	800786c <HAL_SPI_ErrorCallback>
}
 8007ba8:	bd08      	pop	{r3, pc}

08007baa <SPI_DMATransmitCplt>:
{
 8007baa:	b530      	push	{r4, r5, lr}
 8007bac:	b083      	sub	sp, #12
 8007bae:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007bb0:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 8007bb2:	f7fb ffe7 	bl	8003b84 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007bb6:	682b      	ldr	r3, [r5, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f013 0f20 	tst.w	r3, #32
 8007bbe:	d123      	bne.n	8007c08 <SPI_DMATransmitCplt+0x5e>
 8007bc0:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007bc2:	6821      	ldr	r1, [r4, #0]
 8007bc4:	684b      	ldr	r3, [r1, #4]
 8007bc6:	f023 0320 	bic.w	r3, r3, #32
 8007bca:	604b      	str	r3, [r1, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007bcc:	6821      	ldr	r1, [r4, #0]
 8007bce:	684b      	ldr	r3, [r1, #4]
 8007bd0:	f023 0302 	bic.w	r3, r3, #2
 8007bd4:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007bd6:	2164      	movs	r1, #100	@ 0x64
 8007bd8:	4620      	mov	r0, r4
 8007bda:	f7fe fee9 	bl	80069b0 <SPI_EndRxTxTransaction>
 8007bde:	b118      	cbz	r0, 8007be8 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007be0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007be2:	f043 0320 	orr.w	r3, r3, #32
 8007be6:	6563      	str	r3, [r4, #84]	@ 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007be8:	68a3      	ldr	r3, [r4, #8]
 8007bea:	b933      	cbnz	r3, 8007bfa <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bec:	9301      	str	r3, [sp, #4]
 8007bee:	6823      	ldr	r3, [r4, #0]
 8007bf0:	68da      	ldr	r2, [r3, #12]
 8007bf2:	9201      	str	r2, [sp, #4]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	9301      	str	r3, [sp, #4]
 8007bf8:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	86e3      	strh	r3, [r4, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c04:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007c06:	b923      	cbnz	r3, 8007c12 <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8007c08:	4620      	mov	r0, r4
 8007c0a:	f7ff fe1a 	bl	8007842 <HAL_SPI_TxCpltCallback>
}
 8007c0e:	b003      	add	sp, #12
 8007c10:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8007c12:	4620      	mov	r0, r4
 8007c14:	f7ff fe2a 	bl	800786c <HAL_SPI_ErrorCallback>
      return;
 8007c18:	e7f9      	b.n	8007c0e <SPI_DMATransmitCplt+0x64>

08007c1a <SPI_DMAReceiveCplt>:
{
 8007c1a:	b538      	push	{r3, r4, r5, lr}
 8007c1c:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c1e:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 8007c20:	f7fb ffb0 	bl	8003b84 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007c24:	682b      	ldr	r3, [r5, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f013 0f20 	tst.w	r3, #32
 8007c2c:	d11e      	bne.n	8007c6c <SPI_DMAReceiveCplt+0x52>
 8007c2e:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007c30:	6821      	ldr	r1, [r4, #0]
 8007c32:	684b      	ldr	r3, [r1, #4]
 8007c34:	f023 0320 	bic.w	r3, r3, #32
 8007c38:	604b      	str	r3, [r1, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007c3a:	68a3      	ldr	r3, [r4, #8]
 8007c3c:	b91b      	cbnz	r3, 8007c46 <SPI_DMAReceiveCplt+0x2c>
 8007c3e:	6863      	ldr	r3, [r4, #4]
 8007c40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c44:	d016      	beq.n	8007c74 <SPI_DMAReceiveCplt+0x5a>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007c46:	6821      	ldr	r1, [r4, #0]
 8007c48:	684b      	ldr	r3, [r1, #4]
 8007c4a:	f023 0301 	bic.w	r3, r3, #1
 8007c4e:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007c50:	2164      	movs	r1, #100	@ 0x64
 8007c52:	4620      	mov	r0, r4
 8007c54:	f7fe fece 	bl	80069f4 <SPI_EndRxTransaction>
 8007c58:	b108      	cbz	r0, 8007c5e <SPI_DMAReceiveCplt+0x44>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c5a:	2320      	movs	r3, #32
 8007c5c:	6563      	str	r3, [r4, #84]	@ 0x54
    hspi->RxXferCount = 0U;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007c62:	2301      	movs	r3, #1
 8007c64:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c68:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007c6a:	b94b      	cbnz	r3, 8007c80 <SPI_DMAReceiveCplt+0x66>
  HAL_SPI_RxCpltCallback(hspi);
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f7ff fde9 	bl	8007844 <HAL_SPI_RxCpltCallback>
}
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007c74:	6821      	ldr	r1, [r4, #0]
 8007c76:	684b      	ldr	r3, [r1, #4]
 8007c78:	f023 0303 	bic.w	r3, r3, #3
 8007c7c:	604b      	str	r3, [r1, #4]
 8007c7e:	e7e7      	b.n	8007c50 <SPI_DMAReceiveCplt+0x36>
      HAL_SPI_ErrorCallback(hspi);
 8007c80:	4620      	mov	r0, r4
 8007c82:	f7ff fdf3 	bl	800786c <HAL_SPI_ErrorCallback>
      return;
 8007c86:	e7f4      	b.n	8007c72 <SPI_DMAReceiveCplt+0x58>

08007c88 <SPI_DMATransmitReceiveCplt>:
{
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c8c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 8007c8e:	f7fb ff79 	bl	8003b84 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007c92:	682b      	ldr	r3, [r5, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f013 0f20 	tst.w	r3, #32
 8007c9a:	d11b      	bne.n	8007cd4 <SPI_DMATransmitReceiveCplt+0x4c>
 8007c9c:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007c9e:	6821      	ldr	r1, [r4, #0]
 8007ca0:	684b      	ldr	r3, [r1, #4]
 8007ca2:	f023 0320 	bic.w	r3, r3, #32
 8007ca6:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007ca8:	2164      	movs	r1, #100	@ 0x64
 8007caa:	4620      	mov	r0, r4
 8007cac:	f7fe fe80 	bl	80069b0 <SPI_EndRxTxTransaction>
 8007cb0:	b118      	cbz	r0, 8007cba <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cb2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007cb4:	f043 0320 	orr.w	r3, r3, #32
 8007cb8:	6563      	str	r3, [r4, #84]	@ 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007cba:	6822      	ldr	r2, [r4, #0]
 8007cbc:	6853      	ldr	r3, [r2, #4]
 8007cbe:	f023 0303 	bic.w	r3, r3, #3
 8007cc2:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	86e3      	strh	r3, [r4, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8007cc8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007cd0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007cd2:	b91b      	cbnz	r3, 8007cdc <SPI_DMATransmitReceiveCplt+0x54>
  HAL_SPI_TxRxCpltCallback(hspi);
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	f7ff fdb6 	bl	8007846 <HAL_SPI_TxRxCpltCallback>
}
 8007cda:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f7ff fdc5 	bl	800786c <HAL_SPI_ErrorCallback>
      return;
 8007ce2:	e7fa      	b.n	8007cda <SPI_DMATransmitReceiveCplt+0x52>

08007ce4 <HAL_SPI_IRQHandler>:
{
 8007ce4:	b530      	push	{r4, r5, lr}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8007cea:	6802      	ldr	r2, [r0, #0]
 8007cec:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8007cee:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007cf0:	f3c3 1080 	ubfx	r0, r3, #6, #1
 8007cf4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007cf8:	d105      	bne.n	8007d06 <HAL_SPI_IRQHandler+0x22>
 8007cfa:	f013 0f01 	tst.w	r3, #1
 8007cfe:	d002      	beq.n	8007d06 <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007d00:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8007d04:	d15a      	bne.n	8007dbc <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007d06:	f013 0f02 	tst.w	r3, #2
 8007d0a:	d002      	beq.n	8007d12 <HAL_SPI_IRQHandler+0x2e>
 8007d0c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007d10:	d158      	bne.n	8007dc4 <HAL_SPI_IRQHandler+0xe0>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8007d12:	f3c3 1540 	ubfx	r5, r3, #5, #1
 8007d16:	f013 0f20 	tst.w	r3, #32
 8007d1a:	d101      	bne.n	8007d20 <HAL_SPI_IRQHandler+0x3c>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d054      	beq.n	8007dca <HAL_SPI_IRQHandler+0xe6>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007d20:	f011 0f20 	tst.w	r1, #32
 8007d24:	d051      	beq.n	8007dca <HAL_SPI_IRQHandler+0xe6>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007d26:	b178      	cbz	r0, 8007d48 <HAL_SPI_IRQHandler+0x64>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007d28:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	2b03      	cmp	r3, #3
 8007d30:	d04d      	beq.n	8007dce <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007d32:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007d34:	f043 0304 	orr.w	r3, r3, #4
 8007d38:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	9301      	str	r3, [sp, #4]
 8007d3e:	68d3      	ldr	r3, [r2, #12]
 8007d40:	9301      	str	r3, [sp, #4]
 8007d42:	6893      	ldr	r3, [r2, #8]
 8007d44:	9301      	str	r3, [sp, #4]
 8007d46:	9b01      	ldr	r3, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007d48:	b165      	cbz	r5, 8007d64 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007d4a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007d4c:	f043 0301 	orr.w	r3, r3, #1
 8007d50:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007d52:	2300      	movs	r3, #0
 8007d54:	9303      	str	r3, [sp, #12]
 8007d56:	6893      	ldr	r3, [r2, #8]
 8007d58:	9303      	str	r3, [sp, #12]
 8007d5a:	6813      	ldr	r3, [r2, #0]
 8007d5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d60:	6013      	str	r3, [r2, #0]
 8007d62:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d64:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d02f      	beq.n	8007dca <HAL_SPI_IRQHandler+0xe6>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007d6a:	6822      	ldr	r2, [r4, #0]
 8007d6c:	6853      	ldr	r3, [r2, #4]
 8007d6e:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8007d72:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8007d74:	2301      	movs	r3, #1
 8007d76:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007d7a:	f011 0f03 	tst.w	r1, #3
 8007d7e:	d02e      	beq.n	8007dde <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007d80:	6822      	ldr	r2, [r4, #0]
 8007d82:	6853      	ldr	r3, [r2, #4]
 8007d84:	f023 0303 	bic.w	r3, r3, #3
 8007d88:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8007d8a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007d8c:	b14b      	cbz	r3, 8007da2 <HAL_SPI_IRQHandler+0xbe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007d8e:	4a16      	ldr	r2, [pc, #88]	@ (8007de8 <HAL_SPI_IRQHandler+0x104>)
 8007d90:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007d92:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007d94:	f7fc fa02 	bl	800419c <HAL_DMA_Abort_IT>
 8007d98:	b118      	cbz	r0, 8007da2 <HAL_SPI_IRQHandler+0xbe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007d9a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007da0:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007da2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007da4:	b18b      	cbz	r3, 8007dca <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007da6:	4a10      	ldr	r2, [pc, #64]	@ (8007de8 <HAL_SPI_IRQHandler+0x104>)
 8007da8:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007daa:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007dac:	f7fc f9f6 	bl	800419c <HAL_DMA_Abort_IT>
 8007db0:	b158      	cbz	r0, 8007dca <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007db2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007db4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007db8:	6563      	str	r3, [r4, #84]	@ 0x54
 8007dba:	e006      	b.n	8007dca <HAL_SPI_IRQHandler+0xe6>
    hspi->RxISR(hspi);
 8007dbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	4798      	blx	r3
    return;
 8007dc2:	e002      	b.n	8007dca <HAL_SPI_IRQHandler+0xe6>
    hspi->TxISR(hspi);
 8007dc4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	4798      	blx	r3
}
 8007dca:	b005      	add	sp, #20
 8007dcc:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dce:	2300      	movs	r3, #0
 8007dd0:	9302      	str	r3, [sp, #8]
 8007dd2:	68d3      	ldr	r3, [r2, #12]
 8007dd4:	9302      	str	r3, [sp, #8]
 8007dd6:	6893      	ldr	r3, [r2, #8]
 8007dd8:	9302      	str	r3, [sp, #8]
 8007dda:	9b02      	ldr	r3, [sp, #8]
        return;
 8007ddc:	e7f5      	b.n	8007dca <HAL_SPI_IRQHandler+0xe6>
        HAL_SPI_ErrorCallback(hspi);
 8007dde:	4620      	mov	r0, r4
 8007de0:	f7ff fd44 	bl	800786c <HAL_SPI_ErrorCallback>
    return;
 8007de4:	e7f1      	b.n	8007dca <HAL_SPI_IRQHandler+0xe6>
 8007de6:	bf00      	nop
 8007de8:	08007ded 	.word	0x08007ded

08007dec <SPI_DMAAbortOnError>:
{
 8007dec:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007dee:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 8007df0:	2300      	movs	r3, #0
 8007df2:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007df4:	86c3      	strh	r3, [r0, #54]	@ 0x36
  HAL_SPI_ErrorCallback(hspi);
 8007df6:	f7ff fd39 	bl	800786c <HAL_SPI_ErrorCallback>
}
 8007dfa:	bd08      	pop	{r3, pc}

08007dfc <HAL_SPI_AbortCpltCallback>:
}
 8007dfc:	4770      	bx	lr
	...

08007e00 <HAL_SPI_Abort_IT>:
{
 8007e00:	b570      	push	{r4, r5, r6, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007e06:	4b4d      	ldr	r3, [pc, #308]	@ (8007f3c <HAL_SPI_Abort_IT+0x13c>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a4d      	ldr	r2, [pc, #308]	@ (8007f40 <HAL_SPI_Abort_IT+0x140>)
 8007e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e10:	0a5b      	lsrs	r3, r3, #9
 8007e12:	2264      	movs	r2, #100	@ 0x64
 8007e14:	fb02 f303 	mul.w	r3, r2, r3
 8007e18:	9302      	str	r3, [sp, #8]
  count = resetcount;
 8007e1a:	9b02      	ldr	r3, [sp, #8]
 8007e1c:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8007e1e:	6802      	ldr	r2, [r0, #0]
 8007e20:	6853      	ldr	r3, [r2, #4]
 8007e22:	f023 0320 	bic.w	r3, r3, #32
 8007e26:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8007e28:	6802      	ldr	r2, [r0, #0]
 8007e2a:	6853      	ldr	r3, [r2, #4]
 8007e2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e30:	d012      	beq.n	8007e58 <HAL_SPI_Abort_IT+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 8007e32:	4b44      	ldr	r3, [pc, #272]	@ (8007f44 <HAL_SPI_Abort_IT+0x144>)
 8007e34:	6443      	str	r3, [r0, #68]	@ 0x44
      if (count == 0U)
 8007e36:	9b03      	ldr	r3, [sp, #12]
 8007e38:	b143      	cbz	r3, 8007e4c <HAL_SPI_Abort_IT+0x4c>
      count--;
 8007e3a:	9b03      	ldr	r3, [sp, #12]
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007e40:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	2b07      	cmp	r3, #7
 8007e48:	d1f5      	bne.n	8007e36 <HAL_SPI_Abort_IT+0x36>
 8007e4a:	e003      	b.n	8007e54 <HAL_SPI_Abort_IT+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e4c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e52:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 8007e54:	9b02      	ldr	r3, [sp, #8]
 8007e56:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8007e58:	6853      	ldr	r3, [r2, #4]
 8007e5a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007e5e:	d012      	beq.n	8007e86 <HAL_SPI_Abort_IT+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 8007e60:	4b39      	ldr	r3, [pc, #228]	@ (8007f48 <HAL_SPI_Abort_IT+0x148>)
 8007e62:	6423      	str	r3, [r4, #64]	@ 0x40
      if (count == 0U)
 8007e64:	9b03      	ldr	r3, [sp, #12]
 8007e66:	b143      	cbz	r3, 8007e7a <HAL_SPI_Abort_IT+0x7a>
      count--;
 8007e68:	9b03      	ldr	r3, [sp, #12]
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007e6e:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b07      	cmp	r3, #7
 8007e76:	d1f5      	bne.n	8007e64 <HAL_SPI_Abort_IT+0x64>
 8007e78:	e003      	b.n	8007e82 <HAL_SPI_Abort_IT+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e7a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007e7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e80:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 8007e82:	9b02      	ldr	r3, [sp, #8]
 8007e84:	9303      	str	r3, [sp, #12]
  if (hspi->hdmatx != NULL)
 8007e86:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007e88:	b12b      	cbz	r3, 8007e96 <HAL_SPI_Abort_IT+0x96>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007e8a:	6852      	ldr	r2, [r2, #4]
 8007e8c:	f012 0f02 	tst.w	r2, #2
 8007e90:	d01b      	beq.n	8007eca <HAL_SPI_Abort_IT+0xca>
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8007e92:	4a2e      	ldr	r2, [pc, #184]	@ (8007f4c <HAL_SPI_Abort_IT+0x14c>)
 8007e94:	635a      	str	r2, [r3, #52]	@ 0x34
  if (hspi->hdmarx != NULL)
 8007e96:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007e98:	b133      	cbz	r3, 8007ea8 <HAL_SPI_Abort_IT+0xa8>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007e9a:	6822      	ldr	r2, [r4, #0]
 8007e9c:	6852      	ldr	r2, [r2, #4]
 8007e9e:	f012 0f01 	tst.w	r2, #1
 8007ea2:	d015      	beq.n	8007ed0 <HAL_SPI_Abort_IT+0xd0>
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8007ea4:	4a2a      	ldr	r2, [pc, #168]	@ (8007f50 <HAL_SPI_Abort_IT+0x150>)
 8007ea6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007ea8:	6823      	ldr	r3, [r4, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f013 0f02 	tst.w	r3, #2
 8007eb0:	d011      	beq.n	8007ed6 <HAL_SPI_Abort_IT+0xd6>
    if (hspi->hdmatx != NULL)
 8007eb2:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007eb4:	b328      	cbz	r0, 8007f02 <HAL_SPI_Abort_IT+0x102>
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8007eb6:	f7fc f971 	bl	800419c <HAL_DMA_Abort_IT>
 8007eba:	b320      	cbz	r0, 8007f06 <HAL_SPI_Abort_IT+0x106>
        hspi->hdmatx->XferAbortCallback = NULL;
 8007ebc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	635a      	str	r2, [r3, #52]	@ 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007ec2:	2340      	movs	r3, #64	@ 0x40
 8007ec4:	6563      	str	r3, [r4, #84]	@ 0x54
  abortcplt = 1U;
 8007ec6:	2601      	movs	r6, #1
 8007ec8:	e006      	b.n	8007ed8 <HAL_SPI_Abort_IT+0xd8>
      hspi->hdmatx->XferAbortCallback = NULL;
 8007eca:	2200      	movs	r2, #0
 8007ecc:	635a      	str	r2, [r3, #52]	@ 0x34
 8007ece:	e7e2      	b.n	8007e96 <HAL_SPI_Abort_IT+0x96>
      hspi->hdmarx->XferAbortCallback = NULL;
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	635a      	str	r2, [r3, #52]	@ 0x34
 8007ed4:	e7e8      	b.n	8007ea8 <HAL_SPI_Abort_IT+0xa8>
  abortcplt = 1U;
 8007ed6:	2601      	movs	r6, #1
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007ed8:	6823      	ldr	r3, [r4, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f013 0f01 	tst.w	r3, #1
 8007ee0:	d00a      	beq.n	8007ef8 <HAL_SPI_Abort_IT+0xf8>
    if (hspi->hdmarx != NULL)
 8007ee2:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007ee4:	b140      	cbz	r0, 8007ef8 <HAL_SPI_Abort_IT+0xf8>
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8007ee6:	f7fc f959 	bl	800419c <HAL_DMA_Abort_IT>
 8007eea:	4605      	mov	r5, r0
 8007eec:	b130      	cbz	r0, 8007efc <HAL_SPI_Abort_IT+0xfc>
        hspi->hdmarx->XferAbortCallback = NULL;
 8007eee:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	635a      	str	r2, [r3, #52]	@ 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007ef4:	2340      	movs	r3, #64	@ 0x40
 8007ef6:	6563      	str	r3, [r4, #84]	@ 0x54
  if (abortcplt == 1U)
 8007ef8:	b93e      	cbnz	r6, 8007f0a <HAL_SPI_Abort_IT+0x10a>
  errorcode = HAL_OK;
 8007efa:	2500      	movs	r5, #0
}
 8007efc:	4628      	mov	r0, r5
 8007efe:	b004      	add	sp, #16
 8007f00:	bd70      	pop	{r4, r5, r6, pc}
  abortcplt = 1U;
 8007f02:	2601      	movs	r6, #1
 8007f04:	e7e8      	b.n	8007ed8 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 8007f06:	2600      	movs	r6, #0
 8007f08:	e7e6      	b.n	8007ed8 <HAL_SPI_Abort_IT+0xd8>
    hspi->RxXferCount = 0U;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->TxXferCount = 0U;
 8007f0e:	86e3      	strh	r3, [r4, #54]	@ 0x36
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8007f10:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007f12:	2b40      	cmp	r3, #64	@ 0x40
 8007f14:	d010      	beq.n	8007f38 <HAL_SPI_Abort_IT+0x138>
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f16:	2500      	movs	r5, #0
 8007f18:	6565      	str	r5, [r4, #84]	@ 0x54
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	9301      	str	r3, [sp, #4]
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	68da      	ldr	r2, [r3, #12]
 8007f22:	9201      	str	r2, [sp, #4]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	9301      	str	r3, [sp, #4]
 8007f28:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    HAL_SPI_AbortCpltCallback(hspi);
 8007f30:	4620      	mov	r0, r4
 8007f32:	f7ff ff63 	bl	8007dfc <HAL_SPI_AbortCpltCallback>
 8007f36:	e7e1      	b.n	8007efc <HAL_SPI_Abort_IT+0xfc>
      errorcode = HAL_ERROR;
 8007f38:	2501      	movs	r5, #1
 8007f3a:	e7ee      	b.n	8007f1a <HAL_SPI_Abort_IT+0x11a>
 8007f3c:	20000010 	.word	0x20000010
 8007f40:	057619f1 	.word	0x057619f1
 8007f44:	080068cd 	.word	0x080068cd
 8007f48:	08006865 	.word	0x08006865
 8007f4c:	08007fc5 	.word	0x08007fc5
 8007f50:	08007f55 	.word	0x08007f55

08007f54 <SPI_DMARxAbortCallback>:
{
 8007f54:	b510      	push	{r4, lr}
 8007f56:	b082      	sub	sp, #8
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007f58:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  __HAL_SPI_DISABLE(hspi);
 8007f5a:	6822      	ldr	r2, [r4, #0]
 8007f5c:	6813      	ldr	r3, [r2, #0]
 8007f5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f62:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 8007f64:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007f66:	2200      	movs	r2, #0
 8007f68:	635a      	str	r2, [r3, #52]	@ 0x34
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007f6a:	6822      	ldr	r2, [r4, #0]
 8007f6c:	6853      	ldr	r3, [r2, #4]
 8007f6e:	f023 0301 	bic.w	r3, r3, #1
 8007f72:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007f74:	f7fb fe06 	bl	8003b84 <HAL_GetTick>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	2164      	movs	r1, #100	@ 0x64
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f7fe fd17 	bl	80069b0 <SPI_EndRxTxTransaction>
 8007f82:	b118      	cbz	r0, 8007f8c <SPI_DMARxAbortCallback+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007f84:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007f86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f8a:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->hdmatx != NULL)
 8007f8c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007f8e:	b10b      	cbz	r3, 8007f94 <SPI_DMARxAbortCallback+0x40>
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8007f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f92:	b9ab      	cbnz	r3, 8007fc0 <SPI_DMARxAbortCallback+0x6c>
  hspi->RxXferCount = 0U;
 8007f94:	2300      	movs	r3, #0
 8007f96:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007f98:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8007f9a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007f9c:	2b40      	cmp	r3, #64	@ 0x40
 8007f9e:	d001      	beq.n	8007fa4 <SPI_DMARxAbortCallback+0x50>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	6823      	ldr	r3, [r4, #0]
 8007faa:	68da      	ldr	r2, [r3, #12]
 8007fac:	9201      	str	r2, [sp, #4]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	9301      	str	r3, [sp, #4]
 8007fb2:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f7ff ff1e 	bl	8007dfc <HAL_SPI_AbortCpltCallback>
}
 8007fc0:	b002      	add	sp, #8
 8007fc2:	bd10      	pop	{r4, pc}

08007fc4 <SPI_DMATxAbortCallback>:
{
 8007fc4:	b500      	push	{lr}
 8007fc6:	b083      	sub	sp, #12
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007fc8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->hdmatx->XferAbortCallback = NULL;
 8007fca:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8007fcc:	2200      	movs	r2, #0
 8007fce:	635a      	str	r2, [r3, #52]	@ 0x34
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8008044 <SPI_DMATxAbortCallback+0x80>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8008048 <SPI_DMATxAbortCallback+0x84>)
 8007fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8007fda:	0a5b      	lsrs	r3, r3, #9
 8007fdc:	2264      	movs	r2, #100	@ 0x64
 8007fde:	fb02 f303 	mul.w	r3, r2, r3
 8007fe2:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007fe4:	6802      	ldr	r2, [r0, #0]
 8007fe6:	6853      	ldr	r3, [r2, #4]
 8007fe8:	f023 0302 	bic.w	r3, r3, #2
 8007fec:	6053      	str	r3, [r2, #4]
    if (count == 0U)
 8007fee:	9b01      	ldr	r3, [sp, #4]
 8007ff0:	b143      	cbz	r3, 8008004 <SPI_DMATxAbortCallback+0x40>
    count--;
 8007ff2:	9b01      	ldr	r3, [sp, #4]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007ff8:	6803      	ldr	r3, [r0, #0]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	f013 0f02 	tst.w	r3, #2
 8008000:	d0f5      	beq.n	8007fee <SPI_DMATxAbortCallback+0x2a>
 8008002:	e003      	b.n	800800c <SPI_DMATxAbortCallback+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008004:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8008006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800800a:	6543      	str	r3, [r0, #84]	@ 0x54
  if (hspi->hdmarx != NULL)
 800800c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800800e:	b10b      	cbz	r3, 8008014 <SPI_DMATxAbortCallback+0x50>
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8008010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008012:	b9a3      	cbnz	r3, 800803e <SPI_DMATxAbortCallback+0x7a>
  hspi->RxXferCount = 0U;
 8008014:	2300      	movs	r3, #0
 8008016:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8008018:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800801a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800801c:	2b40      	cmp	r3, #64	@ 0x40
 800801e:	d001      	beq.n	8008024 <SPI_DMATxAbortCallback+0x60>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008020:	2300      	movs	r3, #0
 8008022:	6543      	str	r3, [r0, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008024:	2300      	movs	r3, #0
 8008026:	9300      	str	r3, [sp, #0]
 8008028:	6803      	ldr	r3, [r0, #0]
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	9200      	str	r2, [sp, #0]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	9300      	str	r3, [sp, #0]
 8008032:	9b00      	ldr	r3, [sp, #0]
  hspi->State  = HAL_SPI_STATE_READY;
 8008034:	2301      	movs	r3, #1
 8008036:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 800803a:	f7ff fedf 	bl	8007dfc <HAL_SPI_AbortCpltCallback>
}
 800803e:	b003      	add	sp, #12
 8008040:	f85d fb04 	ldr.w	pc, [sp], #4
 8008044:	20000010 	.word	0x20000010
 8008048:	057619f1 	.word	0x057619f1

0800804c <HAL_SPI_GetState>:
  return hspi->State;
 800804c:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
}
 8008050:	4770      	bx	lr

08008052 <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 8008052:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8008054:	4770      	bx	lr
	...

08008058 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008058:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800805a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800805c:	6a02      	ldr	r2, [r0, #32]
 800805e:	f022 0201 	bic.w	r2, r2, #1
 8008062:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008064:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008066:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008068:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800806c:	680c      	ldr	r4, [r1, #0]
 800806e:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008072:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008076:	688b      	ldr	r3, [r1, #8]
 8008078:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800807c:	4d11      	ldr	r5, [pc, #68]	@ (80080c4 <TIM_OC1_SetConfig+0x6c>)
 800807e:	42a8      	cmp	r0, r5
 8008080:	d003      	beq.n	800808a <TIM_OC1_SetConfig+0x32>
 8008082:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008086:	42a8      	cmp	r0, r5
 8008088:	d105      	bne.n	8008096 <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800808a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800808e:	68cd      	ldr	r5, [r1, #12]
 8008090:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008092:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008096:	4d0b      	ldr	r5, [pc, #44]	@ (80080c4 <TIM_OC1_SetConfig+0x6c>)
 8008098:	42a8      	cmp	r0, r5
 800809a:	d003      	beq.n	80080a4 <TIM_OC1_SetConfig+0x4c>
 800809c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80080a0:	42a8      	cmp	r0, r5
 80080a2:	d107      	bne.n	80080b4 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80080a4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80080a8:	694d      	ldr	r5, [r1, #20]
 80080aa:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80080ae:	698a      	ldr	r2, [r1, #24]
 80080b0:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080b4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080b6:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80080b8:	684a      	ldr	r2, [r1, #4]
 80080ba:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080bc:	6203      	str	r3, [r0, #32]
}
 80080be:	bc30      	pop	{r4, r5}
 80080c0:	4770      	bx	lr
 80080c2:	bf00      	nop
 80080c4:	40012c00 	.word	0x40012c00

080080c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080c8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080ca:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080cc:	6a02      	ldr	r2, [r0, #32]
 80080ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080d2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080d4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080d6:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080d8:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080dc:	680c      	ldr	r4, [r1, #0]
 80080de:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080e2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080e6:	688c      	ldr	r4, [r1, #8]
 80080e8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080ec:	4c11      	ldr	r4, [pc, #68]	@ (8008134 <TIM_OC3_SetConfig+0x6c>)
 80080ee:	42a0      	cmp	r0, r4
 80080f0:	d003      	beq.n	80080fa <TIM_OC3_SetConfig+0x32>
 80080f2:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80080f6:	42a0      	cmp	r0, r4
 80080f8:	d106      	bne.n	8008108 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080fe:	68cc      	ldr	r4, [r1, #12]
 8008100:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008104:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008108:	4c0a      	ldr	r4, [pc, #40]	@ (8008134 <TIM_OC3_SetConfig+0x6c>)
 800810a:	42a0      	cmp	r0, r4
 800810c:	d003      	beq.n	8008116 <TIM_OC3_SetConfig+0x4e>
 800810e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8008112:	42a0      	cmp	r0, r4
 8008114:	d107      	bne.n	8008126 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008116:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800811a:	694c      	ldr	r4, [r1, #20]
 800811c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008120:	698c      	ldr	r4, [r1, #24]
 8008122:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008126:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008128:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800812a:	684a      	ldr	r2, [r1, #4]
 800812c:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800812e:	6203      	str	r3, [r0, #32]
}
 8008130:	bc30      	pop	{r4, r5}
 8008132:	4770      	bx	lr
 8008134:	40012c00 	.word	0x40012c00

08008138 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008138:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800813a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800813c:	6a02      	ldr	r2, [r0, #32]
 800813e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008142:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008144:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008146:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008148:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800814c:	680d      	ldr	r5, [r1, #0]
 800814e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008152:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008156:	688d      	ldr	r5, [r1, #8]
 8008158:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800815c:	4d09      	ldr	r5, [pc, #36]	@ (8008184 <TIM_OC4_SetConfig+0x4c>)
 800815e:	42a8      	cmp	r0, r5
 8008160:	d003      	beq.n	800816a <TIM_OC4_SetConfig+0x32>
 8008162:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008166:	42a8      	cmp	r0, r5
 8008168:	d104      	bne.n	8008174 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800816a:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800816e:	694d      	ldr	r5, [r1, #20]
 8008170:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008174:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008176:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008178:	684a      	ldr	r2, [r1, #4]
 800817a:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800817c:	6203      	str	r3, [r0, #32]
}
 800817e:	bc30      	pop	{r4, r5}
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	40012c00 	.word	0x40012c00

08008188 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008188:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800818a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800818c:	6a04      	ldr	r4, [r0, #32]
 800818e:	f024 0401 	bic.w	r4, r4, #1
 8008192:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008194:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008196:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800819a:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800819e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80081a2:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80081a4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80081a6:	6203      	str	r3, [r0, #32]
}
 80081a8:	bc10      	pop	{r4}
 80081aa:	4770      	bx	lr

080081ac <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081ac:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80081ae:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081b0:	6a04      	ldr	r4, [r0, #32]
 80081b2:	f024 0410 	bic.w	r4, r4, #16
 80081b6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081b8:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80081ba:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80081be:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081c2:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80081c6:	031b      	lsls	r3, r3, #12
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081ce:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80081d2:	0109      	lsls	r1, r1, #4
 80081d4:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 80081d8:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081da:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80081dc:	6201      	str	r1, [r0, #32]
}
 80081de:	bc30      	pop	{r4, r5}
 80081e0:	4770      	bx	lr

080081e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081e2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80081e4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081e6:	6a04      	ldr	r4, [r0, #32]
 80081e8:	f024 0410 	bic.w	r4, r4, #16
 80081ec:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081ee:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081f0:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081f4:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081f8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80081fc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008200:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8008202:	6203      	str	r3, [r0, #32]
}
 8008204:	bc10      	pop	{r4}
 8008206:	4770      	bx	lr

08008208 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008208:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800820a:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800820c:	6a04      	ldr	r4, [r0, #32]
 800820e:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8008212:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008214:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008216:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 800821a:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800821e:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008222:	011b      	lsls	r3, r3, #4
 8008224:	b2db      	uxtb	r3, r3
 8008226:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800822a:	f425 7500 	bic.w	r5, r5, #512	@ 0x200
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800822e:	0209      	lsls	r1, r1, #8
 8008230:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8008234:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008236:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8008238:	6201      	str	r1, [r0, #32]
}
 800823a:	bc30      	pop	{r4, r5}
 800823c:	4770      	bx	lr

0800823e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800823e:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008240:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008242:	6a04      	ldr	r4, [r0, #32]
 8008244:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8008248:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800824a:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800824c:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008250:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008254:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008258:	031b      	lsls	r3, r3, #12
 800825a:	b29b      	uxth	r3, r3
 800825c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8008260:	f425 5500 	bic.w	r5, r5, #8192	@ 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8008264:	0309      	lsls	r1, r1, #12
 8008266:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 800826a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800826c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 800826e:	6201      	str	r1, [r0, #32]
}
 8008270:	bc30      	pop	{r4, r5}
 8008272:	4770      	bx	lr

08008274 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008274:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800827a:	430b      	orrs	r3, r1
 800827c:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008280:	6083      	str	r3, [r0, #8]
}
 8008282:	4770      	bx	lr
}
 8008284:	4770      	bx	lr
}
 8008286:	4770      	bx	lr

08008288 <HAL_TIM_Base_DeInit>:
{
 8008288:	b510      	push	{r4, lr}
 800828a:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800828c:	2302      	movs	r3, #2
 800828e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8008292:	6803      	ldr	r3, [r0, #0]
 8008294:	6a19      	ldr	r1, [r3, #32]
 8008296:	f241 1211 	movw	r2, #4369	@ 0x1111
 800829a:	4211      	tst	r1, r2
 800829c:	d108      	bne.n	80082b0 <HAL_TIM_Base_DeInit+0x28>
 800829e:	6a19      	ldr	r1, [r3, #32]
 80082a0:	f240 4244 	movw	r2, #1092	@ 0x444
 80082a4:	4211      	tst	r1, r2
 80082a6:	d103      	bne.n	80082b0 <HAL_TIM_Base_DeInit+0x28>
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	f022 0201 	bic.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 80082b0:	4620      	mov	r0, r4
 80082b2:	f7fb facd 	bl	8003850 <HAL_TIM_Base_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80082b6:	2000      	movs	r0, #0
 80082b8:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80082bc:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 80082c0:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 80082c4:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 80082c8:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80082cc:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 80082d0:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 80082d4:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 80082d8:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 80082dc:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80082e0:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 80082e4:	bd10      	pop	{r4, pc}
	...

080082e8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80082e8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d12a      	bne.n	8008348 <HAL_TIM_Base_Start+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 80082f2:	2302      	movs	r3, #2
 80082f4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f8:	6803      	ldr	r3, [r0, #0]
 80082fa:	4a15      	ldr	r2, [pc, #84]	@ (8008350 <HAL_TIM_Base_Start+0x68>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d018      	beq.n	8008332 <HAL_TIM_Base_Start+0x4a>
 8008300:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008304:	4293      	cmp	r3, r2
 8008306:	d014      	beq.n	8008332 <HAL_TIM_Base_Start+0x4a>
 8008308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800830c:	d011      	beq.n	8008332 <HAL_TIM_Base_Start+0x4a>
 800830e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008312:	4293      	cmp	r3, r2
 8008314:	d00d      	beq.n	8008332 <HAL_TIM_Base_Start+0x4a>
 8008316:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800831a:	4293      	cmp	r3, r2
 800831c:	d009      	beq.n	8008332 <HAL_TIM_Base_Start+0x4a>
 800831e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008322:	4293      	cmp	r3, r2
 8008324:	d005      	beq.n	8008332 <HAL_TIM_Base_Start+0x4a>
    __HAL_TIM_ENABLE(htim);
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	f042 0201 	orr.w	r2, r2, #1
 800832c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800832e:	2000      	movs	r0, #0
 8008330:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008332:	689a      	ldr	r2, [r3, #8]
 8008334:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008338:	2a06      	cmp	r2, #6
 800833a:	d007      	beq.n	800834c <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	f042 0201 	orr.w	r2, r2, #1
 8008342:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008344:	2000      	movs	r0, #0
 8008346:	4770      	bx	lr
    return HAL_ERROR;
 8008348:	2001      	movs	r0, #1
 800834a:	4770      	bx	lr
  return HAL_OK;
 800834c:	2000      	movs	r0, #0
}
 800834e:	4770      	bx	lr
 8008350:	40012c00 	.word	0x40012c00

08008354 <HAL_TIM_Base_Stop>:
  __HAL_TIM_DISABLE(htim);
 8008354:	6803      	ldr	r3, [r0, #0]
 8008356:	6a19      	ldr	r1, [r3, #32]
 8008358:	f241 1211 	movw	r2, #4369	@ 0x1111
 800835c:	4211      	tst	r1, r2
 800835e:	d108      	bne.n	8008372 <HAL_TIM_Base_Stop+0x1e>
 8008360:	6a19      	ldr	r1, [r3, #32]
 8008362:	f240 4244 	movw	r2, #1092	@ 0x444
 8008366:	4211      	tst	r1, r2
 8008368:	d103      	bne.n	8008372 <HAL_TIM_Base_Stop+0x1e>
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	f022 0201 	bic.w	r2, r2, #1
 8008370:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8008372:	2301      	movs	r3, #1
 8008374:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8008378:	2000      	movs	r0, #0
 800837a:	4770      	bx	lr

0800837c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800837c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b01      	cmp	r3, #1
 8008384:	d12f      	bne.n	80083e6 <HAL_TIM_Base_Start_IT+0x6a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008386:	2302      	movs	r3, #2
 8008388:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800838c:	6802      	ldr	r2, [r0, #0]
 800838e:	68d3      	ldr	r3, [r2, #12]
 8008390:	f043 0301 	orr.w	r3, r3, #1
 8008394:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008396:	6803      	ldr	r3, [r0, #0]
 8008398:	4a15      	ldr	r2, [pc, #84]	@ (80083f0 <HAL_TIM_Base_Start_IT+0x74>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d018      	beq.n	80083d0 <HAL_TIM_Base_Start_IT+0x54>
 800839e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d014      	beq.n	80083d0 <HAL_TIM_Base_Start_IT+0x54>
 80083a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083aa:	d011      	beq.n	80083d0 <HAL_TIM_Base_Start_IT+0x54>
 80083ac:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d00d      	beq.n	80083d0 <HAL_TIM_Base_Start_IT+0x54>
 80083b4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d009      	beq.n	80083d0 <HAL_TIM_Base_Start_IT+0x54>
 80083bc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d005      	beq.n	80083d0 <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	f042 0201 	orr.w	r2, r2, #1
 80083ca:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80083cc:	2000      	movs	r0, #0
 80083ce:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083d0:	689a      	ldr	r2, [r3, #8]
 80083d2:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083d6:	2a06      	cmp	r2, #6
 80083d8:	d007      	beq.n	80083ea <HAL_TIM_Base_Start_IT+0x6e>
      __HAL_TIM_ENABLE(htim);
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	f042 0201 	orr.w	r2, r2, #1
 80083e0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80083e2:	2000      	movs	r0, #0
 80083e4:	4770      	bx	lr
    return HAL_ERROR;
 80083e6:	2001      	movs	r0, #1
 80083e8:	4770      	bx	lr
  return HAL_OK;
 80083ea:	2000      	movs	r0, #0
}
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	40012c00 	.word	0x40012c00

080083f4 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80083f4:	6802      	ldr	r2, [r0, #0]
 80083f6:	68d3      	ldr	r3, [r2, #12]
 80083f8:	f023 0301 	bic.w	r3, r3, #1
 80083fc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 80083fe:	6803      	ldr	r3, [r0, #0]
 8008400:	6a19      	ldr	r1, [r3, #32]
 8008402:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008406:	4211      	tst	r1, r2
 8008408:	d108      	bne.n	800841c <HAL_TIM_Base_Stop_IT+0x28>
 800840a:	6a19      	ldr	r1, [r3, #32]
 800840c:	f240 4244 	movw	r2, #1092	@ 0x444
 8008410:	4211      	tst	r1, r2
 8008412:	d103      	bne.n	800841c <HAL_TIM_Base_Stop_IT+0x28>
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	f022 0201 	bic.w	r2, r2, #1
 800841a:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800841c:	2301      	movs	r3, #1
 800841e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8008422:	2000      	movs	r0, #0
 8008424:	4770      	bx	lr
	...

08008428 <HAL_TIM_Base_Start_DMA>:
{
 8008428:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_BUSY)
 800842a:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 800842e:	b2e4      	uxtb	r4, r4
 8008430:	2c02      	cmp	r4, #2
 8008432:	d04c      	beq.n	80084ce <HAL_TIM_Base_Start_DMA+0xa6>
 8008434:	4605      	mov	r5, r0
  else if (htim->State == HAL_TIM_STATE_READY)
 8008436:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 800843a:	b2e4      	uxtb	r4, r4
 800843c:	2c01      	cmp	r4, #1
 800843e:	d145      	bne.n	80084cc <HAL_TIM_Base_Start_DMA+0xa4>
    if ((pData == NULL) || (Length == 0U))
 8008440:	2900      	cmp	r1, #0
 8008442:	d044      	beq.n	80084ce <HAL_TIM_Base_Start_DMA+0xa6>
 8008444:	2a00      	cmp	r2, #0
 8008446:	d042      	beq.n	80084ce <HAL_TIM_Base_Start_DMA+0xa6>
      htim->State = HAL_TIM_STATE_BUSY;
 8008448:	2302      	movs	r3, #2
 800844a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800844e:	6a03      	ldr	r3, [r0, #32]
 8008450:	4821      	ldr	r0, [pc, #132]	@ (80084d8 <HAL_TIM_Base_Start_DMA+0xb0>)
 8008452:	6298      	str	r0, [r3, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8008454:	6a2b      	ldr	r3, [r5, #32]
 8008456:	4821      	ldr	r0, [pc, #132]	@ (80084dc <HAL_TIM_Base_Start_DMA+0xb4>)
 8008458:	62d8      	str	r0, [r3, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800845a:	6a2b      	ldr	r3, [r5, #32]
 800845c:	4820      	ldr	r0, [pc, #128]	@ (80084e0 <HAL_TIM_Base_Start_DMA+0xb8>)
 800845e:	6318      	str	r0, [r3, #48]	@ 0x30
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
 8008460:	6828      	ldr	r0, [r5, #0]
 8008462:	4613      	mov	r3, r2
 8008464:	f100 022c 	add.w	r2, r0, #44	@ 0x2c
 8008468:	6a28      	ldr	r0, [r5, #32]
 800846a:	f7fb fe38 	bl	80040de <HAL_DMA_Start_IT>
 800846e:	4601      	mov	r1, r0
 8008470:	bb68      	cbnz	r0, 80084ce <HAL_TIM_Base_Start_DMA+0xa6>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 8008472:	682a      	ldr	r2, [r5, #0]
 8008474:	68d3      	ldr	r3, [r2, #12]
 8008476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800847a:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800847c:	682b      	ldr	r3, [r5, #0]
 800847e:	4a19      	ldr	r2, [pc, #100]	@ (80084e4 <HAL_TIM_Base_Start_DMA+0xbc>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d018      	beq.n	80084b6 <HAL_TIM_Base_Start_DMA+0x8e>
 8008484:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008488:	4293      	cmp	r3, r2
 800848a:	d014      	beq.n	80084b6 <HAL_TIM_Base_Start_DMA+0x8e>
 800848c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008490:	d011      	beq.n	80084b6 <HAL_TIM_Base_Start_DMA+0x8e>
 8008492:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008496:	4293      	cmp	r3, r2
 8008498:	d00d      	beq.n	80084b6 <HAL_TIM_Base_Start_DMA+0x8e>
 800849a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800849e:	4293      	cmp	r3, r2
 80084a0:	d009      	beq.n	80084b6 <HAL_TIM_Base_Start_DMA+0x8e>
 80084a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d005      	beq.n	80084b6 <HAL_TIM_Base_Start_DMA+0x8e>
    __HAL_TIM_ENABLE(htim);
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	f042 0201 	orr.w	r2, r2, #1
 80084b0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80084b2:	4604      	mov	r4, r0
 80084b4:	e00b      	b.n	80084ce <HAL_TIM_Base_Start_DMA+0xa6>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084b6:	689a      	ldr	r2, [r3, #8]
 80084b8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084bc:	2a06      	cmp	r2, #6
 80084be:	d008      	beq.n	80084d2 <HAL_TIM_Base_Start_DMA+0xaa>
      __HAL_TIM_ENABLE(htim);
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	f042 0201 	orr.w	r2, r2, #1
 80084c6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80084c8:	460c      	mov	r4, r1
 80084ca:	e000      	b.n	80084ce <HAL_TIM_Base_Start_DMA+0xa6>
    return HAL_ERROR;
 80084cc:	2401      	movs	r4, #1
}
 80084ce:	4620      	mov	r0, r4
 80084d0:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80084d2:	460c      	mov	r4, r1
 80084d4:	e7fb      	b.n	80084ce <HAL_TIM_Base_Start_DMA+0xa6>
 80084d6:	bf00      	nop
 80084d8:	08008bed 	.word	0x08008bed
 80084dc:	08008c05 	.word	0x08008c05
 80084e0:	08008f09 	.word	0x08008f09
 80084e4:	40012c00 	.word	0x40012c00

080084e8 <HAL_TIM_Base_Stop_DMA>:
{
 80084e8:	b510      	push	{r4, lr}
 80084ea:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 80084ec:	6802      	ldr	r2, [r0, #0]
 80084ee:	68d3      	ldr	r3, [r2, #12]
 80084f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084f4:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 80084f6:	6a00      	ldr	r0, [r0, #32]
 80084f8:	f7fb fe50 	bl	800419c <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	6a19      	ldr	r1, [r3, #32]
 8008500:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008504:	4211      	tst	r1, r2
 8008506:	d108      	bne.n	800851a <HAL_TIM_Base_Stop_DMA+0x32>
 8008508:	6a19      	ldr	r1, [r3, #32]
 800850a:	f240 4244 	movw	r2, #1092	@ 0x444
 800850e:	4211      	tst	r1, r2
 8008510:	d103      	bne.n	800851a <HAL_TIM_Base_Stop_DMA+0x32>
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	f022 0201 	bic.w	r2, r2, #1
 8008518:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800851a:	2301      	movs	r3, #1
 800851c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8008520:	2000      	movs	r0, #0
 8008522:	bd10      	pop	{r4, pc}

08008524 <HAL_TIM_OC_MspInit>:
}
 8008524:	4770      	bx	lr

08008526 <HAL_TIM_OC_MspDeInit>:
}
 8008526:	4770      	bx	lr

08008528 <HAL_TIM_OC_DeInit>:
{
 8008528:	b510      	push	{r4, lr}
 800852a:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800852c:	2302      	movs	r3, #2
 800852e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8008532:	6803      	ldr	r3, [r0, #0]
 8008534:	6a19      	ldr	r1, [r3, #32]
 8008536:	f241 1211 	movw	r2, #4369	@ 0x1111
 800853a:	4211      	tst	r1, r2
 800853c:	d108      	bne.n	8008550 <HAL_TIM_OC_DeInit+0x28>
 800853e:	6a19      	ldr	r1, [r3, #32]
 8008540:	f240 4244 	movw	r2, #1092	@ 0x444
 8008544:	4211      	tst	r1, r2
 8008546:	d103      	bne.n	8008550 <HAL_TIM_OC_DeInit+0x28>
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	f022 0201 	bic.w	r2, r2, #1
 800854e:	601a      	str	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 8008550:	4620      	mov	r0, r4
 8008552:	f7ff ffe8 	bl	8008526 <HAL_TIM_OC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8008556:	2000      	movs	r0, #0
 8008558:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800855c:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8008560:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8008564:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8008568:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800856c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 8008570:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8008574:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8008578:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 800857c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008580:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8008584:	bd10      	pop	{r4, pc}

08008586 <HAL_TIM_PWM_MspInit>:
}
 8008586:	4770      	bx	lr

08008588 <HAL_TIM_PWM_MspDeInit>:
}
 8008588:	4770      	bx	lr

0800858a <HAL_TIM_PWM_DeInit>:
{
 800858a:	b510      	push	{r4, lr}
 800858c:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800858e:	2302      	movs	r3, #2
 8008590:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8008594:	6803      	ldr	r3, [r0, #0]
 8008596:	6a19      	ldr	r1, [r3, #32]
 8008598:	f241 1211 	movw	r2, #4369	@ 0x1111
 800859c:	4211      	tst	r1, r2
 800859e:	d108      	bne.n	80085b2 <HAL_TIM_PWM_DeInit+0x28>
 80085a0:	6a19      	ldr	r1, [r3, #32]
 80085a2:	f240 4244 	movw	r2, #1092	@ 0x444
 80085a6:	4211      	tst	r1, r2
 80085a8:	d103      	bne.n	80085b2 <HAL_TIM_PWM_DeInit+0x28>
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	f022 0201 	bic.w	r2, r2, #1
 80085b0:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_MspDeInit(htim);
 80085b2:	4620      	mov	r0, r4
 80085b4:	f7ff ffe8 	bl	8008588 <HAL_TIM_PWM_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80085b8:	2000      	movs	r0, #0
 80085ba:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80085be:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 80085c2:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 80085c6:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 80085ca:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80085ce:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 80085d2:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 80085d6:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 80085da:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 80085de:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80085e2:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 80085e6:	bd10      	pop	{r4, pc}

080085e8 <HAL_TIM_IC_MspInit>:
}
 80085e8:	4770      	bx	lr

080085ea <HAL_TIM_IC_MspDeInit>:
}
 80085ea:	4770      	bx	lr

080085ec <HAL_TIM_IC_DeInit>:
{
 80085ec:	b510      	push	{r4, lr}
 80085ee:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80085f0:	2302      	movs	r3, #2
 80085f2:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 80085f6:	6803      	ldr	r3, [r0, #0]
 80085f8:	6a19      	ldr	r1, [r3, #32]
 80085fa:	f241 1211 	movw	r2, #4369	@ 0x1111
 80085fe:	4211      	tst	r1, r2
 8008600:	d108      	bne.n	8008614 <HAL_TIM_IC_DeInit+0x28>
 8008602:	6a19      	ldr	r1, [r3, #32]
 8008604:	f240 4244 	movw	r2, #1092	@ 0x444
 8008608:	4211      	tst	r1, r2
 800860a:	d103      	bne.n	8008614 <HAL_TIM_IC_DeInit+0x28>
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	f022 0201 	bic.w	r2, r2, #1
 8008612:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_MspDeInit(htim);
 8008614:	4620      	mov	r0, r4
 8008616:	f7ff ffe8 	bl	80085ea <HAL_TIM_IC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800861a:	2000      	movs	r0, #0
 800861c:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008620:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8008624:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8008628:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 800862c:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008630:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 8008634:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8008638:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 800863c:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8008640:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008644:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8008648:	bd10      	pop	{r4, pc}

0800864a <HAL_TIM_OnePulse_MspInit>:
}
 800864a:	4770      	bx	lr

0800864c <HAL_TIM_OnePulse_MspDeInit>:
}
 800864c:	4770      	bx	lr

0800864e <HAL_TIM_OnePulse_DeInit>:
{
 800864e:	b510      	push	{r4, lr}
 8008650:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8008652:	2302      	movs	r3, #2
 8008654:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8008658:	6803      	ldr	r3, [r0, #0]
 800865a:	6a19      	ldr	r1, [r3, #32]
 800865c:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008660:	4211      	tst	r1, r2
 8008662:	d108      	bne.n	8008676 <HAL_TIM_OnePulse_DeInit+0x28>
 8008664:	6a19      	ldr	r1, [r3, #32]
 8008666:	f240 4244 	movw	r2, #1092	@ 0x444
 800866a:	4211      	tst	r1, r2
 800866c:	d103      	bne.n	8008676 <HAL_TIM_OnePulse_DeInit+0x28>
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	f022 0201 	bic.w	r2, r2, #1
 8008674:	601a      	str	r2, [r3, #0]
  HAL_TIM_OnePulse_MspDeInit(htim);
 8008676:	4620      	mov	r0, r4
 8008678:	f7ff ffe8 	bl	800864c <HAL_TIM_OnePulse_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800867c:	2000      	movs	r0, #0
 800867e:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008682:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008686:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800868a:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800868e:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 8008692:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008696:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 800869a:	bd10      	pop	{r4, pc}
}
 800869c:	4770      	bx	lr
}
 800869e:	4770      	bx	lr

080086a0 <HAL_TIM_Encoder_DeInit>:
{
 80086a0:	b510      	push	{r4, lr}
 80086a2:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80086a4:	2302      	movs	r3, #2
 80086a6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 80086aa:	6803      	ldr	r3, [r0, #0]
 80086ac:	6a19      	ldr	r1, [r3, #32]
 80086ae:	f241 1211 	movw	r2, #4369	@ 0x1111
 80086b2:	4211      	tst	r1, r2
 80086b4:	d108      	bne.n	80086c8 <HAL_TIM_Encoder_DeInit+0x28>
 80086b6:	6a19      	ldr	r1, [r3, #32]
 80086b8:	f240 4244 	movw	r2, #1092	@ 0x444
 80086bc:	4211      	tst	r1, r2
 80086be:	d103      	bne.n	80086c8 <HAL_TIM_Encoder_DeInit+0x28>
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	f022 0201 	bic.w	r2, r2, #1
 80086c6:	601a      	str	r2, [r3, #0]
  HAL_TIM_Encoder_MspDeInit(htim);
 80086c8:	4620      	mov	r0, r4
 80086ca:	f7fb f8db 	bl	8003884 <HAL_TIM_Encoder_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80086ce:	2000      	movs	r0, #0
 80086d0:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80086d4:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80086d8:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80086dc:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80086e0:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 80086e4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80086e8:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 80086ec:	bd10      	pop	{r4, pc}
	...

080086f0 <HAL_TIM_DMABurst_MultiWriteStart>:
{
 80086f0:	b570      	push	{r4, r5, r6, lr}
 80086f2:	4604      	mov	r4, r0
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 80086f4:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
 80086f8:	b2c0      	uxtb	r0, r0
 80086fa:	2802      	cmp	r0, #2
 80086fc:	d02f      	beq.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 80086fe:	460e      	mov	r6, r1
 8008700:	4615      	mov	r5, r2
 8008702:	4619      	mov	r1, r3
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 8008704:	f894 0046 	ldrb.w	r0, [r4, #70]	@ 0x46
 8008708:	b2c0      	uxtb	r0, r0
 800870a:	2801      	cmp	r0, #1
 800870c:	d028      	beq.n	8008760 <HAL_TIM_DMABurst_MultiWriteStart+0x70>
  switch (BurstRequestSrc)
 800870e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8008712:	d074      	beq.n	80087fe <HAL_TIM_DMABurst_MultiWriteStart+0x10e>
 8008714:	d82f      	bhi.n	8008776 <HAL_TIM_DMABurst_MultiWriteStart+0x86>
 8008716:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800871a:	d04a      	beq.n	80087b2 <HAL_TIM_DMABurst_MultiWriteStart+0xc2>
 800871c:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008720:	d05a      	beq.n	80087d8 <HAL_TIM_DMABurst_MultiWriteStart+0xe8>
 8008722:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8008726:	d124      	bne.n	8008772 <HAL_TIM_DMABurst_MultiWriteStart+0x82>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8008728:	6a23      	ldr	r3, [r4, #32]
 800872a:	4a53      	ldr	r2, [pc, #332]	@ (8008878 <HAL_TIM_DMABurst_MultiWriteStart+0x188>)
 800872c:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800872e:	6a23      	ldr	r3, [r4, #32]
 8008730:	4a52      	ldr	r2, [pc, #328]	@ (800887c <HAL_TIM_DMABurst_MultiWriteStart+0x18c>)
 8008732:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8008734:	6a23      	ldr	r3, [r4, #32]
 8008736:	4a52      	ldr	r2, [pc, #328]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008738:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800873a:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 800873c:	9b05      	ldr	r3, [sp, #20]
 800873e:	324c      	adds	r2, #76	@ 0x4c
 8008740:	6a20      	ldr	r0, [r4, #32]
 8008742:	f7fb fccc 	bl	80040de <HAL_DMA_Start_IT>
 8008746:	2800      	cmp	r0, #0
 8008748:	f040 8093 	bne.w	8008872 <HAL_TIM_DMABurst_MultiWriteStart+0x182>
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 800874c:	6823      	ldr	r3, [r4, #0]
 800874e:	9a04      	ldr	r2, [sp, #16]
 8008750:	4316      	orrs	r6, r2
 8008752:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8008754:	6822      	ldr	r2, [r4, #0]
 8008756:	68d3      	ldr	r3, [r2, #12]
 8008758:	432b      	orrs	r3, r5
 800875a:	60d3      	str	r3, [r2, #12]
 800875c:	2000      	movs	r0, #0
}
 800875e:	bd70      	pop	{r4, r5, r6, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8008760:	b11b      	cbz	r3, 800876a <HAL_TIM_DMABurst_MultiWriteStart+0x7a>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 8008762:	2302      	movs	r3, #2
 8008764:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8008768:	e7d1      	b.n	800870e <HAL_TIM_DMABurst_MultiWriteStart+0x1e>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 800876a:	9b04      	ldr	r3, [sp, #16]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d0f8      	beq.n	8008762 <HAL_TIM_DMABurst_MultiWriteStart+0x72>
 8008770:	e7f5      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
  switch (BurstRequestSrc)
 8008772:	2001      	movs	r0, #1
 8008774:	e7f3      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 8008776:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 800877a:	d053      	beq.n	8008824 <HAL_TIM_DMABurst_MultiWriteStart+0x134>
 800877c:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
 8008780:	d063      	beq.n	800884a <HAL_TIM_DMABurst_MultiWriteStart+0x15a>
 8008782:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8008786:	d112      	bne.n	80087ae <HAL_TIM_DMABurst_MultiWriteStart+0xbe>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008788:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800878a:	4a3e      	ldr	r2, [pc, #248]	@ (8008884 <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 800878c:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800878e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008790:	4a3d      	ldr	r2, [pc, #244]	@ (8008888 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 8008792:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008794:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008796:	4a3a      	ldr	r2, [pc, #232]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008798:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800879a:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 800879c:	9b05      	ldr	r3, [sp, #20]
 800879e:	324c      	adds	r2, #76	@ 0x4c
 80087a0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80087a2:	f7fb fc9c 	bl	80040de <HAL_DMA_Start_IT>
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d0d0      	beq.n	800874c <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80087aa:	2001      	movs	r0, #1
 80087ac:	e7d7      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
  switch (BurstRequestSrc)
 80087ae:	2001      	movs	r0, #1
 80087b0:	e7d5      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80087b2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80087b4:	4a33      	ldr	r2, [pc, #204]	@ (8008884 <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 80087b6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80087b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80087ba:	4a33      	ldr	r2, [pc, #204]	@ (8008888 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 80087bc:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80087be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80087c0:	4a2f      	ldr	r2, [pc, #188]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 80087c2:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80087c4:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 80087c6:	9b05      	ldr	r3, [sp, #20]
 80087c8:	324c      	adds	r2, #76	@ 0x4c
 80087ca:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80087cc:	f7fb fc87 	bl	80040de <HAL_DMA_Start_IT>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d0bb      	beq.n	800874c <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80087d4:	2001      	movs	r0, #1
 80087d6:	e7c2      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80087d8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80087da:	4a2a      	ldr	r2, [pc, #168]	@ (8008884 <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 80087dc:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80087de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80087e0:	4a29      	ldr	r2, [pc, #164]	@ (8008888 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 80087e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80087e4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80087e6:	4a26      	ldr	r2, [pc, #152]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 80087e8:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80087ea:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 80087ec:	9b05      	ldr	r3, [sp, #20]
 80087ee:	324c      	adds	r2, #76	@ 0x4c
 80087f0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80087f2:	f7fb fc74 	bl	80040de <HAL_DMA_Start_IT>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d0a8      	beq.n	800874c <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80087fa:	2001      	movs	r0, #1
 80087fc:	e7af      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80087fe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008800:	4a20      	ldr	r2, [pc, #128]	@ (8008884 <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 8008802:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008804:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008806:	4a20      	ldr	r2, [pc, #128]	@ (8008888 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 8008808:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800880a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800880c:	4a1c      	ldr	r2, [pc, #112]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 800880e:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008810:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 8008812:	9b05      	ldr	r3, [sp, #20]
 8008814:	324c      	adds	r2, #76	@ 0x4c
 8008816:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008818:	f7fb fc61 	bl	80040de <HAL_DMA_Start_IT>
 800881c:	2800      	cmp	r0, #0
 800881e:	d095      	beq.n	800874c <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008820:	2001      	movs	r0, #1
 8008822:	e79c      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8008824:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008826:	4a19      	ldr	r2, [pc, #100]	@ (800888c <HAL_TIM_DMABurst_MultiWriteStart+0x19c>)
 8008828:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 800882a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800882c:	4a18      	ldr	r2, [pc, #96]	@ (8008890 <HAL_TIM_DMABurst_MultiWriteStart+0x1a0>)
 800882e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8008830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008832:	4a13      	ldr	r2, [pc, #76]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008834:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008836:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 8008838:	9b05      	ldr	r3, [sp, #20]
 800883a:	324c      	adds	r2, #76	@ 0x4c
 800883c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800883e:	f7fb fc4e 	bl	80040de <HAL_DMA_Start_IT>
 8008842:	2800      	cmp	r0, #0
 8008844:	d082      	beq.n	800874c <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008846:	2001      	movs	r0, #1
 8008848:	e789      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800884a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800884c:	4a11      	ldr	r2, [pc, #68]	@ (8008894 <HAL_TIM_DMABurst_MultiWriteStart+0x1a4>)
 800884e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8008850:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008852:	4a11      	ldr	r2, [pc, #68]	@ (8008898 <HAL_TIM_DMABurst_MultiWriteStart+0x1a8>)
 8008854:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8008856:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008858:	4a09      	ldr	r2, [pc, #36]	@ (8008880 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 800885a:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800885c:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 800885e:	9b05      	ldr	r3, [sp, #20]
 8008860:	324c      	adds	r2, #76	@ 0x4c
 8008862:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8008864:	f7fb fc3b 	bl	80040de <HAL_DMA_Start_IT>
 8008868:	2800      	cmp	r0, #0
 800886a:	f43f af6f 	beq.w	800874c <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 800886e:	2001      	movs	r0, #1
 8008870:	e775      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
        return HAL_ERROR;
 8008872:	2001      	movs	r0, #1
 8008874:	e773      	b.n	800875e <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 8008876:	bf00      	nop
 8008878:	08008bed 	.word	0x08008bed
 800887c:	08008c05 	.word	0x08008c05
 8008880:	08008f09 	.word	0x08008f09
 8008884:	08008cd5 	.word	0x08008cd5
 8008888:	08008d47 	.word	0x08008d47
 800888c:	0800cd8d 	.word	0x0800cd8d
 8008890:	0800cd9f 	.word	0x0800cd9f
 8008894:	08008ee5 	.word	0x08008ee5
 8008898:	08008efd 	.word	0x08008efd

0800889c <HAL_TIM_DMABurst_WriteStart>:
{
 800889c:	b530      	push	{r4, r5, lr}
 800889e:	b083      	sub	sp, #12
 80088a0:	9d06      	ldr	r5, [sp, #24]
                                            ((BurstLength) >> 8U) + 1U);
 80088a2:	0a2c      	lsrs	r4, r5, #8
  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 80088a4:	3401      	adds	r4, #1
 80088a6:	9401      	str	r4, [sp, #4]
 80088a8:	9500      	str	r5, [sp, #0]
 80088aa:	f7ff ff21 	bl	80086f0 <HAL_TIM_DMABurst_MultiWriteStart>
}
 80088ae:	b003      	add	sp, #12
 80088b0:	bd30      	pop	{r4, r5, pc}

080088b2 <HAL_TIM_DMABurst_WriteStop>:
{
 80088b2:	b538      	push	{r3, r4, r5, lr}
 80088b4:	4605      	mov	r5, r0
 80088b6:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 80088b8:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80088bc:	d02f      	beq.n	800891e <HAL_TIM_DMABurst_WriteStop+0x6c>
 80088be:	d817      	bhi.n	80088f0 <HAL_TIM_DMABurst_WriteStop+0x3e>
 80088c0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80088c4:	d023      	beq.n	800890e <HAL_TIM_DMABurst_WriteStop+0x5c>
 80088c6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80088ca:	d024      	beq.n	8008916 <HAL_TIM_DMABurst_WriteStop+0x64>
 80088cc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80088d0:	d10c      	bne.n	80088ec <HAL_TIM_DMABurst_WriteStop+0x3a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 80088d2:	6a00      	ldr	r0, [r0, #32]
 80088d4:	f7fb fc62 	bl	800419c <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 80088d8:	682a      	ldr	r2, [r5, #0]
 80088da:	68d3      	ldr	r3, [r2, #12]
 80088dc:	ea23 0304 	bic.w	r3, r3, r4
 80088e0:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088e2:	2301      	movs	r3, #1
 80088e4:	f885 3046 	strb.w	r3, [r5, #70]	@ 0x46
 80088e8:	2000      	movs	r0, #0
}
 80088ea:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 80088ec:	2001      	movs	r0, #1
 80088ee:	e7fc      	b.n	80088ea <HAL_TIM_DMABurst_WriteStop+0x38>
 80088f0:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 80088f4:	d017      	beq.n	8008926 <HAL_TIM_DMABurst_WriteStop+0x74>
 80088f6:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80088fa:	d018      	beq.n	800892e <HAL_TIM_DMABurst_WriteStop+0x7c>
 80088fc:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008900:	d103      	bne.n	800890a <HAL_TIM_DMABurst_WriteStop+0x58>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008902:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008904:	f7fb fc4a 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008908:	e7e6      	b.n	80088d8 <HAL_TIM_DMABurst_WriteStop+0x26>
  switch (BurstRequestSrc)
 800890a:	2001      	movs	r0, #1
 800890c:	e7ed      	b.n	80088ea <HAL_TIM_DMABurst_WriteStop+0x38>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800890e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008910:	f7fb fc44 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008914:	e7e0      	b.n	80088d8 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008916:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008918:	f7fb fc40 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800891c:	e7dc      	b.n	80088d8 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800891e:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8008920:	f7fb fc3c 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008924:	e7d8      	b.n	80088d8 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8008926:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8008928:	f7fb fc38 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800892c:	e7d4      	b.n	80088d8 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800892e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8008930:	f7fb fc34 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008934:	e7d0      	b.n	80088d8 <HAL_TIM_DMABurst_WriteStop+0x26>
	...

08008938 <HAL_TIM_DMABurst_MultiReadStart>:
{
 8008938:	b570      	push	{r4, r5, r6, lr}
 800893a:	4604      	mov	r4, r0
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 800893c:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
 8008940:	b2c0      	uxtb	r0, r0
 8008942:	2802      	cmp	r0, #2
 8008944:	d02f      	beq.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 8008946:	460e      	mov	r6, r1
 8008948:	4615      	mov	r5, r2
 800894a:	461a      	mov	r2, r3
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 800894c:	f894 0046 	ldrb.w	r0, [r4, #70]	@ 0x46
 8008950:	b2c0      	uxtb	r0, r0
 8008952:	2801      	cmp	r0, #1
 8008954:	d028      	beq.n	80089a8 <HAL_TIM_DMABurst_MultiReadStart+0x70>
  switch (BurstRequestSrc)
 8008956:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800895a:	d074      	beq.n	8008a46 <HAL_TIM_DMABurst_MultiReadStart+0x10e>
 800895c:	d82f      	bhi.n	80089be <HAL_TIM_DMABurst_MultiReadStart+0x86>
 800895e:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8008962:	d04a      	beq.n	80089fa <HAL_TIM_DMABurst_MultiReadStart+0xc2>
 8008964:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008968:	d05a      	beq.n	8008a20 <HAL_TIM_DMABurst_MultiReadStart+0xe8>
 800896a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800896e:	d124      	bne.n	80089ba <HAL_TIM_DMABurst_MultiReadStart+0x82>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8008970:	6a23      	ldr	r3, [r4, #32]
 8008972:	4953      	ldr	r1, [pc, #332]	@ (8008ac0 <HAL_TIM_DMABurst_MultiReadStart+0x188>)
 8008974:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8008976:	6a23      	ldr	r3, [r4, #32]
 8008978:	4952      	ldr	r1, [pc, #328]	@ (8008ac4 <HAL_TIM_DMABurst_MultiReadStart+0x18c>)
 800897a:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800897c:	6a23      	ldr	r3, [r4, #32]
 800897e:	4952      	ldr	r1, [pc, #328]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008980:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008982:	6821      	ldr	r1, [r4, #0]
 8008984:	9b05      	ldr	r3, [sp, #20]
 8008986:	314c      	adds	r1, #76	@ 0x4c
 8008988:	6a20      	ldr	r0, [r4, #32]
 800898a:	f7fb fba8 	bl	80040de <HAL_DMA_Start_IT>
 800898e:	2800      	cmp	r0, #0
 8008990:	f040 8093 	bne.w	8008aba <HAL_TIM_DMABurst_MultiReadStart+0x182>
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 8008994:	6823      	ldr	r3, [r4, #0]
 8008996:	9a04      	ldr	r2, [sp, #16]
 8008998:	4316      	orrs	r6, r2
 800899a:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800899c:	6822      	ldr	r2, [r4, #0]
 800899e:	68d3      	ldr	r3, [r2, #12]
 80089a0:	432b      	orrs	r3, r5
 80089a2:	60d3      	str	r3, [r2, #12]
 80089a4:	2000      	movs	r0, #0
}
 80089a6:	bd70      	pop	{r4, r5, r6, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80089a8:	b11b      	cbz	r3, 80089b2 <HAL_TIM_DMABurst_MultiReadStart+0x7a>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 80089aa:	2302      	movs	r3, #2
 80089ac:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80089b0:	e7d1      	b.n	8008956 <HAL_TIM_DMABurst_MultiReadStart+0x1e>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80089b2:	9b04      	ldr	r3, [sp, #16]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d0f8      	beq.n	80089aa <HAL_TIM_DMABurst_MultiReadStart+0x72>
 80089b8:	e7f5      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
  switch (BurstRequestSrc)
 80089ba:	2001      	movs	r0, #1
 80089bc:	e7f3      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 80089be:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80089c2:	d053      	beq.n	8008a6c <HAL_TIM_DMABurst_MultiReadStart+0x134>
 80089c4:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
 80089c8:	d063      	beq.n	8008a92 <HAL_TIM_DMABurst_MultiReadStart+0x15a>
 80089ca:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80089ce:	d112      	bne.n	80089f6 <HAL_TIM_DMABurst_MultiReadStart+0xbe>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80089d0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80089d2:	493e      	ldr	r1, [pc, #248]	@ (8008acc <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 80089d4:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80089d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80089d8:	493d      	ldr	r1, [pc, #244]	@ (8008ad0 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 80089da:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80089dc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80089de:	493a      	ldr	r1, [pc, #232]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80089e0:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80089e2:	6821      	ldr	r1, [r4, #0]
 80089e4:	9b05      	ldr	r3, [sp, #20]
 80089e6:	314c      	adds	r1, #76	@ 0x4c
 80089e8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80089ea:	f7fb fb78 	bl	80040de <HAL_DMA_Start_IT>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d0d0      	beq.n	8008994 <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 80089f2:	2001      	movs	r0, #1
 80089f4:	e7d7      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
  switch (BurstRequestSrc)
 80089f6:	2001      	movs	r0, #1
 80089f8:	e7d5      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80089fa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80089fc:	4933      	ldr	r1, [pc, #204]	@ (8008acc <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 80089fe:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008a00:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008a02:	4933      	ldr	r1, [pc, #204]	@ (8008ad0 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008a04:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008a06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008a08:	492f      	ldr	r1, [pc, #188]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008a0a:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008a0c:	6821      	ldr	r1, [r4, #0]
 8008a0e:	9b05      	ldr	r3, [sp, #20]
 8008a10:	314c      	adds	r1, #76	@ 0x4c
 8008a12:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008a14:	f7fb fb63 	bl	80040de <HAL_DMA_Start_IT>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d0bb      	beq.n	8008994 <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008a1c:	2001      	movs	r0, #1
 8008a1e:	e7c2      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008a20:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008a22:	492a      	ldr	r1, [pc, #168]	@ (8008acc <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 8008a24:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008a26:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008a28:	4929      	ldr	r1, [pc, #164]	@ (8008ad0 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008a2a:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008a2c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008a2e:	4926      	ldr	r1, [pc, #152]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008a30:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008a32:	6821      	ldr	r1, [r4, #0]
 8008a34:	9b05      	ldr	r3, [sp, #20]
 8008a36:	314c      	adds	r1, #76	@ 0x4c
 8008a38:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008a3a:	f7fb fb50 	bl	80040de <HAL_DMA_Start_IT>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	d0a8      	beq.n	8008994 <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008a42:	2001      	movs	r0, #1
 8008a44:	e7af      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8008a46:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008a48:	4920      	ldr	r1, [pc, #128]	@ (8008acc <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 8008a4a:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008a4c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008a4e:	4920      	ldr	r1, [pc, #128]	@ (8008ad0 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008a50:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008a52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008a54:	491c      	ldr	r1, [pc, #112]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008a56:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008a58:	6821      	ldr	r1, [r4, #0]
 8008a5a:	9b05      	ldr	r3, [sp, #20]
 8008a5c:	314c      	adds	r1, #76	@ 0x4c
 8008a5e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008a60:	f7fb fb3d 	bl	80040de <HAL_DMA_Start_IT>
 8008a64:	2800      	cmp	r0, #0
 8008a66:	d095      	beq.n	8008994 <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008a68:	2001      	movs	r0, #1
 8008a6a:	e79c      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8008a6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a6e:	4919      	ldr	r1, [pc, #100]	@ (8008ad4 <HAL_TIM_DMABurst_MultiReadStart+0x19c>)
 8008a70:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 8008a72:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a74:	4918      	ldr	r1, [pc, #96]	@ (8008ad8 <HAL_TIM_DMABurst_MultiReadStart+0x1a0>)
 8008a76:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8008a78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a7a:	4913      	ldr	r1, [pc, #76]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008a7c:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008a7e:	6821      	ldr	r1, [r4, #0]
 8008a80:	9b05      	ldr	r3, [sp, #20]
 8008a82:	314c      	adds	r1, #76	@ 0x4c
 8008a84:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8008a86:	f7fb fb2a 	bl	80040de <HAL_DMA_Start_IT>
 8008a8a:	2800      	cmp	r0, #0
 8008a8c:	d082      	beq.n	8008994 <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008a8e:	2001      	movs	r0, #1
 8008a90:	e789      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8008a92:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008a94:	4911      	ldr	r1, [pc, #68]	@ (8008adc <HAL_TIM_DMABurst_MultiReadStart+0x1a4>)
 8008a96:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8008a98:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008a9a:	4911      	ldr	r1, [pc, #68]	@ (8008ae0 <HAL_TIM_DMABurst_MultiReadStart+0x1a8>)
 8008a9c:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8008a9e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008aa0:	4909      	ldr	r1, [pc, #36]	@ (8008ac8 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008aa2:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008aa4:	6821      	ldr	r1, [r4, #0]
 8008aa6:	9b05      	ldr	r3, [sp, #20]
 8008aa8:	314c      	adds	r1, #76	@ 0x4c
 8008aaa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8008aac:	f7fb fb17 	bl	80040de <HAL_DMA_Start_IT>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f43f af6f 	beq.w	8008994 <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008ab6:	2001      	movs	r0, #1
 8008ab8:	e775      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
        return HAL_ERROR;
 8008aba:	2001      	movs	r0, #1
 8008abc:	e773      	b.n	80089a6 <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 8008abe:	bf00      	nop
 8008ac0:	08008bed 	.word	0x08008bed
 8008ac4:	08008c05 	.word	0x08008c05
 8008ac8:	08008f09 	.word	0x08008f09
 8008acc:	08008c13 	.word	0x08008c13
 8008ad0:	08008c95 	.word	0x08008c95
 8008ad4:	0800cd8d 	.word	0x0800cd8d
 8008ad8:	0800cd9f 	.word	0x0800cd9f
 8008adc:	08008ee5 	.word	0x08008ee5
 8008ae0:	08008efd 	.word	0x08008efd

08008ae4 <HAL_TIM_DMABurst_ReadStart>:
{
 8008ae4:	b530      	push	{r4, r5, lr}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	9d06      	ldr	r5, [sp, #24]
                                           ((BurstLength) >> 8U) + 1U);
 8008aea:	0a2c      	lsrs	r4, r5, #8
  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 8008aec:	3401      	adds	r4, #1
 8008aee:	9401      	str	r4, [sp, #4]
 8008af0:	9500      	str	r5, [sp, #0]
 8008af2:	f7ff ff21 	bl	8008938 <HAL_TIM_DMABurst_MultiReadStart>
}
 8008af6:	b003      	add	sp, #12
 8008af8:	bd30      	pop	{r4, r5, pc}

08008afa <HAL_TIM_DMABurst_ReadStop>:
{
 8008afa:	b538      	push	{r3, r4, r5, lr}
 8008afc:	4605      	mov	r5, r0
 8008afe:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 8008b00:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008b04:	d02f      	beq.n	8008b66 <HAL_TIM_DMABurst_ReadStop+0x6c>
 8008b06:	d817      	bhi.n	8008b38 <HAL_TIM_DMABurst_ReadStop+0x3e>
 8008b08:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008b0c:	d023      	beq.n	8008b56 <HAL_TIM_DMABurst_ReadStop+0x5c>
 8008b0e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008b12:	d024      	beq.n	8008b5e <HAL_TIM_DMABurst_ReadStop+0x64>
 8008b14:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008b18:	d10c      	bne.n	8008b34 <HAL_TIM_DMABurst_ReadStop+0x3a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8008b1a:	6a00      	ldr	r0, [r0, #32]
 8008b1c:	f7fb fb3e 	bl	800419c <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8008b20:	682a      	ldr	r2, [r5, #0]
 8008b22:	68d3      	ldr	r3, [r2, #12]
 8008b24:	ea23 0304 	bic.w	r3, r3, r4
 8008b28:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	f885 3046 	strb.w	r3, [r5, #70]	@ 0x46
 8008b30:	2000      	movs	r0, #0
}
 8008b32:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 8008b34:	2001      	movs	r0, #1
 8008b36:	e7fc      	b.n	8008b32 <HAL_TIM_DMABurst_ReadStop+0x38>
 8008b38:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008b3c:	d017      	beq.n	8008b6e <HAL_TIM_DMABurst_ReadStop+0x74>
 8008b3e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8008b42:	d018      	beq.n	8008b76 <HAL_TIM_DMABurst_ReadStop+0x7c>
 8008b44:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008b48:	d103      	bne.n	8008b52 <HAL_TIM_DMABurst_ReadStop+0x58>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008b4a:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008b4c:	f7fb fb26 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008b50:	e7e6      	b.n	8008b20 <HAL_TIM_DMABurst_ReadStop+0x26>
  switch (BurstRequestSrc)
 8008b52:	2001      	movs	r0, #1
 8008b54:	e7ed      	b.n	8008b32 <HAL_TIM_DMABurst_ReadStop+0x38>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008b56:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008b58:	f7fb fb20 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008b5c:	e7e0      	b.n	8008b20 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008b5e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008b60:	f7fb fb1c 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008b64:	e7dc      	b.n	8008b20 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008b66:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8008b68:	f7fb fb18 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008b6c:	e7d8      	b.n	8008b20 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8008b6e:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8008b70:	f7fb fb14 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008b74:	e7d4      	b.n	8008b20 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8008b76:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8008b78:	f7fb fb10 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008b7c:	e7d0      	b.n	8008b20 <HAL_TIM_DMABurst_ReadStop+0x26>

08008b7e <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 8008b7e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d00e      	beq.n	8008ba4 <HAL_TIM_GenerateEvent+0x26>
 8008b86:	2301      	movs	r3, #1
 8008b88:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008b8c:	2202      	movs	r2, #2
 8008b8e:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  htim->Instance->EGR = EventSource;
 8008b92:	6802      	ldr	r2, [r0, #0]
 8008b94:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8008b96:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  return HAL_OK;
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008ba4:	2002      	movs	r0, #2
}
 8008ba6:	4770      	bx	lr

08008ba8 <HAL_TIM_ConfigTI1Input>:
  tmpcr2 = htim->Instance->CR2;
 8008ba8:	6802      	ldr	r2, [r0, #0]
 8008baa:	6853      	ldr	r3, [r2, #4]
  tmpcr2 &= ~TIM_CR2_TI1S;
 8008bac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  tmpcr2 |= TI1_Selection;
 8008bb0:	430b      	orrs	r3, r1
  htim->Instance->CR2 = tmpcr2;
 8008bb2:	6053      	str	r3, [r2, #4]
}
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	4770      	bx	lr

08008bb8 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8008bb8:	290c      	cmp	r1, #12
 8008bba:	d814      	bhi.n	8008be6 <HAL_TIM_ReadCapturedValue+0x2e>
 8008bbc:	e8df f001 	tbb	[pc, r1]
 8008bc0:	13131307 	.word	0x13131307
 8008bc4:	1313130a 	.word	0x1313130a
 8008bc8:	1313130d 	.word	0x1313130d
 8008bcc:	10          	.byte	0x10
 8008bcd:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 8008bce:	6803      	ldr	r3, [r0, #0]
 8008bd0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 8008bd2:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8008bd4:	6803      	ldr	r3, [r0, #0]
 8008bd6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 8008bd8:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8008bda:	6803      	ldr	r3, [r0, #0]
 8008bdc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8008bde:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 8008be0:	6803      	ldr	r3, [r0, #0]
 8008be2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
      break;
 8008be4:	4770      	bx	lr
  switch (Channel)
 8008be6:	2000      	movs	r0, #0
}
 8008be8:	4770      	bx	lr

08008bea <HAL_TIM_PeriodElapsedCallback>:
}
 8008bea:	4770      	bx	lr

08008bec <TIM_DMAPeriodElapsedCplt>:
{
 8008bec:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bee:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
 8008bf0:	6a03      	ldr	r3, [r0, #32]
 8008bf2:	699b      	ldr	r3, [r3, #24]
 8008bf4:	b913      	cbnz	r3, 8008bfc <TIM_DMAPeriodElapsedCplt+0x10>
    htim->State = HAL_TIM_STATE_READY;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIM_PeriodElapsedCallback(htim);
 8008bfc:	f7ff fff5 	bl	8008bea <HAL_TIM_PeriodElapsedCallback>
}
 8008c00:	bd08      	pop	{r3, pc}

08008c02 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
}
 8008c02:	4770      	bx	lr

08008c04 <TIM_DMAPeriodElapsedHalfCplt>:
{
 8008c04:	b508      	push	{r3, lr}
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 8008c06:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008c08:	f7ff fffb 	bl	8008c02 <HAL_TIM_PeriodElapsedHalfCpltCallback>
}
 8008c0c:	bd08      	pop	{r3, pc}

08008c0e <HAL_TIM_OC_DelayElapsedCallback>:
}
 8008c0e:	4770      	bx	lr

08008c10 <HAL_TIM_IC_CaptureCallback>:
}
 8008c10:	4770      	bx	lr

08008c12 <TIM_DMACaptureCplt>:
{
 8008c12:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c14:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008c16:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008c18:	4283      	cmp	r3, r0
 8008c1a:	d00e      	beq.n	8008c3a <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008c1c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008c1e:	4283      	cmp	r3, r0
 8008c20:	d016      	beq.n	8008c50 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008c22:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008c24:	4283      	cmp	r3, r0
 8008c26:	d01e      	beq.n	8008c66 <TIM_DMACaptureCplt+0x54>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008c28:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008c2a:	4283      	cmp	r3, r0
 8008c2c:	d026      	beq.n	8008c7c <TIM_DMACaptureCplt+0x6a>
  HAL_TIM_IC_CaptureCallback(htim);
 8008c2e:	4620      	mov	r0, r4
 8008c30:	f7ff ffee 	bl	8008c10 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c34:	2300      	movs	r3, #0
 8008c36:	7723      	strb	r3, [r4, #28]
}
 8008c38:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008c3e:	6983      	ldr	r3, [r0, #24]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1f4      	bne.n	8008c2e <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c44:	2301      	movs	r3, #1
 8008c46:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c4a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c4e:	e7ee      	b.n	8008c2e <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c50:	2302      	movs	r3, #2
 8008c52:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008c54:	6983      	ldr	r3, [r0, #24]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d1e9      	bne.n	8008c2e <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c64:	e7e3      	b.n	8008c2e <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c66:	2304      	movs	r3, #4
 8008c68:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008c6a:	6983      	ldr	r3, [r0, #24]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1de      	bne.n	8008c2e <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008c70:	2301      	movs	r3, #1
 8008c72:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008c76:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008c7a:	e7d8      	b.n	8008c2e <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c7c:	2308      	movs	r3, #8
 8008c7e:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008c80:	6983      	ldr	r3, [r0, #24]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1d3      	bne.n	8008c2e <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008c86:	2301      	movs	r3, #1
 8008c88:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008c8c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008c90:	e7cd      	b.n	8008c2e <TIM_DMACaptureCplt+0x1c>

08008c92 <HAL_TIM_IC_CaptureHalfCpltCallback>:
}
 8008c92:	4770      	bx	lr

08008c94 <TIM_DMACaptureHalfCplt>:
{
 8008c94:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c96:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008c98:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008c9a:	4283      	cmp	r3, r0
 8008c9c:	d00b      	beq.n	8008cb6 <TIM_DMACaptureHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008c9e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008ca0:	4283      	cmp	r3, r0
 8008ca2:	d010      	beq.n	8008cc6 <TIM_DMACaptureHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008ca4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008ca6:	4283      	cmp	r3, r0
 8008ca8:	d010      	beq.n	8008ccc <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008caa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008cac:	4283      	cmp	r3, r0
 8008cae:	d104      	bne.n	8008cba <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008cb0:	2308      	movs	r3, #8
 8008cb2:	7723      	strb	r3, [r4, #28]
 8008cb4:	e001      	b.n	8008cba <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f7ff ffe9 	bl	8008c92 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	7723      	strb	r3, [r4, #28]
}
 8008cc4:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008cc6:	2302      	movs	r3, #2
 8008cc8:	7723      	strb	r3, [r4, #28]
 8008cca:	e7f6      	b.n	8008cba <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ccc:	2304      	movs	r3, #4
 8008cce:	7723      	strb	r3, [r4, #28]
 8008cd0:	e7f3      	b.n	8008cba <TIM_DMACaptureHalfCplt+0x26>

08008cd2 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8008cd2:	4770      	bx	lr

08008cd4 <TIM_DMADelayPulseCplt>:
{
 8008cd4:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cd6:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008cd8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008cda:	4283      	cmp	r3, r0
 8008cdc:	d00e      	beq.n	8008cfc <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008cde:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008ce0:	4283      	cmp	r3, r0
 8008ce2:	d014      	beq.n	8008d0e <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008ce4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008ce6:	4283      	cmp	r3, r0
 8008ce8:	d01a      	beq.n	8008d20 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008cea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008cec:	4283      	cmp	r3, r0
 8008cee:	d020      	beq.n	8008d32 <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f7ff ffee 	bl	8008cd2 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	7723      	strb	r3, [r4, #28]
}
 8008cfa:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008d00:	6983      	ldr	r3, [r0, #24]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d1f4      	bne.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d06:	2301      	movs	r3, #1
 8008d08:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008d0c:	e7f0      	b.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d0e:	2302      	movs	r3, #2
 8008d10:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008d12:	6983      	ldr	r3, [r0, #24]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d1eb      	bne.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d18:	2301      	movs	r3, #1
 8008d1a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008d1e:	e7e7      	b.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d20:	2304      	movs	r3, #4
 8008d22:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008d24:	6983      	ldr	r3, [r0, #24]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1e2      	bne.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008d30:	e7de      	b.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d32:	2308      	movs	r3, #8
 8008d34:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008d36:	6983      	ldr	r3, [r0, #24]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1d9      	bne.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008d42:	e7d5      	b.n	8008cf0 <TIM_DMADelayPulseCplt+0x1c>

08008d44 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 8008d44:	4770      	bx	lr

08008d46 <TIM_DMADelayPulseHalfCplt>:
{
 8008d46:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d48:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008d4a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008d4c:	4283      	cmp	r3, r0
 8008d4e:	d00b      	beq.n	8008d68 <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008d50:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008d52:	4283      	cmp	r3, r0
 8008d54:	d010      	beq.n	8008d78 <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008d56:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008d58:	4283      	cmp	r3, r0
 8008d5a:	d010      	beq.n	8008d7e <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008d5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008d5e:	4283      	cmp	r3, r0
 8008d60:	d104      	bne.n	8008d6c <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d62:	2308      	movs	r3, #8
 8008d64:	7723      	strb	r3, [r4, #28]
 8008d66:	e001      	b.n	8008d6c <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	f7ff ffe9 	bl	8008d44 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d72:	2300      	movs	r3, #0
 8008d74:	7723      	strb	r3, [r4, #28]
}
 8008d76:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d78:	2302      	movs	r3, #2
 8008d7a:	7723      	strb	r3, [r4, #28]
 8008d7c:	e7f6      	b.n	8008d6c <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d7e:	2304      	movs	r3, #4
 8008d80:	7723      	strb	r3, [r4, #28]
 8008d82:	e7f3      	b.n	8008d6c <TIM_DMADelayPulseHalfCplt+0x26>

08008d84 <HAL_TIM_TriggerCallback>:
}
 8008d84:	4770      	bx	lr

08008d86 <HAL_TIM_IRQHandler>:
{
 8008d86:	b570      	push	{r4, r5, r6, lr}
 8008d88:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8008d8a:	6803      	ldr	r3, [r0, #0]
 8008d8c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d8e:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d90:	f015 0f02 	tst.w	r5, #2
 8008d94:	d010      	beq.n	8008db8 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d96:	f016 0f02 	tst.w	r6, #2
 8008d9a:	d00d      	beq.n	8008db8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008d9c:	f06f 0202 	mvn.w	r2, #2
 8008da0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008da2:	2301      	movs	r3, #1
 8008da4:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008da6:	6803      	ldr	r3, [r0, #0]
 8008da8:	699b      	ldr	r3, [r3, #24]
 8008daa:	f013 0f03 	tst.w	r3, #3
 8008dae:	d05e      	beq.n	8008e6e <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8008db0:	f7ff ff2e 	bl	8008c10 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008db4:	2300      	movs	r3, #0
 8008db6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008db8:	f015 0f04 	tst.w	r5, #4
 8008dbc:	d012      	beq.n	8008de4 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008dbe:	f016 0f04 	tst.w	r6, #4
 8008dc2:	d00f      	beq.n	8008de4 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	f06f 0204 	mvn.w	r2, #4
 8008dca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008dcc:	2302      	movs	r3, #2
 8008dce:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008dd0:	6823      	ldr	r3, [r4, #0]
 8008dd2:	699b      	ldr	r3, [r3, #24]
 8008dd4:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008dd8:	d04f      	beq.n	8008e7a <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8008dda:	4620      	mov	r0, r4
 8008ddc:	f7ff ff18 	bl	8008c10 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008de0:	2300      	movs	r3, #0
 8008de2:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008de4:	f015 0f08 	tst.w	r5, #8
 8008de8:	d012      	beq.n	8008e10 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008dea:	f016 0f08 	tst.w	r6, #8
 8008dee:	d00f      	beq.n	8008e10 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008df0:	6823      	ldr	r3, [r4, #0]
 8008df2:	f06f 0208 	mvn.w	r2, #8
 8008df6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008df8:	2304      	movs	r3, #4
 8008dfa:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008dfc:	6823      	ldr	r3, [r4, #0]
 8008dfe:	69db      	ldr	r3, [r3, #28]
 8008e00:	f013 0f03 	tst.w	r3, #3
 8008e04:	d040      	beq.n	8008e88 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8008e06:	4620      	mov	r0, r4
 8008e08:	f7ff ff02 	bl	8008c10 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e10:	f015 0f10 	tst.w	r5, #16
 8008e14:	d012      	beq.n	8008e3c <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e16:	f016 0f10 	tst.w	r6, #16
 8008e1a:	d00f      	beq.n	8008e3c <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e1c:	6823      	ldr	r3, [r4, #0]
 8008e1e:	f06f 0210 	mvn.w	r2, #16
 8008e22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e24:	2308      	movs	r3, #8
 8008e26:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e28:	6823      	ldr	r3, [r4, #0]
 8008e2a:	69db      	ldr	r3, [r3, #28]
 8008e2c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008e30:	d031      	beq.n	8008e96 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8008e32:	4620      	mov	r0, r4
 8008e34:	f7ff feec 	bl	8008c10 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008e3c:	f015 0f01 	tst.w	r5, #1
 8008e40:	d002      	beq.n	8008e48 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008e42:	f016 0f01 	tst.w	r6, #1
 8008e46:	d12d      	bne.n	8008ea4 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008e48:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8008e4c:	d002      	beq.n	8008e54 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008e4e:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8008e52:	d12f      	bne.n	8008eb4 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008e54:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8008e58:	d002      	beq.n	8008e60 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008e5a:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8008e5e:	d131      	bne.n	8008ec4 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008e60:	f015 0f20 	tst.w	r5, #32
 8008e64:	d002      	beq.n	8008e6c <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e66:	f016 0f20 	tst.w	r6, #32
 8008e6a:	d133      	bne.n	8008ed4 <HAL_TIM_IRQHandler+0x14e>
}
 8008e6c:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e6e:	f7ff fece 	bl	8008c0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e72:	4620      	mov	r0, r4
 8008e74:	f7ff ff2d 	bl	8008cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8008e78:	e79c      	b.n	8008db4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f7ff fec7 	bl	8008c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e80:	4620      	mov	r0, r4
 8008e82:	f7ff ff26 	bl	8008cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8008e86:	e7ab      	b.n	8008de0 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e88:	4620      	mov	r0, r4
 8008e8a:	f7ff fec0 	bl	8008c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f7ff ff1f 	bl	8008cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8008e94:	e7ba      	b.n	8008e0c <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e96:	4620      	mov	r0, r4
 8008e98:	f7ff feb9 	bl	8008c0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	f7ff ff18 	bl	8008cd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8008ea2:	e7c9      	b.n	8008e38 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008ea4:	6823      	ldr	r3, [r4, #0]
 8008ea6:	f06f 0201 	mvn.w	r2, #1
 8008eaa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008eac:	4620      	mov	r0, r4
 8008eae:	f7ff fe9c 	bl	8008bea <HAL_TIM_PeriodElapsedCallback>
 8008eb2:	e7c9      	b.n	8008e48 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008eb4:	6823      	ldr	r3, [r4, #0]
 8008eb6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008eba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	f003 ff76 	bl	800cdae <HAL_TIMEx_BreakCallback>
 8008ec2:	e7c7      	b.n	8008e54 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008ec4:	6823      	ldr	r3, [r4, #0]
 8008ec6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008eca:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f7ff ff59 	bl	8008d84 <HAL_TIM_TriggerCallback>
 8008ed2:	e7c5      	b.n	8008e60 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008ed4:	6823      	ldr	r3, [r4, #0]
 8008ed6:	f06f 0220 	mvn.w	r2, #32
 8008eda:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008edc:	4620      	mov	r0, r4
 8008ede:	f003 ff54 	bl	800cd8a <HAL_TIMEx_CommutCallback>
}
 8008ee2:	e7c3      	b.n	8008e6c <HAL_TIM_IRQHandler+0xe6>

08008ee4 <TIM_DMATriggerCplt>:
{
 8008ee4:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ee6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
 8008ee8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008eea:	699b      	ldr	r3, [r3, #24]
 8008eec:	b913      	cbnz	r3, 8008ef4 <TIM_DMATriggerCplt+0x10>
    htim->State = HAL_TIM_STATE_READY;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIM_TriggerCallback(htim);
 8008ef4:	f7ff ff46 	bl	8008d84 <HAL_TIM_TriggerCallback>
}
 8008ef8:	bd08      	pop	{r3, pc}

08008efa <HAL_TIM_TriggerHalfCpltCallback>:
}
 8008efa:	4770      	bx	lr

08008efc <TIM_DMATriggerHalfCplt>:
{
 8008efc:	b508      	push	{r3, lr}
  HAL_TIM_TriggerHalfCpltCallback(htim);
 8008efe:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008f00:	f7ff fffb 	bl	8008efa <HAL_TIM_TriggerHalfCpltCallback>
}
 8008f04:	bd08      	pop	{r3, pc}

08008f06 <HAL_TIM_ErrorCallback>:
}
 8008f06:	4770      	bx	lr

08008f08 <TIM_DMAError>:
{
 8008f08:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f0a:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008f0c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008f0e:	4283      	cmp	r3, r0
 8008f10:	d00c      	beq.n	8008f2c <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008f12:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008f14:	4283      	cmp	r3, r0
 8008f16:	d013      	beq.n	8008f40 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008f18:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008f1a:	4283      	cmp	r3, r0
 8008f1c:	d016      	beq.n	8008f4c <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008f1e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008f20:	4283      	cmp	r3, r0
 8008f22:	d019      	beq.n	8008f58 <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 8008f24:	2301      	movs	r3, #1
 8008f26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8008f2a:	e003      	b.n	8008f34 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008f30:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 8008f34:	4620      	mov	r0, r4
 8008f36:	f7ff ffe6 	bl	8008f06 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	7723      	strb	r3, [r4, #28]
}
 8008f3e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f40:	2302      	movs	r3, #2
 8008f42:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008f44:	2301      	movs	r3, #1
 8008f46:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008f4a:	e7f3      	b.n	8008f34 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f4c:	2304      	movs	r3, #4
 8008f4e:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008f50:	2301      	movs	r3, #1
 8008f52:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008f56:	e7ed      	b.n	8008f34 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f58:	2308      	movs	r3, #8
 8008f5a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008f62:	e7e7      	b.n	8008f34 <TIM_DMAError+0x2c>

08008f64 <HAL_TIM_Base_GetState>:
  return htim->State;
 8008f64:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008f68:	4770      	bx	lr

08008f6a <HAL_TIM_OC_GetState>:
  return htim->State;
 8008f6a:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008f6e:	4770      	bx	lr

08008f70 <HAL_TIM_PWM_GetState>:
  return htim->State;
 8008f70:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008f74:	4770      	bx	lr

08008f76 <HAL_TIM_IC_GetState>:
  return htim->State;
 8008f76:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008f7a:	4770      	bx	lr

08008f7c <HAL_TIM_OnePulse_GetState>:
  return htim->State;
 8008f7c:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008f80:	4770      	bx	lr

08008f82 <HAL_TIM_Encoder_GetState>:
  return htim->State;
 8008f82:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008f86:	4770      	bx	lr

08008f88 <HAL_TIM_GetActiveChannel>:
}
 8008f88:	7f00      	ldrb	r0, [r0, #28]
 8008f8a:	4770      	bx	lr

08008f8c <HAL_TIM_GetChannelState>:
  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008f8c:	b919      	cbnz	r1, 8008f96 <HAL_TIM_GetChannelState+0xa>
 8008f8e:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8008f92:	b2c0      	uxtb	r0, r0
 8008f94:	4770      	bx	lr
 8008f96:	2904      	cmp	r1, #4
 8008f98:	d005      	beq.n	8008fa6 <HAL_TIM_GetChannelState+0x1a>
 8008f9a:	2908      	cmp	r1, #8
 8008f9c:	d007      	beq.n	8008fae <HAL_TIM_GetChannelState+0x22>
 8008f9e:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8008fa2:	b2c0      	uxtb	r0, r0
}
 8008fa4:	4770      	bx	lr
  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008fa6:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 8008faa:	b2c0      	uxtb	r0, r0
 8008fac:	4770      	bx	lr
 8008fae:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8008fb2:	b2c0      	uxtb	r0, r0
 8008fb4:	4770      	bx	lr

08008fb6 <HAL_TIM_DMABurstState>:
  return htim->DMABurstState;
 8008fb6:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
}
 8008fba:	4770      	bx	lr

08008fbc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8008fbc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fbe:	4a28      	ldr	r2, [pc, #160]	@ (8009060 <TIM_Base_SetConfig+0xa4>)
 8008fc0:	4290      	cmp	r0, r2
 8008fc2:	d012      	beq.n	8008fea <TIM_Base_SetConfig+0x2e>
 8008fc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fc8:	4290      	cmp	r0, r2
 8008fca:	d00e      	beq.n	8008fea <TIM_Base_SetConfig+0x2e>
 8008fcc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008fd0:	d00b      	beq.n	8008fea <TIM_Base_SetConfig+0x2e>
 8008fd2:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008fd6:	4290      	cmp	r0, r2
 8008fd8:	d007      	beq.n	8008fea <TIM_Base_SetConfig+0x2e>
 8008fda:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008fde:	4290      	cmp	r0, r2
 8008fe0:	d003      	beq.n	8008fea <TIM_Base_SetConfig+0x2e>
 8008fe2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008fe6:	4290      	cmp	r0, r2
 8008fe8:	d103      	bne.n	8008ff2 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008fee:	684a      	ldr	r2, [r1, #4]
 8008ff0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8009060 <TIM_Base_SetConfig+0xa4>)
 8008ff4:	4290      	cmp	r0, r2
 8008ff6:	d012      	beq.n	800901e <TIM_Base_SetConfig+0x62>
 8008ff8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008ffc:	4290      	cmp	r0, r2
 8008ffe:	d00e      	beq.n	800901e <TIM_Base_SetConfig+0x62>
 8009000:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8009004:	d00b      	beq.n	800901e <TIM_Base_SetConfig+0x62>
 8009006:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800900a:	4290      	cmp	r0, r2
 800900c:	d007      	beq.n	800901e <TIM_Base_SetConfig+0x62>
 800900e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009012:	4290      	cmp	r0, r2
 8009014:	d003      	beq.n	800901e <TIM_Base_SetConfig+0x62>
 8009016:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800901a:	4290      	cmp	r0, r2
 800901c:	d103      	bne.n	8009026 <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800901e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009022:	68ca      	ldr	r2, [r1, #12]
 8009024:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009026:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800902a:	694a      	ldr	r2, [r1, #20]
 800902c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800902e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009030:	688b      	ldr	r3, [r1, #8]
 8009032:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009034:	680b      	ldr	r3, [r1, #0]
 8009036:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009038:	4b09      	ldr	r3, [pc, #36]	@ (8009060 <TIM_Base_SetConfig+0xa4>)
 800903a:	4298      	cmp	r0, r3
 800903c:	d003      	beq.n	8009046 <TIM_Base_SetConfig+0x8a>
 800903e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009042:	4298      	cmp	r0, r3
 8009044:	d101      	bne.n	800904a <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 8009046:	690b      	ldr	r3, [r1, #16]
 8009048:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800904a:	2301      	movs	r3, #1
 800904c:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800904e:	6903      	ldr	r3, [r0, #16]
 8009050:	f013 0f01 	tst.w	r3, #1
 8009054:	d003      	beq.n	800905e <TIM_Base_SetConfig+0xa2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009056:	6903      	ldr	r3, [r0, #16]
 8009058:	f023 0301 	bic.w	r3, r3, #1
 800905c:	6103      	str	r3, [r0, #16]
}
 800905e:	4770      	bx	lr
 8009060:	40012c00 	.word	0x40012c00

08009064 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8009064:	b340      	cbz	r0, 80090b8 <HAL_TIM_Base_Init+0x54>
{
 8009066:	b510      	push	{r4, lr}
 8009068:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800906a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800906e:	b1f3      	cbz	r3, 80090ae <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8009070:	2302      	movs	r3, #2
 8009072:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009076:	4621      	mov	r1, r4
 8009078:	f851 0b04 	ldr.w	r0, [r1], #4
 800907c:	f7ff ff9e 	bl	8008fbc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009080:	2301      	movs	r3, #1
 8009082:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009086:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800908a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800908e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009092:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009096:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800909a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800909e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80090a2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80090a6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80090aa:	2000      	movs	r0, #0
}
 80090ac:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80090ae:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80090b2:	f7fa f975 	bl	80033a0 <HAL_TIM_Base_MspInit>
 80090b6:	e7db      	b.n	8009070 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80090b8:	2001      	movs	r0, #1
}
 80090ba:	4770      	bx	lr

080090bc <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80090bc:	b340      	cbz	r0, 8009110 <HAL_TIM_OC_Init+0x54>
{
 80090be:	b510      	push	{r4, lr}
 80090c0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80090c2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80090c6:	b1f3      	cbz	r3, 8009106 <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80090c8:	2302      	movs	r3, #2
 80090ca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80090ce:	4621      	mov	r1, r4
 80090d0:	f851 0b04 	ldr.w	r0, [r1], #4
 80090d4:	f7ff ff72 	bl	8008fbc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090d8:	2301      	movs	r3, #1
 80090da:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090de:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80090e2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80090e6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80090ea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090ee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80090f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090f6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80090fa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80090fe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8009102:	2000      	movs	r0, #0
}
 8009104:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8009106:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800910a:	f7ff fa0b 	bl	8008524 <HAL_TIM_OC_MspInit>
 800910e:	e7db      	b.n	80090c8 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8009110:	2001      	movs	r0, #1
}
 8009112:	4770      	bx	lr

08009114 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8009114:	b340      	cbz	r0, 8009168 <HAL_TIM_PWM_Init+0x54>
{
 8009116:	b510      	push	{r4, lr}
 8009118:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800911a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800911e:	b1f3      	cbz	r3, 800915e <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8009120:	2302      	movs	r3, #2
 8009122:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009126:	4621      	mov	r1, r4
 8009128:	f851 0b04 	ldr.w	r0, [r1], #4
 800912c:	f7ff ff46 	bl	8008fbc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009130:	2301      	movs	r3, #1
 8009132:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009136:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800913a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800913e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009142:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009146:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800914a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800914e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8009152:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8009156:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800915a:	2000      	movs	r0, #0
}
 800915c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800915e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009162:	f7ff fa10 	bl	8008586 <HAL_TIM_PWM_MspInit>
 8009166:	e7db      	b.n	8009120 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8009168:	2001      	movs	r0, #1
}
 800916a:	4770      	bx	lr

0800916c <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800916c:	b340      	cbz	r0, 80091c0 <HAL_TIM_IC_Init+0x54>
{
 800916e:	b510      	push	{r4, lr}
 8009170:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8009172:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8009176:	b1f3      	cbz	r3, 80091b6 <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8009178:	2302      	movs	r3, #2
 800917a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800917e:	4621      	mov	r1, r4
 8009180:	f851 0b04 	ldr.w	r0, [r1], #4
 8009184:	f7ff ff1a 	bl	8008fbc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009188:	2301      	movs	r3, #1
 800918a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800918e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8009192:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009196:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800919a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800919e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80091a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091a6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80091aa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80091ae:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80091b2:	2000      	movs	r0, #0
}
 80091b4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80091b6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 80091ba:	f7ff fa15 	bl	80085e8 <HAL_TIM_IC_MspInit>
 80091be:	e7db      	b.n	8009178 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 80091c0:	2001      	movs	r0, #1
}
 80091c2:	4770      	bx	lr

080091c4 <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 80091c4:	b350      	cbz	r0, 800921c <HAL_TIM_OnePulse_Init+0x58>
{
 80091c6:	b538      	push	{r3, r4, r5, lr}
 80091c8:	460d      	mov	r5, r1
 80091ca:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80091cc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80091d0:	b1fb      	cbz	r3, 8009212 <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 80091d2:	2302      	movs	r3, #2
 80091d4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091d8:	4621      	mov	r1, r4
 80091da:	f851 0b04 	ldr.w	r0, [r1], #4
 80091de:	f7ff feed 	bl	8008fbc <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80091e2:	6822      	ldr	r2, [r4, #0]
 80091e4:	6813      	ldr	r3, [r2, #0]
 80091e6:	f023 0308 	bic.w	r3, r3, #8
 80091ea:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 80091ec:	6822      	ldr	r2, [r4, #0]
 80091ee:	6813      	ldr	r3, [r2, #0]
 80091f0:	432b      	orrs	r3, r5
 80091f2:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091f4:	2301      	movs	r3, #1
 80091f6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80091fa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80091fe:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009202:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 800920a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800920e:	2000      	movs	r0, #0
}
 8009210:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8009212:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8009216:	f7ff fa18 	bl	800864a <HAL_TIM_OnePulse_MspInit>
 800921a:	e7da      	b.n	80091d2 <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 800921c:	2001      	movs	r0, #1
}
 800921e:	4770      	bx	lr

08009220 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8009220:	2800      	cmp	r0, #0
 8009222:	d056      	beq.n	80092d2 <HAL_TIM_Encoder_Init+0xb2>
{
 8009224:	b570      	push	{r4, r5, r6, lr}
 8009226:	460d      	mov	r5, r1
 8009228:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800922a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800922e:	2b00      	cmp	r3, #0
 8009230:	d04a      	beq.n	80092c8 <HAL_TIM_Encoder_Init+0xa8>
  htim->State = HAL_TIM_STATE_BUSY;
 8009232:	2302      	movs	r3, #2
 8009234:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009238:	6822      	ldr	r2, [r4, #0]
 800923a:	6893      	ldr	r3, [r2, #8]
 800923c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009240:	f023 0307 	bic.w	r3, r3, #7
 8009244:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009246:	4621      	mov	r1, r4
 8009248:	f851 0b04 	ldr.w	r0, [r1], #4
 800924c:	f7ff feb6 	bl	8008fbc <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8009250:	6821      	ldr	r1, [r4, #0]
 8009252:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8009254:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8009256:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8009258:	6828      	ldr	r0, [r5, #0]
 800925a:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800925c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8009260:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009264:	68ab      	ldr	r3, [r5, #8]
 8009266:	f8d5 c018 	ldr.w	ip, [r5, #24]
 800926a:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800926e:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009270:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8009274:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009278:	68ea      	ldr	r2, [r5, #12]
 800927a:	f8d5 c01c 	ldr.w	ip, [r5, #28]
 800927e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8009282:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009284:	6a2b      	ldr	r3, [r5, #32]
 8009286:	031b      	lsls	r3, r3, #12
 8009288:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800928c:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8009290:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009292:	f026 0622 	bic.w	r6, r6, #34	@ 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009296:	686a      	ldr	r2, [r5, #4]
 8009298:	696d      	ldr	r5, [r5, #20]
 800929a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 800929e:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 80092a0:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80092a2:	6821      	ldr	r1, [r4, #0]
 80092a4:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 80092a6:	6823      	ldr	r3, [r4, #0]
 80092a8:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80092aa:	2301      	movs	r3, #1
 80092ac:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80092b0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80092b4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80092b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80092bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 80092c0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80092c4:	2000      	movs	r0, #0
}
 80092c6:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80092c8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80092cc:	f7fa f88e 	bl	80033ec <HAL_TIM_Encoder_MspInit>
 80092d0:	e7af      	b.n	8009232 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 80092d2:	2001      	movs	r0, #1
}
 80092d4:	4770      	bx	lr
	...

080092d8 <TIM_OC2_SetConfig>:
{
 80092d8:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80092da:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092dc:	6a02      	ldr	r2, [r0, #32]
 80092de:	f022 0210 	bic.w	r2, r2, #16
 80092e2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80092e4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80092e6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80092e8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092ec:	680d      	ldr	r5, [r1, #0]
 80092ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80092f2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80092f6:	688d      	ldr	r5, [r1, #8]
 80092f8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80092fc:	4d11      	ldr	r5, [pc, #68]	@ (8009344 <TIM_OC2_SetConfig+0x6c>)
 80092fe:	42a8      	cmp	r0, r5
 8009300:	d003      	beq.n	800930a <TIM_OC2_SetConfig+0x32>
 8009302:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8009306:	42a8      	cmp	r0, r5
 8009308:	d106      	bne.n	8009318 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 800930a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800930e:	68cd      	ldr	r5, [r1, #12]
 8009310:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8009314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009318:	4d0a      	ldr	r5, [pc, #40]	@ (8009344 <TIM_OC2_SetConfig+0x6c>)
 800931a:	42a8      	cmp	r0, r5
 800931c:	d003      	beq.n	8009326 <TIM_OC2_SetConfig+0x4e>
 800931e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8009322:	42a8      	cmp	r0, r5
 8009324:	d107      	bne.n	8009336 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009326:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800932a:	694d      	ldr	r5, [r1, #20]
 800932c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009330:	698d      	ldr	r5, [r1, #24]
 8009332:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8009336:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009338:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800933a:	684a      	ldr	r2, [r1, #4]
 800933c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800933e:	6203      	str	r3, [r0, #32]
}
 8009340:	bc30      	pop	{r4, r5}
 8009342:	4770      	bx	lr
 8009344:	40012c00 	.word	0x40012c00

08009348 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8009348:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800934c:	2b01      	cmp	r3, #1
 800934e:	d028      	beq.n	80093a2 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8009350:	b510      	push	{r4, lr}
 8009352:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8009354:	2301      	movs	r3, #1
 8009356:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800935a:	2a0c      	cmp	r2, #12
 800935c:	d81c      	bhi.n	8009398 <HAL_TIM_OC_ConfigChannel+0x50>
 800935e:	e8df f002 	tbb	[pc, r2]
 8009362:	1b07      	.short	0x1b07
 8009364:	1b0c1b1b 	.word	0x1b0c1b1b
 8009368:	1b111b1b 	.word	0x1b111b1b
 800936c:	1b1b      	.short	0x1b1b
 800936e:	16          	.byte	0x16
 800936f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009370:	6800      	ldr	r0, [r0, #0]
 8009372:	f7fe fe71 	bl	8008058 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009376:	2000      	movs	r0, #0
      break;
 8009378:	e00f      	b.n	800939a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800937a:	6800      	ldr	r0, [r0, #0]
 800937c:	f7ff ffac 	bl	80092d8 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009380:	2000      	movs	r0, #0
      break;
 8009382:	e00a      	b.n	800939a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009384:	6800      	ldr	r0, [r0, #0]
 8009386:	f7fe fe9f 	bl	80080c8 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800938a:	2000      	movs	r0, #0
      break;
 800938c:	e005      	b.n	800939a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800938e:	6800      	ldr	r0, [r0, #0]
 8009390:	f7fe fed2 	bl	8008138 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009394:	2000      	movs	r0, #0
      break;
 8009396:	e000      	b.n	800939a <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8009398:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800939a:	2300      	movs	r3, #0
 800939c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80093a0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80093a2:	2002      	movs	r0, #2
}
 80093a4:	4770      	bx	lr

080093a6 <HAL_TIM_PWM_ConfigChannel>:
{
 80093a6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80093a8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d066      	beq.n	800947e <HAL_TIM_PWM_ConfigChannel+0xd8>
 80093b0:	4604      	mov	r4, r0
 80093b2:	460d      	mov	r5, r1
 80093b4:	2301      	movs	r3, #1
 80093b6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80093ba:	2a0c      	cmp	r2, #12
 80093bc:	d85a      	bhi.n	8009474 <HAL_TIM_PWM_ConfigChannel+0xce>
 80093be:	e8df f002 	tbb	[pc, r2]
 80093c2:	5907      	.short	0x5907
 80093c4:	591b5959 	.word	0x591b5959
 80093c8:	59305959 	.word	0x59305959
 80093cc:	5959      	.short	0x5959
 80093ce:	44          	.byte	0x44
 80093cf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80093d0:	6800      	ldr	r0, [r0, #0]
 80093d2:	f7fe fe41 	bl	8008058 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80093d6:	6822      	ldr	r2, [r4, #0]
 80093d8:	6993      	ldr	r3, [r2, #24]
 80093da:	f043 0308 	orr.w	r3, r3, #8
 80093de:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80093e0:	6822      	ldr	r2, [r4, #0]
 80093e2:	6993      	ldr	r3, [r2, #24]
 80093e4:	f023 0304 	bic.w	r3, r3, #4
 80093e8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80093ea:	6822      	ldr	r2, [r4, #0]
 80093ec:	6993      	ldr	r3, [r2, #24]
 80093ee:	6929      	ldr	r1, [r5, #16]
 80093f0:	430b      	orrs	r3, r1
 80093f2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80093f4:	2000      	movs	r0, #0
      break;
 80093f6:	e03e      	b.n	8009476 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80093f8:	6800      	ldr	r0, [r0, #0]
 80093fa:	f7ff ff6d 	bl	80092d8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80093fe:	6822      	ldr	r2, [r4, #0]
 8009400:	6993      	ldr	r3, [r2, #24]
 8009402:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009406:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009408:	6822      	ldr	r2, [r4, #0]
 800940a:	6993      	ldr	r3, [r2, #24]
 800940c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009410:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009412:	6822      	ldr	r2, [r4, #0]
 8009414:	6993      	ldr	r3, [r2, #24]
 8009416:	6929      	ldr	r1, [r5, #16]
 8009418:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800941c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800941e:	2000      	movs	r0, #0
      break;
 8009420:	e029      	b.n	8009476 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009422:	6800      	ldr	r0, [r0, #0]
 8009424:	f7fe fe50 	bl	80080c8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009428:	6822      	ldr	r2, [r4, #0]
 800942a:	69d3      	ldr	r3, [r2, #28]
 800942c:	f043 0308 	orr.w	r3, r3, #8
 8009430:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009432:	6822      	ldr	r2, [r4, #0]
 8009434:	69d3      	ldr	r3, [r2, #28]
 8009436:	f023 0304 	bic.w	r3, r3, #4
 800943a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800943c:	6822      	ldr	r2, [r4, #0]
 800943e:	69d3      	ldr	r3, [r2, #28]
 8009440:	6929      	ldr	r1, [r5, #16]
 8009442:	430b      	orrs	r3, r1
 8009444:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009446:	2000      	movs	r0, #0
      break;
 8009448:	e015      	b.n	8009476 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800944a:	6800      	ldr	r0, [r0, #0]
 800944c:	f7fe fe74 	bl	8008138 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009450:	6822      	ldr	r2, [r4, #0]
 8009452:	69d3      	ldr	r3, [r2, #28]
 8009454:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009458:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800945a:	6822      	ldr	r2, [r4, #0]
 800945c:	69d3      	ldr	r3, [r2, #28]
 800945e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009462:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009464:	6822      	ldr	r2, [r4, #0]
 8009466:	69d3      	ldr	r3, [r2, #28]
 8009468:	6929      	ldr	r1, [r5, #16]
 800946a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800946e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009470:	2000      	movs	r0, #0
      break;
 8009472:	e000      	b.n	8009476 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8009474:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8009476:	2300      	movs	r3, #0
 8009478:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800947c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800947e:	2002      	movs	r0, #2
 8009480:	e7fc      	b.n	800947c <HAL_TIM_PWM_ConfigChannel+0xd6>
	...

08009484 <TIM_TI1_SetConfig>:
{
 8009484:	b470      	push	{r4, r5, r6}
 8009486:	4694      	mov	ip, r2
  tmpccer = TIMx->CCER;
 8009488:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800948a:	6a04      	ldr	r4, [r0, #32]
 800948c:	f024 0401 	bic.w	r4, r4, #1
 8009490:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009492:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009494:	4d14      	ldr	r5, [pc, #80]	@ (80094e8 <TIM_TI1_SetConfig+0x64>)
 8009496:	42a8      	cmp	r0, r5
 8009498:	d014      	beq.n	80094c4 <TIM_TI1_SetConfig+0x40>
 800949a:	4a14      	ldr	r2, [pc, #80]	@ (80094ec <TIM_TI1_SetConfig+0x68>)
 800949c:	4290      	cmp	r0, r2
 800949e:	d011      	beq.n	80094c4 <TIM_TI1_SetConfig+0x40>
 80094a0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80094a4:	d00e      	beq.n	80094c4 <TIM_TI1_SetConfig+0x40>
 80094a6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80094aa:	4290      	cmp	r0, r2
 80094ac:	d00a      	beq.n	80094c4 <TIM_TI1_SetConfig+0x40>
 80094ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80094b2:	4290      	cmp	r0, r2
 80094b4:	d006      	beq.n	80094c4 <TIM_TI1_SetConfig+0x40>
 80094b6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80094ba:	4290      	cmp	r0, r2
 80094bc:	d002      	beq.n	80094c4 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80094be:	f044 0201 	orr.w	r2, r4, #1
 80094c2:	e003      	b.n	80094cc <TIM_TI1_SetConfig+0x48>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80094c4:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80094c8:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094cc:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80094d0:	011b      	lsls	r3, r3, #4
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094d6:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80094da:	f001 010a 	and.w	r1, r1, #10
 80094de:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 80094e0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80094e2:	6201      	str	r1, [r0, #32]
}
 80094e4:	bc70      	pop	{r4, r5, r6}
 80094e6:	4770      	bx	lr
 80094e8:	40012c00 	.word	0x40012c00
 80094ec:	40013400 	.word	0x40013400

080094f0 <HAL_TIM_IC_ConfigChannel>:
{
 80094f0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80094f2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d05e      	beq.n	80095b8 <HAL_TIM_IC_ConfigChannel+0xc8>
 80094fa:	4604      	mov	r4, r0
 80094fc:	460d      	mov	r5, r1
 80094fe:	2301      	movs	r3, #1
 8009500:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8009504:	2a0c      	cmp	r2, #12
 8009506:	d852      	bhi.n	80095ae <HAL_TIM_IC_ConfigChannel+0xbe>
 8009508:	e8df f002 	tbb	[pc, r2]
 800950c:	51515107 	.word	0x51515107
 8009510:	51515119 	.word	0x51515119
 8009514:	5151512c 	.word	0x5151512c
 8009518:	3e          	.byte	0x3e
 8009519:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 800951a:	68cb      	ldr	r3, [r1, #12]
 800951c:	684a      	ldr	r2, [r1, #4]
 800951e:	6809      	ldr	r1, [r1, #0]
 8009520:	6800      	ldr	r0, [r0, #0]
 8009522:	f7ff ffaf 	bl	8009484 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009526:	6822      	ldr	r2, [r4, #0]
 8009528:	6993      	ldr	r3, [r2, #24]
 800952a:	f023 030c 	bic.w	r3, r3, #12
 800952e:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009530:	6822      	ldr	r2, [r4, #0]
 8009532:	6993      	ldr	r3, [r2, #24]
 8009534:	68a9      	ldr	r1, [r5, #8]
 8009536:	430b      	orrs	r3, r1
 8009538:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800953a:	2000      	movs	r0, #0
 800953c:	e038      	b.n	80095b0 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 800953e:	68cb      	ldr	r3, [r1, #12]
 8009540:	684a      	ldr	r2, [r1, #4]
 8009542:	6809      	ldr	r1, [r1, #0]
 8009544:	6800      	ldr	r0, [r0, #0]
 8009546:	f7fe fe31 	bl	80081ac <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800954a:	6822      	ldr	r2, [r4, #0]
 800954c:	6993      	ldr	r3, [r2, #24]
 800954e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009552:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009554:	6822      	ldr	r2, [r4, #0]
 8009556:	6993      	ldr	r3, [r2, #24]
 8009558:	68a9      	ldr	r1, [r5, #8]
 800955a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800955e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009560:	2000      	movs	r0, #0
 8009562:	e025      	b.n	80095b0 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 8009564:	68cb      	ldr	r3, [r1, #12]
 8009566:	684a      	ldr	r2, [r1, #4]
 8009568:	6809      	ldr	r1, [r1, #0]
 800956a:	6800      	ldr	r0, [r0, #0]
 800956c:	f7fe fe4c 	bl	8008208 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009570:	6822      	ldr	r2, [r4, #0]
 8009572:	69d3      	ldr	r3, [r2, #28]
 8009574:	f023 030c 	bic.w	r3, r3, #12
 8009578:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800957a:	6822      	ldr	r2, [r4, #0]
 800957c:	69d3      	ldr	r3, [r2, #28]
 800957e:	68a9      	ldr	r1, [r5, #8]
 8009580:	430b      	orrs	r3, r1
 8009582:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009584:	2000      	movs	r0, #0
 8009586:	e013      	b.n	80095b0 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 8009588:	68cb      	ldr	r3, [r1, #12]
 800958a:	684a      	ldr	r2, [r1, #4]
 800958c:	6809      	ldr	r1, [r1, #0]
 800958e:	6800      	ldr	r0, [r0, #0]
 8009590:	f7fe fe55 	bl	800823e <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009594:	6822      	ldr	r2, [r4, #0]
 8009596:	69d3      	ldr	r3, [r2, #28]
 8009598:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800959c:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800959e:	6822      	ldr	r2, [r4, #0]
 80095a0:	69d3      	ldr	r3, [r2, #28]
 80095a2:	68a9      	ldr	r1, [r5, #8]
 80095a4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80095a8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80095aa:	2000      	movs	r0, #0
 80095ac:	e000      	b.n	80095b0 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 80095ae:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80095b0:	2300      	movs	r3, #0
 80095b2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80095b8:	2002      	movs	r0, #2
 80095ba:	e7fc      	b.n	80095b6 <HAL_TIM_IC_ConfigChannel+0xc6>

080095bc <HAL_TIM_OnePulse_ConfigChannel>:
  if (OutputChannel != InputChannel)
 80095bc:	429a      	cmp	r2, r3
 80095be:	d076      	beq.n	80096ae <HAL_TIM_OnePulse_ConfigChannel+0xf2>
{
 80095c0:	b570      	push	{r4, r5, r6, lr}
 80095c2:	b088      	sub	sp, #32
 80095c4:	4604      	mov	r4, r0
 80095c6:	460d      	mov	r5, r1
 80095c8:	461e      	mov	r6, r3
    __HAL_LOCK(htim);
 80095ca:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80095ce:	2b01      	cmp	r3, #1
 80095d0:	d06f      	beq.n	80096b2 <HAL_TIM_OnePulse_ConfigChannel+0xf6>
 80095d2:	2301      	movs	r3, #1
 80095d4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    htim->State = HAL_TIM_STATE_BUSY;
 80095d8:	2302      	movs	r3, #2
 80095da:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    temp1.OCMode = sConfig->OCMode;
 80095de:	680b      	ldr	r3, [r1, #0]
 80095e0:	9301      	str	r3, [sp, #4]
    temp1.Pulse = sConfig->Pulse;
 80095e2:	684b      	ldr	r3, [r1, #4]
 80095e4:	9302      	str	r3, [sp, #8]
    temp1.OCPolarity = sConfig->OCPolarity;
 80095e6:	688b      	ldr	r3, [r1, #8]
 80095e8:	9303      	str	r3, [sp, #12]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 80095ea:	68cb      	ldr	r3, [r1, #12]
 80095ec:	9304      	str	r3, [sp, #16]
    temp1.OCIdleState = sConfig->OCIdleState;
 80095ee:	690b      	ldr	r3, [r1, #16]
 80095f0:	9306      	str	r3, [sp, #24]
    temp1.OCNIdleState = sConfig->OCNIdleState;
 80095f2:	694b      	ldr	r3, [r1, #20]
 80095f4:	9307      	str	r3, [sp, #28]
    switch (OutputChannel)
 80095f6:	b152      	cbz	r2, 800960e <HAL_TIM_OnePulse_ConfigChannel+0x52>
 80095f8:	2a04      	cmp	r2, #4
 80095fa:	d011      	beq.n	8009620 <HAL_TIM_OnePulse_ConfigChannel+0x64>
 80095fc:	2001      	movs	r0, #1
    htim->State = HAL_TIM_STATE_READY;
 80095fe:	2301      	movs	r3, #1
 8009600:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8009604:	2300      	movs	r3, #0
 8009606:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800960a:	b008      	add	sp, #32
 800960c:	bd70      	pop	{r4, r5, r6, pc}
        TIM_OC1_SetConfig(htim->Instance, &temp1);
 800960e:	a901      	add	r1, sp, #4
 8009610:	6800      	ldr	r0, [r0, #0]
 8009612:	f7fe fd21 	bl	8008058 <TIM_OC1_SetConfig>
      switch (InputChannel)
 8009616:	b146      	cbz	r6, 800962a <HAL_TIM_OnePulse_ConfigChannel+0x6e>
 8009618:	2e04      	cmp	r6, #4
 800961a:	d027      	beq.n	800966c <HAL_TIM_OnePulse_ConfigChannel+0xb0>
 800961c:	2001      	movs	r0, #1
 800961e:	e7ee      	b.n	80095fe <HAL_TIM_OnePulse_ConfigChannel+0x42>
        TIM_OC2_SetConfig(htim->Instance, &temp1);
 8009620:	a901      	add	r1, sp, #4
 8009622:	6800      	ldr	r0, [r0, #0]
 8009624:	f7ff fe58 	bl	80092d8 <TIM_OC2_SetConfig>
    if (status == HAL_OK)
 8009628:	e7f5      	b.n	8009616 <HAL_TIM_OnePulse_ConfigChannel+0x5a>
          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 800962a:	6a2b      	ldr	r3, [r5, #32]
 800962c:	69ea      	ldr	r2, [r5, #28]
 800962e:	69a9      	ldr	r1, [r5, #24]
 8009630:	6820      	ldr	r0, [r4, #0]
 8009632:	f7ff ff27 	bl	8009484 <TIM_TI1_SetConfig>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009636:	6822      	ldr	r2, [r4, #0]
 8009638:	6993      	ldr	r3, [r2, #24]
 800963a:	f023 030c 	bic.w	r3, r3, #12
 800963e:	6193      	str	r3, [r2, #24]
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009640:	6822      	ldr	r2, [r4, #0]
 8009642:	6893      	ldr	r3, [r2, #8]
 8009644:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009648:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_TS_TI1FP1;
 800964a:	6822      	ldr	r2, [r4, #0]
 800964c:	6893      	ldr	r3, [r2, #8]
 800964e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8009652:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009654:	6822      	ldr	r2, [r4, #0]
 8009656:	6893      	ldr	r3, [r2, #8]
 8009658:	f023 0307 	bic.w	r3, r3, #7
 800965c:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 800965e:	6822      	ldr	r2, [r4, #0]
 8009660:	6893      	ldr	r3, [r2, #8]
 8009662:	f043 0306 	orr.w	r3, r3, #6
 8009666:	6093      	str	r3, [r2, #8]
          break;
 8009668:	2000      	movs	r0, #0
 800966a:	e7c8      	b.n	80095fe <HAL_TIM_OnePulse_ConfigChannel+0x42>
          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 800966c:	6a2b      	ldr	r3, [r5, #32]
 800966e:	69ea      	ldr	r2, [r5, #28]
 8009670:	69a9      	ldr	r1, [r5, #24]
 8009672:	6820      	ldr	r0, [r4, #0]
 8009674:	f7fe fd9a 	bl	80081ac <TIM_TI2_SetConfig>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009678:	6822      	ldr	r2, [r4, #0]
 800967a:	6993      	ldr	r3, [r2, #24]
 800967c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009680:	6193      	str	r3, [r2, #24]
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009682:	6822      	ldr	r2, [r4, #0]
 8009684:	6893      	ldr	r3, [r2, #8]
 8009686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800968a:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_TS_TI2FP2;
 800968c:	6822      	ldr	r2, [r4, #0]
 800968e:	6893      	ldr	r3, [r2, #8]
 8009690:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009694:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009696:	6822      	ldr	r2, [r4, #0]
 8009698:	6893      	ldr	r3, [r2, #8]
 800969a:	f023 0307 	bic.w	r3, r3, #7
 800969e:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 80096a0:	6822      	ldr	r2, [r4, #0]
 80096a2:	6893      	ldr	r3, [r2, #8]
 80096a4:	f043 0306 	orr.w	r3, r3, #6
 80096a8:	6093      	str	r3, [r2, #8]
          break;
 80096aa:	2000      	movs	r0, #0
 80096ac:	e7a7      	b.n	80095fe <HAL_TIM_OnePulse_ConfigChannel+0x42>
    return HAL_ERROR;
 80096ae:	2001      	movs	r0, #1
}
 80096b0:	4770      	bx	lr
    __HAL_LOCK(htim);
 80096b2:	2002      	movs	r0, #2
 80096b4:	e7a9      	b.n	800960a <HAL_TIM_OnePulse_ConfigChannel+0x4e>

080096b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096b6:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80096b8:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096ba:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096be:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80096c2:	430a      	orrs	r2, r1
 80096c4:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096c8:	6082      	str	r2, [r0, #8]
}
 80096ca:	bc10      	pop	{r4}
 80096cc:	4770      	bx	lr

080096ce <HAL_TIM_ConfigOCrefClear>:
  __HAL_LOCK(htim);
 80096ce:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d076      	beq.n	80097c4 <HAL_TIM_ConfigOCrefClear+0xf6>
{
 80096d6:	b570      	push	{r4, r5, r6, lr}
 80096d8:	4604      	mov	r4, r0
 80096da:	460d      	mov	r5, r1
 80096dc:	4616      	mov	r6, r2
  __HAL_LOCK(htim);
 80096de:	2301      	movs	r3, #1
 80096e0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80096e4:	2302      	movs	r3, #2
 80096e6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  switch (sClearInputConfig->ClearInputSource)
 80096ea:	684b      	ldr	r3, [r1, #4]
 80096ec:	b14b      	cbz	r3, 8009702 <HAL_TIM_ConfigOCrefClear+0x34>
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d017      	beq.n	8009722 <HAL_TIM_ConfigOCrefClear+0x54>
 80096f2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80096f4:	2301      	movs	r3, #1
 80096f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80096fa:	2300      	movs	r3, #0
 80096fc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009700:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 8009702:	6802      	ldr	r2, [r0, #0]
 8009704:	6893      	ldr	r3, [r2, #8]
 8009706:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800970a:	6093      	str	r3, [r2, #8]
    switch (Channel)
 800970c:	2e0c      	cmp	r6, #12
 800970e:	d857      	bhi.n	80097c0 <HAL_TIM_ConfigOCrefClear+0xf2>
 8009710:	e8df f006 	tbb	[pc, r6]
 8009714:	56565616 	.word	0x56565616
 8009718:	56565626 	.word	0x56565626
 800971c:	56565636 	.word	0x56565636
 8009720:	46          	.byte	0x46
 8009721:	00          	.byte	0x00
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 8009722:	68c9      	ldr	r1, [r1, #12]
 8009724:	b131      	cbz	r1, 8009734 <HAL_TIM_ConfigOCrefClear+0x66>
        htim->State = HAL_TIM_STATE_READY;
 8009726:	2001      	movs	r0, #1
 8009728:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        __HAL_UNLOCK(htim);
 800972c:	2300      	movs	r3, #0
 800972e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 8009732:	e7e5      	b.n	8009700 <HAL_TIM_ConfigOCrefClear+0x32>
      TIM_ETR_SetConfig(htim->Instance,
 8009734:	692b      	ldr	r3, [r5, #16]
 8009736:	68aa      	ldr	r2, [r5, #8]
 8009738:	6800      	ldr	r0, [r0, #0]
 800973a:	f7ff ffbc 	bl	80096b6 <TIM_ETR_SetConfig>
  if (status == HAL_OK)
 800973e:	e7e5      	b.n	800970c <HAL_TIM_ConfigOCrefClear+0x3e>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	b133      	cbz	r3, 8009752 <HAL_TIM_ConfigOCrefClear+0x84>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8009744:	6822      	ldr	r2, [r4, #0]
 8009746:	6993      	ldr	r3, [r2, #24]
 8009748:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800974c:	6193      	str	r3, [r2, #24]
 800974e:	2000      	movs	r0, #0
 8009750:	e7d0      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8009752:	6822      	ldr	r2, [r4, #0]
 8009754:	6993      	ldr	r3, [r2, #24]
 8009756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800975a:	6193      	str	r3, [r2, #24]
 800975c:	2000      	movs	r0, #0
 800975e:	e7c9      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009760:	682b      	ldr	r3, [r5, #0]
 8009762:	b133      	cbz	r3, 8009772 <HAL_TIM_ConfigOCrefClear+0xa4>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 8009764:	6822      	ldr	r2, [r4, #0]
 8009766:	6993      	ldr	r3, [r2, #24]
 8009768:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800976c:	6193      	str	r3, [r2, #24]
 800976e:	2000      	movs	r0, #0
 8009770:	e7c0      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 8009772:	6822      	ldr	r2, [r4, #0]
 8009774:	6993      	ldr	r3, [r2, #24]
 8009776:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800977a:	6193      	str	r3, [r2, #24]
 800977c:	2000      	movs	r0, #0
 800977e:	e7b9      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009780:	682b      	ldr	r3, [r5, #0]
 8009782:	b133      	cbz	r3, 8009792 <HAL_TIM_ConfigOCrefClear+0xc4>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 8009784:	6822      	ldr	r2, [r4, #0]
 8009786:	69d3      	ldr	r3, [r2, #28]
 8009788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800978c:	61d3      	str	r3, [r2, #28]
 800978e:	2000      	movs	r0, #0
 8009790:	e7b0      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 8009792:	6822      	ldr	r2, [r4, #0]
 8009794:	69d3      	ldr	r3, [r2, #28]
 8009796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800979a:	61d3      	str	r3, [r2, #28]
 800979c:	2000      	movs	r0, #0
 800979e:	e7a9      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 80097a0:	682b      	ldr	r3, [r5, #0]
 80097a2:	b133      	cbz	r3, 80097b2 <HAL_TIM_ConfigOCrefClear+0xe4>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 80097a4:	6822      	ldr	r2, [r4, #0]
 80097a6:	69d3      	ldr	r3, [r2, #28]
 80097a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097ac:	61d3      	str	r3, [r2, #28]
 80097ae:	2000      	movs	r0, #0
 80097b0:	e7a0      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 80097b2:	6822      	ldr	r2, [r4, #0]
 80097b4:	69d3      	ldr	r3, [r2, #28]
 80097b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80097ba:	61d3      	str	r3, [r2, #28]
 80097bc:	2000      	movs	r0, #0
 80097be:	e799      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
    switch (Channel)
 80097c0:	2000      	movs	r0, #0
 80097c2:	e797      	b.n	80096f4 <HAL_TIM_ConfigOCrefClear+0x26>
  __HAL_LOCK(htim);
 80097c4:	2002      	movs	r0, #2
}
 80097c6:	4770      	bx	lr

080097c8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80097c8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d078      	beq.n	80098c2 <HAL_TIM_ConfigClockSource+0xfa>
{
 80097d0:	b510      	push	{r4, lr}
 80097d2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80097d4:	2301      	movs	r3, #1
 80097d6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80097da:	2302      	movs	r3, #2
 80097dc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80097e0:	6802      	ldr	r2, [r0, #0]
 80097e2:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097e4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097e8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80097ec:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80097ee:	680b      	ldr	r3, [r1, #0]
 80097f0:	2b60      	cmp	r3, #96	@ 0x60
 80097f2:	d04c      	beq.n	800988e <HAL_TIM_ConfigClockSource+0xc6>
 80097f4:	d823      	bhi.n	800983e <HAL_TIM_ConfigClockSource+0x76>
 80097f6:	2b40      	cmp	r3, #64	@ 0x40
 80097f8:	d054      	beq.n	80098a4 <HAL_TIM_ConfigClockSource+0xdc>
 80097fa:	d811      	bhi.n	8009820 <HAL_TIM_ConfigClockSource+0x58>
 80097fc:	2b20      	cmp	r3, #32
 80097fe:	d003      	beq.n	8009808 <HAL_TIM_ConfigClockSource+0x40>
 8009800:	d80a      	bhi.n	8009818 <HAL_TIM_ConfigClockSource+0x50>
 8009802:	b10b      	cbz	r3, 8009808 <HAL_TIM_ConfigClockSource+0x40>
 8009804:	2b10      	cmp	r3, #16
 8009806:	d105      	bne.n	8009814 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009808:	4619      	mov	r1, r3
 800980a:	6820      	ldr	r0, [r4, #0]
 800980c:	f7fe fd32 	bl	8008274 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009810:	2000      	movs	r0, #0
      break;
 8009812:	e028      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8009814:	2001      	movs	r0, #1
 8009816:	e026      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009818:	2b30      	cmp	r3, #48	@ 0x30
 800981a:	d0f5      	beq.n	8009808 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 800981c:	2001      	movs	r0, #1
 800981e:	e022      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009820:	2b50      	cmp	r3, #80	@ 0x50
 8009822:	d10a      	bne.n	800983a <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009824:	68ca      	ldr	r2, [r1, #12]
 8009826:	6849      	ldr	r1, [r1, #4]
 8009828:	6800      	ldr	r0, [r0, #0]
 800982a:	f7fe fcad 	bl	8008188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800982e:	2150      	movs	r1, #80	@ 0x50
 8009830:	6820      	ldr	r0, [r4, #0]
 8009832:	f7fe fd1f 	bl	8008274 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009836:	2000      	movs	r0, #0
      break;
 8009838:	e015      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800983a:	2001      	movs	r0, #1
 800983c:	e013      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800983e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009842:	d03a      	beq.n	80098ba <HAL_TIM_ConfigClockSource+0xf2>
 8009844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009848:	d014      	beq.n	8009874 <HAL_TIM_ConfigClockSource+0xac>
 800984a:	2b70      	cmp	r3, #112	@ 0x70
 800984c:	d137      	bne.n	80098be <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 800984e:	68cb      	ldr	r3, [r1, #12]
 8009850:	684a      	ldr	r2, [r1, #4]
 8009852:	6889      	ldr	r1, [r1, #8]
 8009854:	6800      	ldr	r0, [r0, #0]
 8009856:	f7ff ff2e 	bl	80096b6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800985a:	6822      	ldr	r2, [r4, #0]
 800985c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800985e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8009862:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009864:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8009866:	2301      	movs	r3, #1
 8009868:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800986c:	2300      	movs	r3, #0
 800986e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009872:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8009874:	68cb      	ldr	r3, [r1, #12]
 8009876:	684a      	ldr	r2, [r1, #4]
 8009878:	6889      	ldr	r1, [r1, #8]
 800987a:	6800      	ldr	r0, [r0, #0]
 800987c:	f7ff ff1b 	bl	80096b6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009880:	6822      	ldr	r2, [r4, #0]
 8009882:	6893      	ldr	r3, [r2, #8]
 8009884:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009888:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800988a:	2000      	movs	r0, #0
      break;
 800988c:	e7eb      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800988e:	68ca      	ldr	r2, [r1, #12]
 8009890:	6849      	ldr	r1, [r1, #4]
 8009892:	6800      	ldr	r0, [r0, #0]
 8009894:	f7fe fca5 	bl	80081e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009898:	2160      	movs	r1, #96	@ 0x60
 800989a:	6820      	ldr	r0, [r4, #0]
 800989c:	f7fe fcea 	bl	8008274 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80098a0:	2000      	movs	r0, #0
      break;
 80098a2:	e7e0      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80098a4:	68ca      	ldr	r2, [r1, #12]
 80098a6:	6849      	ldr	r1, [r1, #4]
 80098a8:	6800      	ldr	r0, [r0, #0]
 80098aa:	f7fe fc6d 	bl	8008188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80098ae:	2140      	movs	r1, #64	@ 0x40
 80098b0:	6820      	ldr	r0, [r4, #0]
 80098b2:	f7fe fcdf 	bl	8008274 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80098b6:	2000      	movs	r0, #0
      break;
 80098b8:	e7d5      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80098ba:	2000      	movs	r0, #0
 80098bc:	e7d3      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80098be:	2001      	movs	r0, #1
 80098c0:	e7d1      	b.n	8009866 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80098c2:	2002      	movs	r0, #2
}
 80098c4:	4770      	bx	lr

080098c6 <TIM_SlaveTimer_SetConfig>:
{
 80098c6:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 80098c8:	6804      	ldr	r4, [r0, #0]
 80098ca:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80098cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80098d0:	684b      	ldr	r3, [r1, #4]
 80098d2:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 80098d4:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80098d8:	680a      	ldr	r2, [r1, #0]
 80098da:	431a      	orrs	r2, r3
  htim->Instance->SMCR = tmpsmcr;
 80098dc:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80098de:	684b      	ldr	r3, [r1, #4]
 80098e0:	2b50      	cmp	r3, #80	@ 0x50
 80098e2:	d030      	beq.n	8009946 <TIM_SlaveTimer_SetConfig+0x80>
 80098e4:	d90b      	bls.n	80098fe <TIM_SlaveTimer_SetConfig+0x38>
 80098e6:	2b60      	cmp	r3, #96	@ 0x60
 80098e8:	d034      	beq.n	8009954 <TIM_SlaveTimer_SetConfig+0x8e>
 80098ea:	2b70      	cmp	r3, #112	@ 0x70
 80098ec:	d143      	bne.n	8009976 <TIM_SlaveTimer_SetConfig+0xb0>
      TIM_ETR_SetConfig(htim->Instance,
 80098ee:	690b      	ldr	r3, [r1, #16]
 80098f0:	688a      	ldr	r2, [r1, #8]
 80098f2:	68c9      	ldr	r1, [r1, #12]
 80098f4:	6800      	ldr	r0, [r0, #0]
 80098f6:	f7ff fede 	bl	80096b6 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80098fa:	2000      	movs	r0, #0
}
 80098fc:	bd10      	pop	{r4, pc}
  switch (sSlaveConfig->InputTrigger)
 80098fe:	2b40      	cmp	r3, #64	@ 0x40
 8009900:	d00c      	beq.n	800991c <TIM_SlaveTimer_SetConfig+0x56>
 8009902:	d82e      	bhi.n	8009962 <TIM_SlaveTimer_SetConfig+0x9c>
 8009904:	2b20      	cmp	r3, #32
 8009906:	d02e      	beq.n	8009966 <TIM_SlaveTimer_SetConfig+0xa0>
 8009908:	d804      	bhi.n	8009914 <TIM_SlaveTimer_SetConfig+0x4e>
 800990a:	b373      	cbz	r3, 800996a <TIM_SlaveTimer_SetConfig+0xa4>
 800990c:	2b10      	cmp	r3, #16
 800990e:	d12e      	bne.n	800996e <TIM_SlaveTimer_SetConfig+0xa8>
 8009910:	2000      	movs	r0, #0
 8009912:	e7f3      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
 8009914:	2b30      	cmp	r3, #48	@ 0x30
 8009916:	d12c      	bne.n	8009972 <TIM_SlaveTimer_SetConfig+0xac>
 8009918:	2000      	movs	r0, #0
 800991a:	e7ef      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800991c:	680b      	ldr	r3, [r1, #0]
 800991e:	2b05      	cmp	r3, #5
 8009920:	d02b      	beq.n	800997a <TIM_SlaveTimer_SetConfig+0xb4>
      tmpccer = htim->Instance->CCER;
 8009922:	6803      	ldr	r3, [r0, #0]
 8009924:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009926:	6a1a      	ldr	r2, [r3, #32]
 8009928:	f022 0201 	bic.w	r2, r2, #1
 800992c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800992e:	6802      	ldr	r2, [r0, #0]
 8009930:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009932:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009936:	6909      	ldr	r1, [r1, #16]
 8009938:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800993c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 800993e:	6803      	ldr	r3, [r0, #0]
 8009940:	621c      	str	r4, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8009942:	2000      	movs	r0, #0
      break;
 8009944:	e7da      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009946:	690a      	ldr	r2, [r1, #16]
 8009948:	6889      	ldr	r1, [r1, #8]
 800994a:	6800      	ldr	r0, [r0, #0]
 800994c:	f7fe fc1c 	bl	8008188 <TIM_TI1_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8009950:	2000      	movs	r0, #0
      break;
 8009952:	e7d3      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009954:	690a      	ldr	r2, [r1, #16]
 8009956:	6889      	ldr	r1, [r1, #8]
 8009958:	6800      	ldr	r0, [r0, #0]
 800995a:	f7fe fc42 	bl	80081e2 <TIM_TI2_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 800995e:	2000      	movs	r0, #0
      break;
 8009960:	e7cc      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
      status = HAL_ERROR;
 8009962:	2001      	movs	r0, #1
 8009964:	e7ca      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
  switch (sSlaveConfig->InputTrigger)
 8009966:	2000      	movs	r0, #0
 8009968:	e7c8      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
 800996a:	2000      	movs	r0, #0
 800996c:	e7c6      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
      status = HAL_ERROR;
 800996e:	2001      	movs	r0, #1
 8009970:	e7c4      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
 8009972:	2001      	movs	r0, #1
 8009974:	e7c2      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
 8009976:	2001      	movs	r0, #1
 8009978:	e7c0      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>
        return HAL_ERROR;
 800997a:	2001      	movs	r0, #1
 800997c:	e7be      	b.n	80098fc <TIM_SlaveTimer_SetConfig+0x36>

0800997e <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 800997e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8009982:	2b01      	cmp	r3, #1
 8009984:	d022      	beq.n	80099cc <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 8009986:	b510      	push	{r4, lr}
 8009988:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800998a:	2301      	movs	r3, #1
 800998c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8009990:	2302      	movs	r3, #2
 8009992:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009996:	f7ff ff96 	bl	80098c6 <TIM_SlaveTimer_SetConfig>
 800999a:	b980      	cbnz	r0, 80099be <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800999c:	6822      	ldr	r2, [r4, #0]
 800999e:	68d3      	ldr	r3, [r2, #12]
 80099a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099a4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80099a6:	6822      	ldr	r2, [r4, #0]
 80099a8:	68d3      	ldr	r3, [r2, #12]
 80099aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80099ae:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80099b0:	2301      	movs	r3, #1
 80099b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80099b6:	2300      	movs	r3, #0
 80099b8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80099bc:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 80099be:	2001      	movs	r0, #1
 80099c0:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80099c4:	2300      	movs	r3, #0
 80099c6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 80099ca:	e7f7      	b.n	80099bc <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 80099cc:	2002      	movs	r0, #2
}
 80099ce:	4770      	bx	lr

080099d0 <HAL_TIM_SlaveConfigSynchro_IT>:
  __HAL_LOCK(htim);
 80099d0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d022      	beq.n	8009a1e <HAL_TIM_SlaveConfigSynchro_IT+0x4e>
{
 80099d8:	b510      	push	{r4, lr}
 80099da:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80099dc:	2301      	movs	r3, #1
 80099de:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80099e2:	2302      	movs	r3, #2
 80099e4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80099e8:	f7ff ff6d 	bl	80098c6 <TIM_SlaveTimer_SetConfig>
 80099ec:	b980      	cbnz	r0, 8009a10 <HAL_TIM_SlaveConfigSynchro_IT+0x40>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 80099ee:	6822      	ldr	r2, [r4, #0]
 80099f0:	68d3      	ldr	r3, [r2, #12]
 80099f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099f6:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80099f8:	6822      	ldr	r2, [r4, #0]
 80099fa:	68d3      	ldr	r3, [r2, #12]
 80099fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a00:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8009a02:	2301      	movs	r3, #1
 8009a04:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009a08:	2300      	movs	r3, #0
 8009a0a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009a0e:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 8009a10:	2001      	movs	r0, #1
 8009a12:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8009a16:	2300      	movs	r3, #0
 8009a18:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8009a1c:	e7f7      	b.n	8009a0e <HAL_TIM_SlaveConfigSynchro_IT+0x3e>
  __HAL_LOCK(htim);
 8009a1e:	2002      	movs	r0, #2
}
 8009a20:	4770      	bx	lr

08009a22 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009a22:	f001 011f 	and.w	r1, r1, #31
 8009a26:	f04f 0c01 	mov.w	ip, #1
 8009a2a:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009a2e:	6a03      	ldr	r3, [r0, #32]
 8009a30:	ea23 030c 	bic.w	r3, r3, ip
 8009a34:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a36:	6a03      	ldr	r3, [r0, #32]
 8009a38:	408a      	lsls	r2, r1
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	6203      	str	r3, [r0, #32]
}
 8009a3e:	4770      	bx	lr

08009a40 <HAL_TIM_OC_Start>:
{
 8009a40:	b510      	push	{r4, lr}
 8009a42:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009a44:	4608      	mov	r0, r1
 8009a46:	2900      	cmp	r1, #0
 8009a48:	d13a      	bne.n	8009ac0 <HAL_TIM_OC_Start+0x80>
 8009a4a:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	3b01      	subs	r3, #1
 8009a52:	bf18      	it	ne
 8009a54:	2301      	movne	r3, #1
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d166      	bne.n	8009b28 <HAL_TIM_OC_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	d149      	bne.n	8009af2 <HAL_TIM_OC_Start+0xb2>
 8009a5e:	2302      	movs	r3, #2
 8009a60:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a64:	2201      	movs	r2, #1
 8009a66:	4601      	mov	r1, r0
 8009a68:	6820      	ldr	r0, [r4, #0]
 8009a6a:	f7ff ffda 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	4a2f      	ldr	r2, [pc, #188]	@ (8009b30 <HAL_TIM_OC_Start+0xf0>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d003      	beq.n	8009a7e <HAL_TIM_OC_Start+0x3e>
 8009a76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d103      	bne.n	8009a86 <HAL_TIM_OC_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 8009a7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a84:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a86:	6823      	ldr	r3, [r4, #0]
 8009a88:	4a29      	ldr	r2, [pc, #164]	@ (8009b30 <HAL_TIM_OC_Start+0xf0>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d041      	beq.n	8009b12 <HAL_TIM_OC_Start+0xd2>
 8009a8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d03d      	beq.n	8009b12 <HAL_TIM_OC_Start+0xd2>
 8009a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a9a:	d03a      	beq.n	8009b12 <HAL_TIM_OC_Start+0xd2>
 8009a9c:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d036      	beq.n	8009b12 <HAL_TIM_OC_Start+0xd2>
 8009aa4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d032      	beq.n	8009b12 <HAL_TIM_OC_Start+0xd2>
 8009aac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d02e      	beq.n	8009b12 <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	f042 0201 	orr.w	r2, r2, #1
 8009aba:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009abc:	2000      	movs	r0, #0
 8009abe:	e032      	b.n	8009b26 <HAL_TIM_OC_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009ac0:	2904      	cmp	r1, #4
 8009ac2:	d008      	beq.n	8009ad6 <HAL_TIM_OC_Start+0x96>
 8009ac4:	2908      	cmp	r1, #8
 8009ac6:	d00d      	beq.n	8009ae4 <HAL_TIM_OC_Start+0xa4>
 8009ac8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	bf18      	it	ne
 8009ad2:	2301      	movne	r3, #1
 8009ad4:	e7bf      	b.n	8009a56 <HAL_TIM_OC_Start+0x16>
 8009ad6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	3b01      	subs	r3, #1
 8009ade:	bf18      	it	ne
 8009ae0:	2301      	movne	r3, #1
 8009ae2:	e7b8      	b.n	8009a56 <HAL_TIM_OC_Start+0x16>
 8009ae4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	3b01      	subs	r3, #1
 8009aec:	bf18      	it	ne
 8009aee:	2301      	movne	r3, #1
 8009af0:	e7b1      	b.n	8009a56 <HAL_TIM_OC_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009af2:	2804      	cmp	r0, #4
 8009af4:	d005      	beq.n	8009b02 <HAL_TIM_OC_Start+0xc2>
 8009af6:	2808      	cmp	r0, #8
 8009af8:	d007      	beq.n	8009b0a <HAL_TIM_OC_Start+0xca>
 8009afa:	2302      	movs	r3, #2
 8009afc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009b00:	e7b0      	b.n	8009a64 <HAL_TIM_OC_Start+0x24>
 8009b02:	2302      	movs	r3, #2
 8009b04:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009b08:	e7ac      	b.n	8009a64 <HAL_TIM_OC_Start+0x24>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009b10:	e7a8      	b.n	8009a64 <HAL_TIM_OC_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b12:	689a      	ldr	r2, [r3, #8]
 8009b14:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b18:	2a06      	cmp	r2, #6
 8009b1a:	d007      	beq.n	8009b2c <HAL_TIM_OC_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	f042 0201 	orr.w	r2, r2, #1
 8009b22:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009b24:	2000      	movs	r0, #0
}
 8009b26:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009b28:	2001      	movs	r0, #1
 8009b2a:	e7fc      	b.n	8009b26 <HAL_TIM_OC_Start+0xe6>
  return HAL_OK;
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	e7fa      	b.n	8009b26 <HAL_TIM_OC_Start+0xe6>
 8009b30:	40012c00 	.word	0x40012c00

08009b34 <HAL_TIM_OC_Stop>:
{
 8009b34:	b538      	push	{r3, r4, r5, lr}
 8009b36:	4604      	mov	r4, r0
 8009b38:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	6800      	ldr	r0, [r0, #0]
 8009b3e:	f7ff ff70 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b42:	6823      	ldr	r3, [r4, #0]
 8009b44:	4a1d      	ldr	r2, [pc, #116]	@ (8009bbc <HAL_TIM_OC_Stop+0x88>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d018      	beq.n	8009b7c <HAL_TIM_OC_Stop+0x48>
 8009b4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d014      	beq.n	8009b7c <HAL_TIM_OC_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	6a19      	ldr	r1, [r3, #32]
 8009b56:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009b5a:	4211      	tst	r1, r2
 8009b5c:	d108      	bne.n	8009b70 <HAL_TIM_OC_Stop+0x3c>
 8009b5e:	6a19      	ldr	r1, [r3, #32]
 8009b60:	f240 4244 	movw	r2, #1092	@ 0x444
 8009b64:	4211      	tst	r1, r2
 8009b66:	d103      	bne.n	8009b70 <HAL_TIM_OC_Stop+0x3c>
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	f022 0201 	bic.w	r2, r2, #1
 8009b6e:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009b70:	b99d      	cbnz	r5, 8009b9a <HAL_TIM_OC_Stop+0x66>
 8009b72:	2301      	movs	r3, #1
 8009b74:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 8009b78:	2000      	movs	r0, #0
 8009b7a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8009b7c:	6a19      	ldr	r1, [r3, #32]
 8009b7e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009b82:	4211      	tst	r1, r2
 8009b84:	d1e5      	bne.n	8009b52 <HAL_TIM_OC_Stop+0x1e>
 8009b86:	6a19      	ldr	r1, [r3, #32]
 8009b88:	f240 4244 	movw	r2, #1092	@ 0x444
 8009b8c:	4211      	tst	r1, r2
 8009b8e:	d1e0      	bne.n	8009b52 <HAL_TIM_OC_Stop+0x1e>
 8009b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b96:	645a      	str	r2, [r3, #68]	@ 0x44
 8009b98:	e7db      	b.n	8009b52 <HAL_TIM_OC_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009b9a:	2d04      	cmp	r5, #4
 8009b9c:	d005      	beq.n	8009baa <HAL_TIM_OC_Stop+0x76>
 8009b9e:	2d08      	cmp	r5, #8
 8009ba0:	d007      	beq.n	8009bb2 <HAL_TIM_OC_Stop+0x7e>
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009ba8:	e7e6      	b.n	8009b78 <HAL_TIM_OC_Stop+0x44>
 8009baa:	2301      	movs	r3, #1
 8009bac:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009bb0:	e7e2      	b.n	8009b78 <HAL_TIM_OC_Stop+0x44>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009bb8:	e7de      	b.n	8009b78 <HAL_TIM_OC_Stop+0x44>
 8009bba:	bf00      	nop
 8009bbc:	40012c00 	.word	0x40012c00

08009bc0 <HAL_TIM_OC_Start_IT>:
{
 8009bc0:	b510      	push	{r4, lr}
 8009bc2:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bc4:	4608      	mov	r0, r1
 8009bc6:	2900      	cmp	r1, #0
 8009bc8:	d140      	bne.n	8009c4c <HAL_TIM_OC_Start_IT+0x8c>
 8009bca:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	3b01      	subs	r3, #1
 8009bd2:	bf18      	it	ne
 8009bd4:	2301      	movne	r3, #1
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	f040 809b 	bne.w	8009d12 <HAL_TIM_OC_Start_IT+0x152>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	d14e      	bne.n	8009c7e <HAL_TIM_OC_Start_IT+0xbe>
 8009be0:	2302      	movs	r3, #2
 8009be2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009be6:	6822      	ldr	r2, [r4, #0]
 8009be8:	68d3      	ldr	r3, [r2, #12]
 8009bea:	f043 0302 	orr.w	r3, r3, #2
 8009bee:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	4601      	mov	r1, r0
 8009bf4:	6820      	ldr	r0, [r4, #0]
 8009bf6:	f7ff ff14 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009bfa:	6823      	ldr	r3, [r4, #0]
 8009bfc:	4a48      	ldr	r2, [pc, #288]	@ (8009d20 <HAL_TIM_OC_Start_IT+0x160>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d003      	beq.n	8009c0a <HAL_TIM_OC_Start_IT+0x4a>
 8009c02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d103      	bne.n	8009c12 <HAL_TIM_OC_Start_IT+0x52>
      __HAL_TIM_MOE_ENABLE(htim);
 8009c0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c10:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c12:	6823      	ldr	r3, [r4, #0]
 8009c14:	4a42      	ldr	r2, [pc, #264]	@ (8009d20 <HAL_TIM_OC_Start_IT+0x160>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d070      	beq.n	8009cfc <HAL_TIM_OC_Start_IT+0x13c>
 8009c1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d06c      	beq.n	8009cfc <HAL_TIM_OC_Start_IT+0x13c>
 8009c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c26:	d069      	beq.n	8009cfc <HAL_TIM_OC_Start_IT+0x13c>
 8009c28:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d065      	beq.n	8009cfc <HAL_TIM_OC_Start_IT+0x13c>
 8009c30:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d061      	beq.n	8009cfc <HAL_TIM_OC_Start_IT+0x13c>
 8009c38:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d05d      	beq.n	8009cfc <HAL_TIM_OC_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	f042 0201 	orr.w	r2, r2, #1
 8009c46:	601a      	str	r2, [r3, #0]
 8009c48:	2000      	movs	r0, #0
 8009c4a:	e061      	b.n	8009d10 <HAL_TIM_OC_Start_IT+0x150>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009c4c:	2904      	cmp	r1, #4
 8009c4e:	d008      	beq.n	8009c62 <HAL_TIM_OC_Start_IT+0xa2>
 8009c50:	2908      	cmp	r1, #8
 8009c52:	d00d      	beq.n	8009c70 <HAL_TIM_OC_Start_IT+0xb0>
 8009c54:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	bf18      	it	ne
 8009c5e:	2301      	movne	r3, #1
 8009c60:	e7b9      	b.n	8009bd6 <HAL_TIM_OC_Start_IT+0x16>
 8009c62:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	bf18      	it	ne
 8009c6c:	2301      	movne	r3, #1
 8009c6e:	e7b2      	b.n	8009bd6 <HAL_TIM_OC_Start_IT+0x16>
 8009c70:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009c74:	b2db      	uxtb	r3, r3
 8009c76:	3b01      	subs	r3, #1
 8009c78:	bf18      	it	ne
 8009c7a:	2301      	movne	r3, #1
 8009c7c:	e7ab      	b.n	8009bd6 <HAL_TIM_OC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c7e:	2804      	cmp	r0, #4
 8009c80:	d024      	beq.n	8009ccc <HAL_TIM_OC_Start_IT+0x10c>
 8009c82:	2808      	cmp	r0, #8
 8009c84:	d02b      	beq.n	8009cde <HAL_TIM_OC_Start_IT+0x11e>
 8009c86:	2302      	movs	r3, #2
 8009c88:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 8009c8c:	280c      	cmp	r0, #12
 8009c8e:	d842      	bhi.n	8009d16 <HAL_TIM_OC_Start_IT+0x156>
 8009c90:	a301      	add	r3, pc, #4	@ (adr r3, 8009c98 <HAL_TIM_OC_Start_IT+0xd8>)
 8009c92:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8009c96:	bf00      	nop
 8009c98:	08009be7 	.word	0x08009be7
 8009c9c:	08009d17 	.word	0x08009d17
 8009ca0:	08009d17 	.word	0x08009d17
 8009ca4:	08009d17 	.word	0x08009d17
 8009ca8:	08009cd3 	.word	0x08009cd3
 8009cac:	08009d17 	.word	0x08009d17
 8009cb0:	08009d17 	.word	0x08009d17
 8009cb4:	08009d17 	.word	0x08009d17
 8009cb8:	08009ce5 	.word	0x08009ce5
 8009cbc:	08009d17 	.word	0x08009d17
 8009cc0:	08009d17 	.word	0x08009d17
 8009cc4:	08009d17 	.word	0x08009d17
 8009cc8:	08009cf1 	.word	0x08009cf1
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ccc:	2302      	movs	r3, #2
 8009cce:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009cd2:	6822      	ldr	r2, [r4, #0]
 8009cd4:	68d3      	ldr	r3, [r2, #12]
 8009cd6:	f043 0304 	orr.w	r3, r3, #4
 8009cda:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009cdc:	e788      	b.n	8009bf0 <HAL_TIM_OC_Start_IT+0x30>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cde:	2302      	movs	r3, #2
 8009ce0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009ce4:	6822      	ldr	r2, [r4, #0]
 8009ce6:	68d3      	ldr	r3, [r2, #12]
 8009ce8:	f043 0308 	orr.w	r3, r3, #8
 8009cec:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009cee:	e77f      	b.n	8009bf0 <HAL_TIM_OC_Start_IT+0x30>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009cf0:	6822      	ldr	r2, [r4, #0]
 8009cf2:	68d3      	ldr	r3, [r2, #12]
 8009cf4:	f043 0310 	orr.w	r3, r3, #16
 8009cf8:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009cfa:	e779      	b.n	8009bf0 <HAL_TIM_OC_Start_IT+0x30>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009cfc:	689a      	ldr	r2, [r3, #8]
 8009cfe:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d02:	2a06      	cmp	r2, #6
 8009d04:	d009      	beq.n	8009d1a <HAL_TIM_OC_Start_IT+0x15a>
        __HAL_TIM_ENABLE(htim);
 8009d06:	681a      	ldr	r2, [r3, #0]
 8009d08:	f042 0201 	orr.w	r2, r2, #1
 8009d0c:	601a      	str	r2, [r3, #0]
 8009d0e:	2000      	movs	r0, #0
}
 8009d10:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009d12:	2001      	movs	r0, #1
 8009d14:	e7fc      	b.n	8009d10 <HAL_TIM_OC_Start_IT+0x150>
  switch (Channel)
 8009d16:	2001      	movs	r0, #1
 8009d18:	e7fa      	b.n	8009d10 <HAL_TIM_OC_Start_IT+0x150>
 8009d1a:	2000      	movs	r0, #0
 8009d1c:	e7f8      	b.n	8009d10 <HAL_TIM_OC_Start_IT+0x150>
 8009d1e:	bf00      	nop
 8009d20:	40012c00 	.word	0x40012c00

08009d24 <HAL_TIM_OC_Stop_IT>:
{
 8009d24:	b538      	push	{r3, r4, r5, lr}
 8009d26:	4605      	mov	r5, r0
 8009d28:	460c      	mov	r4, r1
  switch (Channel)
 8009d2a:	290c      	cmp	r1, #12
 8009d2c:	d863      	bhi.n	8009df6 <HAL_TIM_OC_Stop_IT+0xd2>
 8009d2e:	e8df f001 	tbb	[pc, r1]
 8009d32:	6207      	.short	0x6207
 8009d34:	622e6262 	.word	0x622e6262
 8009d38:	62346262 	.word	0x62346262
 8009d3c:	6262      	.short	0x6262
 8009d3e:	3a          	.byte	0x3a
 8009d3f:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009d40:	6802      	ldr	r2, [r0, #0]
 8009d42:	68d3      	ldr	r3, [r2, #12]
 8009d44:	f023 0302 	bic.w	r3, r3, #2
 8009d48:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	6828      	ldr	r0, [r5, #0]
 8009d50:	f7ff fe67 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d54:	682b      	ldr	r3, [r5, #0]
 8009d56:	4a29      	ldr	r2, [pc, #164]	@ (8009dfc <HAL_TIM_OC_Stop_IT+0xd8>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d02a      	beq.n	8009db2 <HAL_TIM_OC_Stop_IT+0x8e>
 8009d5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d026      	beq.n	8009db2 <HAL_TIM_OC_Stop_IT+0x8e>
    __HAL_TIM_DISABLE(htim);
 8009d64:	682b      	ldr	r3, [r5, #0]
 8009d66:	6a19      	ldr	r1, [r3, #32]
 8009d68:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009d6c:	4211      	tst	r1, r2
 8009d6e:	d108      	bne.n	8009d82 <HAL_TIM_OC_Stop_IT+0x5e>
 8009d70:	6a19      	ldr	r1, [r3, #32]
 8009d72:	f240 4244 	movw	r2, #1092	@ 0x444
 8009d76:	4211      	tst	r1, r2
 8009d78:	d103      	bne.n	8009d82 <HAL_TIM_OC_Stop_IT+0x5e>
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	f022 0201 	bic.w	r2, r2, #1
 8009d80:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009d82:	bb2c      	cbnz	r4, 8009dd0 <HAL_TIM_OC_Stop_IT+0xac>
 8009d84:	2301      	movs	r3, #1
 8009d86:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	e034      	b.n	8009df8 <HAL_TIM_OC_Stop_IT+0xd4>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009d8e:	6802      	ldr	r2, [r0, #0]
 8009d90:	68d3      	ldr	r3, [r2, #12]
 8009d92:	f023 0304 	bic.w	r3, r3, #4
 8009d96:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009d98:	e7d7      	b.n	8009d4a <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8009d9a:	6802      	ldr	r2, [r0, #0]
 8009d9c:	68d3      	ldr	r3, [r2, #12]
 8009d9e:	f023 0308 	bic.w	r3, r3, #8
 8009da2:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009da4:	e7d1      	b.n	8009d4a <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8009da6:	6802      	ldr	r2, [r0, #0]
 8009da8:	68d3      	ldr	r3, [r2, #12]
 8009daa:	f023 0310 	bic.w	r3, r3, #16
 8009dae:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009db0:	e7cb      	b.n	8009d4a <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_MOE_DISABLE(htim);
 8009db2:	6a19      	ldr	r1, [r3, #32]
 8009db4:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009db8:	4211      	tst	r1, r2
 8009dba:	d1d3      	bne.n	8009d64 <HAL_TIM_OC_Stop_IT+0x40>
 8009dbc:	6a19      	ldr	r1, [r3, #32]
 8009dbe:	f240 4244 	movw	r2, #1092	@ 0x444
 8009dc2:	4211      	tst	r1, r2
 8009dc4:	d1ce      	bne.n	8009d64 <HAL_TIM_OC_Stop_IT+0x40>
 8009dc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009dc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009dcc:	645a      	str	r2, [r3, #68]	@ 0x44
 8009dce:	e7c9      	b.n	8009d64 <HAL_TIM_OC_Stop_IT+0x40>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009dd0:	2c04      	cmp	r4, #4
 8009dd2:	d006      	beq.n	8009de2 <HAL_TIM_OC_Stop_IT+0xbe>
 8009dd4:	2c08      	cmp	r4, #8
 8009dd6:	d009      	beq.n	8009dec <HAL_TIM_OC_Stop_IT+0xc8>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
 8009dde:	2000      	movs	r0, #0
 8009de0:	e00a      	b.n	8009df8 <HAL_TIM_OC_Stop_IT+0xd4>
 8009de2:	2301      	movs	r3, #1
 8009de4:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 8009de8:	2000      	movs	r0, #0
 8009dea:	e005      	b.n	8009df8 <HAL_TIM_OC_Stop_IT+0xd4>
 8009dec:	2301      	movs	r3, #1
 8009dee:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 8009df2:	2000      	movs	r0, #0
 8009df4:	e000      	b.n	8009df8 <HAL_TIM_OC_Stop_IT+0xd4>
  switch (Channel)
 8009df6:	2001      	movs	r0, #1
}
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	bf00      	nop
 8009dfc:	40012c00 	.word	0x40012c00

08009e00 <HAL_TIM_OC_Start_DMA>:
{
 8009e00:	b570      	push	{r4, r5, r6, lr}
 8009e02:	4604      	mov	r4, r0
 8009e04:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009e06:	460d      	mov	r5, r1
 8009e08:	2900      	cmp	r1, #0
 8009e0a:	d16c      	bne.n	8009ee6 <HAL_TIM_OC_Start_DMA+0xe6>
 8009e0c:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8009e10:	b2c0      	uxtb	r0, r0
 8009e12:	2802      	cmp	r0, #2
 8009e14:	bf14      	ite	ne
 8009e16:	2000      	movne	r0, #0
 8009e18:	2001      	moveq	r0, #1
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	f040 8117 	bne.w	800a04e <HAL_TIM_OC_Start_DMA+0x24e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009e20:	2d00      	cmp	r5, #0
 8009e22:	d17c      	bne.n	8009f1e <HAL_TIM_OC_Start_DMA+0x11e>
 8009e24:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8009e28:	b2d2      	uxtb	r2, r2
 8009e2a:	2a01      	cmp	r2, #1
 8009e2c:	bf14      	ite	ne
 8009e2e:	2200      	movne	r2, #0
 8009e30:	2201      	moveq	r2, #1
 8009e32:	2a00      	cmp	r2, #0
 8009e34:	f000 810d 	beq.w	800a052 <HAL_TIM_OC_Start_DMA+0x252>
    if ((pData == NULL) || (Length == 0U))
 8009e38:	2e00      	cmp	r6, #0
 8009e3a:	f000 810c 	beq.w	800a056 <HAL_TIM_OC_Start_DMA+0x256>
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f000 810b 	beq.w	800a05a <HAL_TIM_OC_Start_DMA+0x25a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e44:	2d00      	cmp	r5, #0
 8009e46:	f040 8086 	bne.w	8009f56 <HAL_TIM_OC_Start_DMA+0x156>
 8009e4a:	2202      	movs	r2, #2
 8009e4c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009e50:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009e52:	4989      	ldr	r1, [pc, #548]	@ (800a078 <HAL_TIM_OC_Start_DMA+0x278>)
 8009e54:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009e56:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009e58:	4988      	ldr	r1, [pc, #544]	@ (800a07c <HAL_TIM_OC_Start_DMA+0x27c>)
 8009e5a:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009e5c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009e5e:	4988      	ldr	r1, [pc, #544]	@ (800a080 <HAL_TIM_OC_Start_DMA+0x280>)
 8009e60:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8009e62:	6822      	ldr	r2, [r4, #0]
 8009e64:	3234      	adds	r2, #52	@ 0x34
 8009e66:	4631      	mov	r1, r6
 8009e68:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8009e6a:	f7fa f938 	bl	80040de <HAL_DMA_Start_IT>
 8009e6e:	2800      	cmp	r0, #0
 8009e70:	f040 80f7 	bne.w	800a062 <HAL_TIM_OC_Start_DMA+0x262>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009e74:	6822      	ldr	r2, [r4, #0]
 8009e76:	68d3      	ldr	r3, [r2, #12]
 8009e78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009e7c:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009e7e:	2201      	movs	r2, #1
 8009e80:	4629      	mov	r1, r5
 8009e82:	6820      	ldr	r0, [r4, #0]
 8009e84:	f7ff fdcd 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e88:	6823      	ldr	r3, [r4, #0]
 8009e8a:	4a7e      	ldr	r2, [pc, #504]	@ (800a084 <HAL_TIM_OC_Start_DMA+0x284>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d003      	beq.n	8009e98 <HAL_TIM_OC_Start_DMA+0x98>
 8009e90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d103      	bne.n	8009ea0 <HAL_TIM_OC_Start_DMA+0xa0>
      __HAL_TIM_MOE_ENABLE(htim);
 8009e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009e9e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ea0:	6823      	ldr	r3, [r4, #0]
 8009ea2:	4a78      	ldr	r2, [pc, #480]	@ (800a084 <HAL_TIM_OC_Start_DMA+0x284>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	f000 80c7 	beq.w	800a038 <HAL_TIM_OC_Start_DMA+0x238>
 8009eaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	f000 80c2 	beq.w	800a038 <HAL_TIM_OC_Start_DMA+0x238>
 8009eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009eb8:	f000 80be 	beq.w	800a038 <HAL_TIM_OC_Start_DMA+0x238>
 8009ebc:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	f000 80b9 	beq.w	800a038 <HAL_TIM_OC_Start_DMA+0x238>
 8009ec6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	f000 80b4 	beq.w	800a038 <HAL_TIM_OC_Start_DMA+0x238>
 8009ed0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	f000 80af 	beq.w	800a038 <HAL_TIM_OC_Start_DMA+0x238>
      __HAL_TIM_ENABLE(htim);
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	f042 0201 	orr.w	r2, r2, #1
 8009ee0:	601a      	str	r2, [r3, #0]
 8009ee2:	2000      	movs	r0, #0
 8009ee4:	e0b6      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009ee6:	2904      	cmp	r1, #4
 8009ee8:	d009      	beq.n	8009efe <HAL_TIM_OC_Start_DMA+0xfe>
 8009eea:	2908      	cmp	r1, #8
 8009eec:	d00f      	beq.n	8009f0e <HAL_TIM_OC_Start_DMA+0x10e>
 8009eee:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8009ef2:	b2c0      	uxtb	r0, r0
 8009ef4:	2802      	cmp	r0, #2
 8009ef6:	bf14      	ite	ne
 8009ef8:	2000      	movne	r0, #0
 8009efa:	2001      	moveq	r0, #1
 8009efc:	e78d      	b.n	8009e1a <HAL_TIM_OC_Start_DMA+0x1a>
 8009efe:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 8009f02:	b2c0      	uxtb	r0, r0
 8009f04:	2802      	cmp	r0, #2
 8009f06:	bf14      	ite	ne
 8009f08:	2000      	movne	r0, #0
 8009f0a:	2001      	moveq	r0, #1
 8009f0c:	e785      	b.n	8009e1a <HAL_TIM_OC_Start_DMA+0x1a>
 8009f0e:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8009f12:	b2c0      	uxtb	r0, r0
 8009f14:	2802      	cmp	r0, #2
 8009f16:	bf14      	ite	ne
 8009f18:	2000      	movne	r0, #0
 8009f1a:	2001      	moveq	r0, #1
 8009f1c:	e77d      	b.n	8009e1a <HAL_TIM_OC_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009f1e:	2d04      	cmp	r5, #4
 8009f20:	d009      	beq.n	8009f36 <HAL_TIM_OC_Start_DMA+0x136>
 8009f22:	2d08      	cmp	r5, #8
 8009f24:	d00f      	beq.n	8009f46 <HAL_TIM_OC_Start_DMA+0x146>
 8009f26:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8009f2a:	b2d2      	uxtb	r2, r2
 8009f2c:	2a01      	cmp	r2, #1
 8009f2e:	bf14      	ite	ne
 8009f30:	2200      	movne	r2, #0
 8009f32:	2201      	moveq	r2, #1
 8009f34:	e77d      	b.n	8009e32 <HAL_TIM_OC_Start_DMA+0x32>
 8009f36:	f894 203f 	ldrb.w	r2, [r4, #63]	@ 0x3f
 8009f3a:	b2d2      	uxtb	r2, r2
 8009f3c:	2a01      	cmp	r2, #1
 8009f3e:	bf14      	ite	ne
 8009f40:	2200      	movne	r2, #0
 8009f42:	2201      	moveq	r2, #1
 8009f44:	e775      	b.n	8009e32 <HAL_TIM_OC_Start_DMA+0x32>
 8009f46:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 8009f4a:	b2d2      	uxtb	r2, r2
 8009f4c:	2a01      	cmp	r2, #1
 8009f4e:	bf14      	ite	ne
 8009f50:	2200      	movne	r2, #0
 8009f52:	2201      	moveq	r2, #1
 8009f54:	e76d      	b.n	8009e32 <HAL_TIM_OC_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f56:	2d04      	cmp	r5, #4
 8009f58:	d024      	beq.n	8009fa4 <HAL_TIM_OC_Start_DMA+0x1a4>
 8009f5a:	2d08      	cmp	r5, #8
 8009f5c:	d03c      	beq.n	8009fd8 <HAL_TIM_OC_Start_DMA+0x1d8>
 8009f5e:	2202      	movs	r2, #2
 8009f60:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 8009f64:	2d0c      	cmp	r5, #12
 8009f66:	d87a      	bhi.n	800a05e <HAL_TIM_OC_Start_DMA+0x25e>
 8009f68:	a201      	add	r2, pc, #4	@ (adr r2, 8009f70 <HAL_TIM_OC_Start_DMA+0x170>)
 8009f6a:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 8009f6e:	bf00      	nop
 8009f70:	08009e51 	.word	0x08009e51
 8009f74:	0800a05f 	.word	0x0800a05f
 8009f78:	0800a05f 	.word	0x0800a05f
 8009f7c:	0800a05f 	.word	0x0800a05f
 8009f80:	08009fab 	.word	0x08009fab
 8009f84:	0800a05f 	.word	0x0800a05f
 8009f88:	0800a05f 	.word	0x0800a05f
 8009f8c:	0800a05f 	.word	0x0800a05f
 8009f90:	08009fdf 	.word	0x08009fdf
 8009f94:	0800a05f 	.word	0x0800a05f
 8009f98:	0800a05f 	.word	0x0800a05f
 8009f9c:	0800a05f 	.word	0x0800a05f
 8009fa0:	0800a00d 	.word	0x0800a00d
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fa4:	2202      	movs	r2, #2
 8009fa6:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009faa:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009fac:	4932      	ldr	r1, [pc, #200]	@ (800a078 <HAL_TIM_OC_Start_DMA+0x278>)
 8009fae:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009fb0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009fb2:	4932      	ldr	r1, [pc, #200]	@ (800a07c <HAL_TIM_OC_Start_DMA+0x27c>)
 8009fb4:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009fb6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009fb8:	4931      	ldr	r1, [pc, #196]	@ (800a080 <HAL_TIM_OC_Start_DMA+0x280>)
 8009fba:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8009fbc:	6822      	ldr	r2, [r4, #0]
 8009fbe:	3238      	adds	r2, #56	@ 0x38
 8009fc0:	4631      	mov	r1, r6
 8009fc2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8009fc4:	f7fa f88b 	bl	80040de <HAL_DMA_Start_IT>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d14c      	bne.n	800a066 <HAL_TIM_OC_Start_DMA+0x266>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009fcc:	6822      	ldr	r2, [r4, #0]
 8009fce:	68d3      	ldr	r3, [r2, #12]
 8009fd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009fd4:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009fd6:	e752      	b.n	8009e7e <HAL_TIM_OC_Start_DMA+0x7e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fd8:	2202      	movs	r2, #2
 8009fda:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009fde:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009fe0:	4925      	ldr	r1, [pc, #148]	@ (800a078 <HAL_TIM_OC_Start_DMA+0x278>)
 8009fe2:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009fe4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009fe6:	4925      	ldr	r1, [pc, #148]	@ (800a07c <HAL_TIM_OC_Start_DMA+0x27c>)
 8009fe8:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009fea:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009fec:	4924      	ldr	r1, [pc, #144]	@ (800a080 <HAL_TIM_OC_Start_DMA+0x280>)
 8009fee:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009ff0:	6822      	ldr	r2, [r4, #0]
 8009ff2:	323c      	adds	r2, #60	@ 0x3c
 8009ff4:	4631      	mov	r1, r6
 8009ff6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009ff8:	f7fa f871 	bl	80040de <HAL_DMA_Start_IT>
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	d134      	bne.n	800a06a <HAL_TIM_OC_Start_DMA+0x26a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a000:	6822      	ldr	r2, [r4, #0]
 800a002:	68d3      	ldr	r3, [r2, #12]
 800a004:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a008:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a00a:	e738      	b.n	8009e7e <HAL_TIM_OC_Start_DMA+0x7e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a00c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a00e:	491a      	ldr	r1, [pc, #104]	@ (800a078 <HAL_TIM_OC_Start_DMA+0x278>)
 800a010:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a012:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a014:	4919      	ldr	r1, [pc, #100]	@ (800a07c <HAL_TIM_OC_Start_DMA+0x27c>)
 800a016:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a018:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a01a:	4919      	ldr	r1, [pc, #100]	@ (800a080 <HAL_TIM_OC_Start_DMA+0x280>)
 800a01c:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a01e:	6822      	ldr	r2, [r4, #0]
 800a020:	3240      	adds	r2, #64	@ 0x40
 800a022:	4631      	mov	r1, r6
 800a024:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a026:	f7fa f85a 	bl	80040de <HAL_DMA_Start_IT>
 800a02a:	bb00      	cbnz	r0, 800a06e <HAL_TIM_OC_Start_DMA+0x26e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a02c:	6822      	ldr	r2, [r4, #0]
 800a02e:	68d3      	ldr	r3, [r2, #12]
 800a030:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a034:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a036:	e722      	b.n	8009e7e <HAL_TIM_OC_Start_DMA+0x7e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a038:	689a      	ldr	r2, [r3, #8]
 800a03a:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a03e:	2a06      	cmp	r2, #6
 800a040:	d017      	beq.n	800a072 <HAL_TIM_OC_Start_DMA+0x272>
        __HAL_TIM_ENABLE(htim);
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	f042 0201 	orr.w	r2, r2, #1
 800a048:	601a      	str	r2, [r3, #0]
 800a04a:	2000      	movs	r0, #0
 800a04c:	e002      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
    return HAL_BUSY;
 800a04e:	2002      	movs	r0, #2
 800a050:	e000      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
    return HAL_ERROR;
 800a052:	2001      	movs	r0, #1
}
 800a054:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a056:	2001      	movs	r0, #1
 800a058:	e7fc      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
 800a05a:	2001      	movs	r0, #1
 800a05c:	e7fa      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
  switch (Channel)
 800a05e:	2001      	movs	r0, #1
 800a060:	e7f8      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 800a062:	2001      	movs	r0, #1
 800a064:	e7f6      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 800a066:	2001      	movs	r0, #1
 800a068:	e7f4      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 800a06a:	2001      	movs	r0, #1
 800a06c:	e7f2      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 800a06e:	2001      	movs	r0, #1
 800a070:	e7f0      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
 800a072:	2000      	movs	r0, #0
 800a074:	e7ee      	b.n	800a054 <HAL_TIM_OC_Start_DMA+0x254>
 800a076:	bf00      	nop
 800a078:	08008cd5 	.word	0x08008cd5
 800a07c:	08008d47 	.word	0x08008d47
 800a080:	08008f09 	.word	0x08008f09
 800a084:	40012c00 	.word	0x40012c00

0800a088 <HAL_TIM_OC_Stop_DMA>:
{
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4604      	mov	r4, r0
 800a08c:	460d      	mov	r5, r1
  switch (Channel)
 800a08e:	290c      	cmp	r1, #12
 800a090:	d870      	bhi.n	800a174 <HAL_TIM_OC_Stop_DMA+0xec>
 800a092:	e8df f001 	tbb	[pc, r1]
 800a096:	6f07      	.short	0x6f07
 800a098:	6f326f6f 	.word	0x6f326f6f
 800a09c:	6f3b6f6f 	.word	0x6f3b6f6f
 800a0a0:	6f6f      	.short	0x6f6f
 800a0a2:	44          	.byte	0x44
 800a0a3:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a0a4:	6802      	ldr	r2, [r0, #0]
 800a0a6:	68d3      	ldr	r3, [r2, #12]
 800a0a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a0ac:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a0ae:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a0b0:	f7fa f874 	bl	800419c <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	4629      	mov	r1, r5
 800a0b8:	6820      	ldr	r0, [r4, #0]
 800a0ba:	f7ff fcb2 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a0be:	6823      	ldr	r3, [r4, #0]
 800a0c0:	4a2d      	ldr	r2, [pc, #180]	@ (800a178 <HAL_TIM_OC_Stop_DMA+0xf0>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d034      	beq.n	800a130 <HAL_TIM_OC_Stop_DMA+0xa8>
 800a0c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d030      	beq.n	800a130 <HAL_TIM_OC_Stop_DMA+0xa8>
    __HAL_TIM_DISABLE(htim);
 800a0ce:	6823      	ldr	r3, [r4, #0]
 800a0d0:	6a19      	ldr	r1, [r3, #32]
 800a0d2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a0d6:	4211      	tst	r1, r2
 800a0d8:	d108      	bne.n	800a0ec <HAL_TIM_OC_Stop_DMA+0x64>
 800a0da:	6a19      	ldr	r1, [r3, #32]
 800a0dc:	f240 4244 	movw	r2, #1092	@ 0x444
 800a0e0:	4211      	tst	r1, r2
 800a0e2:	d103      	bne.n	800a0ec <HAL_TIM_OC_Stop_DMA+0x64>
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	f022 0201 	bic.w	r2, r2, #1
 800a0ea:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a0ec:	2d00      	cmp	r5, #0
 800a0ee:	d12e      	bne.n	800a14e <HAL_TIM_OC_Stop_DMA+0xc6>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800a0f6:	2000      	movs	r0, #0
 800a0f8:	e03d      	b.n	800a176 <HAL_TIM_OC_Stop_DMA+0xee>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a0fa:	6802      	ldr	r2, [r0, #0]
 800a0fc:	68d3      	ldr	r3, [r2, #12]
 800a0fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a102:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a104:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a106:	f7fa f849 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a10a:	e7d3      	b.n	800a0b4 <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a10c:	6802      	ldr	r2, [r0, #0]
 800a10e:	68d3      	ldr	r3, [r2, #12]
 800a110:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a114:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a116:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800a118:	f7fa f840 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a11c:	e7ca      	b.n	800a0b4 <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a11e:	6802      	ldr	r2, [r0, #0]
 800a120:	68d3      	ldr	r3, [r2, #12]
 800a122:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a126:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a128:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800a12a:	f7fa f837 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a12e:	e7c1      	b.n	800a0b4 <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_MOE_DISABLE(htim);
 800a130:	6a19      	ldr	r1, [r3, #32]
 800a132:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a136:	4211      	tst	r1, r2
 800a138:	d1c9      	bne.n	800a0ce <HAL_TIM_OC_Stop_DMA+0x46>
 800a13a:	6a19      	ldr	r1, [r3, #32]
 800a13c:	f240 4244 	movw	r2, #1092	@ 0x444
 800a140:	4211      	tst	r1, r2
 800a142:	d1c4      	bne.n	800a0ce <HAL_TIM_OC_Stop_DMA+0x46>
 800a144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a146:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a14a:	645a      	str	r2, [r3, #68]	@ 0x44
 800a14c:	e7bf      	b.n	800a0ce <HAL_TIM_OC_Stop_DMA+0x46>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a14e:	2d04      	cmp	r5, #4
 800a150:	d006      	beq.n	800a160 <HAL_TIM_OC_Stop_DMA+0xd8>
 800a152:	2d08      	cmp	r5, #8
 800a154:	d009      	beq.n	800a16a <HAL_TIM_OC_Stop_DMA+0xe2>
 800a156:	2301      	movs	r3, #1
 800a158:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800a15c:	2000      	movs	r0, #0
 800a15e:	e00a      	b.n	800a176 <HAL_TIM_OC_Stop_DMA+0xee>
 800a160:	2301      	movs	r3, #1
 800a162:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800a166:	2000      	movs	r0, #0
 800a168:	e005      	b.n	800a176 <HAL_TIM_OC_Stop_DMA+0xee>
 800a16a:	2301      	movs	r3, #1
 800a16c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800a170:	2000      	movs	r0, #0
 800a172:	e000      	b.n	800a176 <HAL_TIM_OC_Stop_DMA+0xee>
  switch (Channel)
 800a174:	2001      	movs	r0, #1
}
 800a176:	bd38      	pop	{r3, r4, r5, pc}
 800a178:	40012c00 	.word	0x40012c00

0800a17c <HAL_TIM_PWM_Start>:
{
 800a17c:	b510      	push	{r4, lr}
 800a17e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a180:	4608      	mov	r0, r1
 800a182:	2900      	cmp	r1, #0
 800a184:	d13a      	bne.n	800a1fc <HAL_TIM_PWM_Start+0x80>
 800a186:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	3b01      	subs	r3, #1
 800a18e:	bf18      	it	ne
 800a190:	2301      	movne	r3, #1
 800a192:	2b00      	cmp	r3, #0
 800a194:	d166      	bne.n	800a264 <HAL_TIM_PWM_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a196:	2800      	cmp	r0, #0
 800a198:	d149      	bne.n	800a22e <HAL_TIM_PWM_Start+0xb2>
 800a19a:	2302      	movs	r3, #2
 800a19c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	4601      	mov	r1, r0
 800a1a4:	6820      	ldr	r0, [r4, #0]
 800a1a6:	f7ff fc3c 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	4a2f      	ldr	r2, [pc, #188]	@ (800a26c <HAL_TIM_PWM_Start+0xf0>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d003      	beq.n	800a1ba <HAL_TIM_PWM_Start+0x3e>
 800a1b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d103      	bne.n	800a1c2 <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 800a1ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a1c0:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1c2:	6823      	ldr	r3, [r4, #0]
 800a1c4:	4a29      	ldr	r2, [pc, #164]	@ (800a26c <HAL_TIM_PWM_Start+0xf0>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d041      	beq.n	800a24e <HAL_TIM_PWM_Start+0xd2>
 800a1ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d03d      	beq.n	800a24e <HAL_TIM_PWM_Start+0xd2>
 800a1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1d6:	d03a      	beq.n	800a24e <HAL_TIM_PWM_Start+0xd2>
 800a1d8:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d036      	beq.n	800a24e <HAL_TIM_PWM_Start+0xd2>
 800a1e0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d032      	beq.n	800a24e <HAL_TIM_PWM_Start+0xd2>
 800a1e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d02e      	beq.n	800a24e <HAL_TIM_PWM_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	f042 0201 	orr.w	r2, r2, #1
 800a1f6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a1f8:	2000      	movs	r0, #0
 800a1fa:	e032      	b.n	800a262 <HAL_TIM_PWM_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a1fc:	2904      	cmp	r1, #4
 800a1fe:	d008      	beq.n	800a212 <HAL_TIM_PWM_Start+0x96>
 800a200:	2908      	cmp	r1, #8
 800a202:	d00d      	beq.n	800a220 <HAL_TIM_PWM_Start+0xa4>
 800a204:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	3b01      	subs	r3, #1
 800a20c:	bf18      	it	ne
 800a20e:	2301      	movne	r3, #1
 800a210:	e7bf      	b.n	800a192 <HAL_TIM_PWM_Start+0x16>
 800a212:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800a216:	b2db      	uxtb	r3, r3
 800a218:	3b01      	subs	r3, #1
 800a21a:	bf18      	it	ne
 800a21c:	2301      	movne	r3, #1
 800a21e:	e7b8      	b.n	800a192 <HAL_TIM_PWM_Start+0x16>
 800a220:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800a224:	b2db      	uxtb	r3, r3
 800a226:	3b01      	subs	r3, #1
 800a228:	bf18      	it	ne
 800a22a:	2301      	movne	r3, #1
 800a22c:	e7b1      	b.n	800a192 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a22e:	2804      	cmp	r0, #4
 800a230:	d005      	beq.n	800a23e <HAL_TIM_PWM_Start+0xc2>
 800a232:	2808      	cmp	r0, #8
 800a234:	d007      	beq.n	800a246 <HAL_TIM_PWM_Start+0xca>
 800a236:	2302      	movs	r3, #2
 800a238:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800a23c:	e7b0      	b.n	800a1a0 <HAL_TIM_PWM_Start+0x24>
 800a23e:	2302      	movs	r3, #2
 800a240:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800a244:	e7ac      	b.n	800a1a0 <HAL_TIM_PWM_Start+0x24>
 800a246:	2302      	movs	r3, #2
 800a248:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800a24c:	e7a8      	b.n	800a1a0 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a24e:	689a      	ldr	r2, [r3, #8]
 800a250:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a254:	2a06      	cmp	r2, #6
 800a256:	d007      	beq.n	800a268 <HAL_TIM_PWM_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	f042 0201 	orr.w	r2, r2, #1
 800a25e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a260:	2000      	movs	r0, #0
}
 800a262:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800a264:	2001      	movs	r0, #1
 800a266:	e7fc      	b.n	800a262 <HAL_TIM_PWM_Start+0xe6>
  return HAL_OK;
 800a268:	2000      	movs	r0, #0
 800a26a:	e7fa      	b.n	800a262 <HAL_TIM_PWM_Start+0xe6>
 800a26c:	40012c00 	.word	0x40012c00

0800a270 <HAL_TIM_PWM_Stop>:
{
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	4604      	mov	r4, r0
 800a274:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a276:	2200      	movs	r2, #0
 800a278:	6800      	ldr	r0, [r0, #0]
 800a27a:	f7ff fbd2 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a27e:	6823      	ldr	r3, [r4, #0]
 800a280:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f8 <HAL_TIM_PWM_Stop+0x88>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d018      	beq.n	800a2b8 <HAL_TIM_PWM_Stop+0x48>
 800a286:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d014      	beq.n	800a2b8 <HAL_TIM_PWM_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 800a28e:	6823      	ldr	r3, [r4, #0]
 800a290:	6a19      	ldr	r1, [r3, #32]
 800a292:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a296:	4211      	tst	r1, r2
 800a298:	d108      	bne.n	800a2ac <HAL_TIM_PWM_Stop+0x3c>
 800a29a:	6a19      	ldr	r1, [r3, #32]
 800a29c:	f240 4244 	movw	r2, #1092	@ 0x444
 800a2a0:	4211      	tst	r1, r2
 800a2a2:	d103      	bne.n	800a2ac <HAL_TIM_PWM_Stop+0x3c>
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	f022 0201 	bic.w	r2, r2, #1
 800a2aa:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a2ac:	b99d      	cbnz	r5, 800a2d6 <HAL_TIM_PWM_Stop+0x66>
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800a2b8:	6a19      	ldr	r1, [r3, #32]
 800a2ba:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a2be:	4211      	tst	r1, r2
 800a2c0:	d1e5      	bne.n	800a28e <HAL_TIM_PWM_Stop+0x1e>
 800a2c2:	6a19      	ldr	r1, [r3, #32]
 800a2c4:	f240 4244 	movw	r2, #1092	@ 0x444
 800a2c8:	4211      	tst	r1, r2
 800a2ca:	d1e0      	bne.n	800a28e <HAL_TIM_PWM_Stop+0x1e>
 800a2cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2d2:	645a      	str	r2, [r3, #68]	@ 0x44
 800a2d4:	e7db      	b.n	800a28e <HAL_TIM_PWM_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a2d6:	2d04      	cmp	r5, #4
 800a2d8:	d005      	beq.n	800a2e6 <HAL_TIM_PWM_Stop+0x76>
 800a2da:	2d08      	cmp	r5, #8
 800a2dc:	d007      	beq.n	800a2ee <HAL_TIM_PWM_Stop+0x7e>
 800a2de:	2301      	movs	r3, #1
 800a2e0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800a2e4:	e7e6      	b.n	800a2b4 <HAL_TIM_PWM_Stop+0x44>
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800a2ec:	e7e2      	b.n	800a2b4 <HAL_TIM_PWM_Stop+0x44>
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800a2f4:	e7de      	b.n	800a2b4 <HAL_TIM_PWM_Stop+0x44>
 800a2f6:	bf00      	nop
 800a2f8:	40012c00 	.word	0x40012c00

0800a2fc <HAL_TIM_PWM_Start_IT>:
{
 800a2fc:	b510      	push	{r4, lr}
 800a2fe:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a300:	4608      	mov	r0, r1
 800a302:	2900      	cmp	r1, #0
 800a304:	d140      	bne.n	800a388 <HAL_TIM_PWM_Start_IT+0x8c>
 800a306:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	3b01      	subs	r3, #1
 800a30e:	bf18      	it	ne
 800a310:	2301      	movne	r3, #1
 800a312:	2b00      	cmp	r3, #0
 800a314:	f040 809b 	bne.w	800a44e <HAL_TIM_PWM_Start_IT+0x152>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a318:	2800      	cmp	r0, #0
 800a31a:	d14e      	bne.n	800a3ba <HAL_TIM_PWM_Start_IT+0xbe>
 800a31c:	2302      	movs	r3, #2
 800a31e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a322:	6822      	ldr	r2, [r4, #0]
 800a324:	68d3      	ldr	r3, [r2, #12]
 800a326:	f043 0302 	orr.w	r3, r3, #2
 800a32a:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a32c:	2201      	movs	r2, #1
 800a32e:	4601      	mov	r1, r0
 800a330:	6820      	ldr	r0, [r4, #0]
 800a332:	f7ff fb76 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	4a48      	ldr	r2, [pc, #288]	@ (800a45c <HAL_TIM_PWM_Start_IT+0x160>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d003      	beq.n	800a346 <HAL_TIM_PWM_Start_IT+0x4a>
 800a33e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a342:	4293      	cmp	r3, r2
 800a344:	d103      	bne.n	800a34e <HAL_TIM_PWM_Start_IT+0x52>
      __HAL_TIM_MOE_ENABLE(htim);
 800a346:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a348:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a34c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a34e:	6823      	ldr	r3, [r4, #0]
 800a350:	4a42      	ldr	r2, [pc, #264]	@ (800a45c <HAL_TIM_PWM_Start_IT+0x160>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d070      	beq.n	800a438 <HAL_TIM_PWM_Start_IT+0x13c>
 800a356:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d06c      	beq.n	800a438 <HAL_TIM_PWM_Start_IT+0x13c>
 800a35e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a362:	d069      	beq.n	800a438 <HAL_TIM_PWM_Start_IT+0x13c>
 800a364:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a368:	4293      	cmp	r3, r2
 800a36a:	d065      	beq.n	800a438 <HAL_TIM_PWM_Start_IT+0x13c>
 800a36c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a370:	4293      	cmp	r3, r2
 800a372:	d061      	beq.n	800a438 <HAL_TIM_PWM_Start_IT+0x13c>
 800a374:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a378:	4293      	cmp	r3, r2
 800a37a:	d05d      	beq.n	800a438 <HAL_TIM_PWM_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	f042 0201 	orr.w	r2, r2, #1
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	2000      	movs	r0, #0
 800a386:	e061      	b.n	800a44c <HAL_TIM_PWM_Start_IT+0x150>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a388:	2904      	cmp	r1, #4
 800a38a:	d008      	beq.n	800a39e <HAL_TIM_PWM_Start_IT+0xa2>
 800a38c:	2908      	cmp	r1, #8
 800a38e:	d00d      	beq.n	800a3ac <HAL_TIM_PWM_Start_IT+0xb0>
 800a390:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800a394:	b2db      	uxtb	r3, r3
 800a396:	3b01      	subs	r3, #1
 800a398:	bf18      	it	ne
 800a39a:	2301      	movne	r3, #1
 800a39c:	e7b9      	b.n	800a312 <HAL_TIM_PWM_Start_IT+0x16>
 800a39e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800a3a2:	b2db      	uxtb	r3, r3
 800a3a4:	3b01      	subs	r3, #1
 800a3a6:	bf18      	it	ne
 800a3a8:	2301      	movne	r3, #1
 800a3aa:	e7b2      	b.n	800a312 <HAL_TIM_PWM_Start_IT+0x16>
 800a3ac:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	bf18      	it	ne
 800a3b6:	2301      	movne	r3, #1
 800a3b8:	e7ab      	b.n	800a312 <HAL_TIM_PWM_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3ba:	2804      	cmp	r0, #4
 800a3bc:	d024      	beq.n	800a408 <HAL_TIM_PWM_Start_IT+0x10c>
 800a3be:	2808      	cmp	r0, #8
 800a3c0:	d02b      	beq.n	800a41a <HAL_TIM_PWM_Start_IT+0x11e>
 800a3c2:	2302      	movs	r3, #2
 800a3c4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 800a3c8:	280c      	cmp	r0, #12
 800a3ca:	d842      	bhi.n	800a452 <HAL_TIM_PWM_Start_IT+0x156>
 800a3cc:	a301      	add	r3, pc, #4	@ (adr r3, 800a3d4 <HAL_TIM_PWM_Start_IT+0xd8>)
 800a3ce:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 800a3d2:	bf00      	nop
 800a3d4:	0800a323 	.word	0x0800a323
 800a3d8:	0800a453 	.word	0x0800a453
 800a3dc:	0800a453 	.word	0x0800a453
 800a3e0:	0800a453 	.word	0x0800a453
 800a3e4:	0800a40f 	.word	0x0800a40f
 800a3e8:	0800a453 	.word	0x0800a453
 800a3ec:	0800a453 	.word	0x0800a453
 800a3f0:	0800a453 	.word	0x0800a453
 800a3f4:	0800a421 	.word	0x0800a421
 800a3f8:	0800a453 	.word	0x0800a453
 800a3fc:	0800a453 	.word	0x0800a453
 800a400:	0800a453 	.word	0x0800a453
 800a404:	0800a42d 	.word	0x0800a42d
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a408:	2302      	movs	r3, #2
 800a40a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a40e:	6822      	ldr	r2, [r4, #0]
 800a410:	68d3      	ldr	r3, [r2, #12]
 800a412:	f043 0304 	orr.w	r3, r3, #4
 800a416:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a418:	e788      	b.n	800a32c <HAL_TIM_PWM_Start_IT+0x30>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a41a:	2302      	movs	r3, #2
 800a41c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a420:	6822      	ldr	r2, [r4, #0]
 800a422:	68d3      	ldr	r3, [r2, #12]
 800a424:	f043 0308 	orr.w	r3, r3, #8
 800a428:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a42a:	e77f      	b.n	800a32c <HAL_TIM_PWM_Start_IT+0x30>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a42c:	6822      	ldr	r2, [r4, #0]
 800a42e:	68d3      	ldr	r3, [r2, #12]
 800a430:	f043 0310 	orr.w	r3, r3, #16
 800a434:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a436:	e779      	b.n	800a32c <HAL_TIM_PWM_Start_IT+0x30>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a438:	689a      	ldr	r2, [r3, #8]
 800a43a:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a43e:	2a06      	cmp	r2, #6
 800a440:	d009      	beq.n	800a456 <HAL_TIM_PWM_Start_IT+0x15a>
        __HAL_TIM_ENABLE(htim);
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	f042 0201 	orr.w	r2, r2, #1
 800a448:	601a      	str	r2, [r3, #0]
 800a44a:	2000      	movs	r0, #0
}
 800a44c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800a44e:	2001      	movs	r0, #1
 800a450:	e7fc      	b.n	800a44c <HAL_TIM_PWM_Start_IT+0x150>
  switch (Channel)
 800a452:	2001      	movs	r0, #1
 800a454:	e7fa      	b.n	800a44c <HAL_TIM_PWM_Start_IT+0x150>
 800a456:	2000      	movs	r0, #0
 800a458:	e7f8      	b.n	800a44c <HAL_TIM_PWM_Start_IT+0x150>
 800a45a:	bf00      	nop
 800a45c:	40012c00 	.word	0x40012c00

0800a460 <HAL_TIM_PWM_Stop_IT>:
{
 800a460:	b538      	push	{r3, r4, r5, lr}
 800a462:	4605      	mov	r5, r0
 800a464:	460c      	mov	r4, r1
  switch (Channel)
 800a466:	290c      	cmp	r1, #12
 800a468:	d863      	bhi.n	800a532 <HAL_TIM_PWM_Stop_IT+0xd2>
 800a46a:	e8df f001 	tbb	[pc, r1]
 800a46e:	6207      	.short	0x6207
 800a470:	622e6262 	.word	0x622e6262
 800a474:	62346262 	.word	0x62346262
 800a478:	6262      	.short	0x6262
 800a47a:	3a          	.byte	0x3a
 800a47b:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a47c:	6802      	ldr	r2, [r0, #0]
 800a47e:	68d3      	ldr	r3, [r2, #12]
 800a480:	f023 0302 	bic.w	r3, r3, #2
 800a484:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a486:	2200      	movs	r2, #0
 800a488:	4621      	mov	r1, r4
 800a48a:	6828      	ldr	r0, [r5, #0]
 800a48c:	f7ff fac9 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a490:	682b      	ldr	r3, [r5, #0]
 800a492:	4a29      	ldr	r2, [pc, #164]	@ (800a538 <HAL_TIM_PWM_Stop_IT+0xd8>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d02a      	beq.n	800a4ee <HAL_TIM_PWM_Stop_IT+0x8e>
 800a498:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d026      	beq.n	800a4ee <HAL_TIM_PWM_Stop_IT+0x8e>
    __HAL_TIM_DISABLE(htim);
 800a4a0:	682b      	ldr	r3, [r5, #0]
 800a4a2:	6a19      	ldr	r1, [r3, #32]
 800a4a4:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a4a8:	4211      	tst	r1, r2
 800a4aa:	d108      	bne.n	800a4be <HAL_TIM_PWM_Stop_IT+0x5e>
 800a4ac:	6a19      	ldr	r1, [r3, #32]
 800a4ae:	f240 4244 	movw	r2, #1092	@ 0x444
 800a4b2:	4211      	tst	r1, r2
 800a4b4:	d103      	bne.n	800a4be <HAL_TIM_PWM_Stop_IT+0x5e>
 800a4b6:	681a      	ldr	r2, [r3, #0]
 800a4b8:	f022 0201 	bic.w	r2, r2, #1
 800a4bc:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a4be:	bb2c      	cbnz	r4, 800a50c <HAL_TIM_PWM_Stop_IT+0xac>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	e034      	b.n	800a534 <HAL_TIM_PWM_Stop_IT+0xd4>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a4ca:	6802      	ldr	r2, [r0, #0]
 800a4cc:	68d3      	ldr	r3, [r2, #12]
 800a4ce:	f023 0304 	bic.w	r3, r3, #4
 800a4d2:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a4d4:	e7d7      	b.n	800a486 <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a4d6:	6802      	ldr	r2, [r0, #0]
 800a4d8:	68d3      	ldr	r3, [r2, #12]
 800a4da:	f023 0308 	bic.w	r3, r3, #8
 800a4de:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a4e0:	e7d1      	b.n	800a486 <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a4e2:	6802      	ldr	r2, [r0, #0]
 800a4e4:	68d3      	ldr	r3, [r2, #12]
 800a4e6:	f023 0310 	bic.w	r3, r3, #16
 800a4ea:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a4ec:	e7cb      	b.n	800a486 <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_MOE_DISABLE(htim);
 800a4ee:	6a19      	ldr	r1, [r3, #32]
 800a4f0:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a4f4:	4211      	tst	r1, r2
 800a4f6:	d1d3      	bne.n	800a4a0 <HAL_TIM_PWM_Stop_IT+0x40>
 800a4f8:	6a19      	ldr	r1, [r3, #32]
 800a4fa:	f240 4244 	movw	r2, #1092	@ 0x444
 800a4fe:	4211      	tst	r1, r2
 800a500:	d1ce      	bne.n	800a4a0 <HAL_TIM_PWM_Stop_IT+0x40>
 800a502:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a504:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a508:	645a      	str	r2, [r3, #68]	@ 0x44
 800a50a:	e7c9      	b.n	800a4a0 <HAL_TIM_PWM_Stop_IT+0x40>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a50c:	2c04      	cmp	r4, #4
 800a50e:	d006      	beq.n	800a51e <HAL_TIM_PWM_Stop_IT+0xbe>
 800a510:	2c08      	cmp	r4, #8
 800a512:	d009      	beq.n	800a528 <HAL_TIM_PWM_Stop_IT+0xc8>
 800a514:	2301      	movs	r3, #1
 800a516:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
 800a51a:	2000      	movs	r0, #0
 800a51c:	e00a      	b.n	800a534 <HAL_TIM_PWM_Stop_IT+0xd4>
 800a51e:	2301      	movs	r3, #1
 800a520:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 800a524:	2000      	movs	r0, #0
 800a526:	e005      	b.n	800a534 <HAL_TIM_PWM_Stop_IT+0xd4>
 800a528:	2301      	movs	r3, #1
 800a52a:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 800a52e:	2000      	movs	r0, #0
 800a530:	e000      	b.n	800a534 <HAL_TIM_PWM_Stop_IT+0xd4>
  switch (Channel)
 800a532:	2001      	movs	r0, #1
}
 800a534:	bd38      	pop	{r3, r4, r5, pc}
 800a536:	bf00      	nop
 800a538:	40012c00 	.word	0x40012c00

0800a53c <HAL_TIM_PWM_Start_DMA>:
{
 800a53c:	b570      	push	{r4, r5, r6, lr}
 800a53e:	4604      	mov	r4, r0
 800a540:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a542:	460d      	mov	r5, r1
 800a544:	2900      	cmp	r1, #0
 800a546:	d16c      	bne.n	800a622 <HAL_TIM_PWM_Start_DMA+0xe6>
 800a548:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a54c:	b2c0      	uxtb	r0, r0
 800a54e:	2802      	cmp	r0, #2
 800a550:	bf14      	ite	ne
 800a552:	2000      	movne	r0, #0
 800a554:	2001      	moveq	r0, #1
 800a556:	2800      	cmp	r0, #0
 800a558:	f040 8117 	bne.w	800a78a <HAL_TIM_PWM_Start_DMA+0x24e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a55c:	2d00      	cmp	r5, #0
 800a55e:	d17c      	bne.n	800a65a <HAL_TIM_PWM_Start_DMA+0x11e>
 800a560:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 800a564:	b2d2      	uxtb	r2, r2
 800a566:	2a01      	cmp	r2, #1
 800a568:	bf14      	ite	ne
 800a56a:	2200      	movne	r2, #0
 800a56c:	2201      	moveq	r2, #1
 800a56e:	2a00      	cmp	r2, #0
 800a570:	f000 810d 	beq.w	800a78e <HAL_TIM_PWM_Start_DMA+0x252>
    if ((pData == NULL) || (Length == 0U))
 800a574:	2e00      	cmp	r6, #0
 800a576:	f000 810c 	beq.w	800a792 <HAL_TIM_PWM_Start_DMA+0x256>
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	f000 810b 	beq.w	800a796 <HAL_TIM_PWM_Start_DMA+0x25a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a580:	2d00      	cmp	r5, #0
 800a582:	f040 8086 	bne.w	800a692 <HAL_TIM_PWM_Start_DMA+0x156>
 800a586:	2202      	movs	r2, #2
 800a588:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a58c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a58e:	4989      	ldr	r1, [pc, #548]	@ (800a7b4 <HAL_TIM_PWM_Start_DMA+0x278>)
 800a590:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a592:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a594:	4988      	ldr	r1, [pc, #544]	@ (800a7b8 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a596:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a598:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a59a:	4988      	ldr	r1, [pc, #544]	@ (800a7bc <HAL_TIM_PWM_Start_DMA+0x280>)
 800a59c:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a59e:	6822      	ldr	r2, [r4, #0]
 800a5a0:	3234      	adds	r2, #52	@ 0x34
 800a5a2:	4631      	mov	r1, r6
 800a5a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800a5a6:	f7f9 fd9a 	bl	80040de <HAL_DMA_Start_IT>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	f040 80f7 	bne.w	800a79e <HAL_TIM_PWM_Start_DMA+0x262>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a5b0:	6822      	ldr	r2, [r4, #0]
 800a5b2:	68d3      	ldr	r3, [r2, #12]
 800a5b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a5b8:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	4629      	mov	r1, r5
 800a5be:	6820      	ldr	r0, [r4, #0]
 800a5c0:	f7ff fa2f 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	4a7e      	ldr	r2, [pc, #504]	@ (800a7c0 <HAL_TIM_PWM_Start_DMA+0x284>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d003      	beq.n	800a5d4 <HAL_TIM_PWM_Start_DMA+0x98>
 800a5cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d103      	bne.n	800a5dc <HAL_TIM_PWM_Start_DMA+0xa0>
      __HAL_TIM_MOE_ENABLE(htim);
 800a5d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a5da:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5dc:	6823      	ldr	r3, [r4, #0]
 800a5de:	4a78      	ldr	r2, [pc, #480]	@ (800a7c0 <HAL_TIM_PWM_Start_DMA+0x284>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	f000 80c7 	beq.w	800a774 <HAL_TIM_PWM_Start_DMA+0x238>
 800a5e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	f000 80c2 	beq.w	800a774 <HAL_TIM_PWM_Start_DMA+0x238>
 800a5f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5f4:	f000 80be 	beq.w	800a774 <HAL_TIM_PWM_Start_DMA+0x238>
 800a5f8:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	f000 80b9 	beq.w	800a774 <HAL_TIM_PWM_Start_DMA+0x238>
 800a602:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a606:	4293      	cmp	r3, r2
 800a608:	f000 80b4 	beq.w	800a774 <HAL_TIM_PWM_Start_DMA+0x238>
 800a60c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a610:	4293      	cmp	r3, r2
 800a612:	f000 80af 	beq.w	800a774 <HAL_TIM_PWM_Start_DMA+0x238>
      __HAL_TIM_ENABLE(htim);
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	f042 0201 	orr.w	r2, r2, #1
 800a61c:	601a      	str	r2, [r3, #0]
 800a61e:	2000      	movs	r0, #0
 800a620:	e0b6      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a622:	2904      	cmp	r1, #4
 800a624:	d009      	beq.n	800a63a <HAL_TIM_PWM_Start_DMA+0xfe>
 800a626:	2908      	cmp	r1, #8
 800a628:	d00f      	beq.n	800a64a <HAL_TIM_PWM_Start_DMA+0x10e>
 800a62a:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a62e:	b2c0      	uxtb	r0, r0
 800a630:	2802      	cmp	r0, #2
 800a632:	bf14      	ite	ne
 800a634:	2000      	movne	r0, #0
 800a636:	2001      	moveq	r0, #1
 800a638:	e78d      	b.n	800a556 <HAL_TIM_PWM_Start_DMA+0x1a>
 800a63a:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a63e:	b2c0      	uxtb	r0, r0
 800a640:	2802      	cmp	r0, #2
 800a642:	bf14      	ite	ne
 800a644:	2000      	movne	r0, #0
 800a646:	2001      	moveq	r0, #1
 800a648:	e785      	b.n	800a556 <HAL_TIM_PWM_Start_DMA+0x1a>
 800a64a:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a64e:	b2c0      	uxtb	r0, r0
 800a650:	2802      	cmp	r0, #2
 800a652:	bf14      	ite	ne
 800a654:	2000      	movne	r0, #0
 800a656:	2001      	moveq	r0, #1
 800a658:	e77d      	b.n	800a556 <HAL_TIM_PWM_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a65a:	2d04      	cmp	r5, #4
 800a65c:	d009      	beq.n	800a672 <HAL_TIM_PWM_Start_DMA+0x136>
 800a65e:	2d08      	cmp	r5, #8
 800a660:	d00f      	beq.n	800a682 <HAL_TIM_PWM_Start_DMA+0x146>
 800a662:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 800a666:	b2d2      	uxtb	r2, r2
 800a668:	2a01      	cmp	r2, #1
 800a66a:	bf14      	ite	ne
 800a66c:	2200      	movne	r2, #0
 800a66e:	2201      	moveq	r2, #1
 800a670:	e77d      	b.n	800a56e <HAL_TIM_PWM_Start_DMA+0x32>
 800a672:	f894 203f 	ldrb.w	r2, [r4, #63]	@ 0x3f
 800a676:	b2d2      	uxtb	r2, r2
 800a678:	2a01      	cmp	r2, #1
 800a67a:	bf14      	ite	ne
 800a67c:	2200      	movne	r2, #0
 800a67e:	2201      	moveq	r2, #1
 800a680:	e775      	b.n	800a56e <HAL_TIM_PWM_Start_DMA+0x32>
 800a682:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 800a686:	b2d2      	uxtb	r2, r2
 800a688:	2a01      	cmp	r2, #1
 800a68a:	bf14      	ite	ne
 800a68c:	2200      	movne	r2, #0
 800a68e:	2201      	moveq	r2, #1
 800a690:	e76d      	b.n	800a56e <HAL_TIM_PWM_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a692:	2d04      	cmp	r5, #4
 800a694:	d024      	beq.n	800a6e0 <HAL_TIM_PWM_Start_DMA+0x1a4>
 800a696:	2d08      	cmp	r5, #8
 800a698:	d03c      	beq.n	800a714 <HAL_TIM_PWM_Start_DMA+0x1d8>
 800a69a:	2202      	movs	r2, #2
 800a69c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 800a6a0:	2d0c      	cmp	r5, #12
 800a6a2:	d87a      	bhi.n	800a79a <HAL_TIM_PWM_Start_DMA+0x25e>
 800a6a4:	a201      	add	r2, pc, #4	@ (adr r2, 800a6ac <HAL_TIM_PWM_Start_DMA+0x170>)
 800a6a6:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800a6aa:	bf00      	nop
 800a6ac:	0800a58d 	.word	0x0800a58d
 800a6b0:	0800a79b 	.word	0x0800a79b
 800a6b4:	0800a79b 	.word	0x0800a79b
 800a6b8:	0800a79b 	.word	0x0800a79b
 800a6bc:	0800a6e7 	.word	0x0800a6e7
 800a6c0:	0800a79b 	.word	0x0800a79b
 800a6c4:	0800a79b 	.word	0x0800a79b
 800a6c8:	0800a79b 	.word	0x0800a79b
 800a6cc:	0800a71b 	.word	0x0800a71b
 800a6d0:	0800a79b 	.word	0x0800a79b
 800a6d4:	0800a79b 	.word	0x0800a79b
 800a6d8:	0800a79b 	.word	0x0800a79b
 800a6dc:	0800a749 	.word	0x0800a749
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6e0:	2202      	movs	r2, #2
 800a6e2:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a6e6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a6e8:	4932      	ldr	r1, [pc, #200]	@ (800a7b4 <HAL_TIM_PWM_Start_DMA+0x278>)
 800a6ea:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a6ec:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a6ee:	4932      	ldr	r1, [pc, #200]	@ (800a7b8 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a6f0:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a6f2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a6f4:	4931      	ldr	r1, [pc, #196]	@ (800a7bc <HAL_TIM_PWM_Start_DMA+0x280>)
 800a6f6:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a6f8:	6822      	ldr	r2, [r4, #0]
 800a6fa:	3238      	adds	r2, #56	@ 0x38
 800a6fc:	4631      	mov	r1, r6
 800a6fe:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800a700:	f7f9 fced 	bl	80040de <HAL_DMA_Start_IT>
 800a704:	2800      	cmp	r0, #0
 800a706:	d14c      	bne.n	800a7a2 <HAL_TIM_PWM_Start_DMA+0x266>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a708:	6822      	ldr	r2, [r4, #0]
 800a70a:	68d3      	ldr	r3, [r2, #12]
 800a70c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a710:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a712:	e752      	b.n	800a5ba <HAL_TIM_PWM_Start_DMA+0x7e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a714:	2202      	movs	r2, #2
 800a716:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a71a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a71c:	4925      	ldr	r1, [pc, #148]	@ (800a7b4 <HAL_TIM_PWM_Start_DMA+0x278>)
 800a71e:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a720:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a722:	4925      	ldr	r1, [pc, #148]	@ (800a7b8 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a724:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a726:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a728:	4924      	ldr	r1, [pc, #144]	@ (800a7bc <HAL_TIM_PWM_Start_DMA+0x280>)
 800a72a:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a72c:	6822      	ldr	r2, [r4, #0]
 800a72e:	323c      	adds	r2, #60	@ 0x3c
 800a730:	4631      	mov	r1, r6
 800a732:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800a734:	f7f9 fcd3 	bl	80040de <HAL_DMA_Start_IT>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d134      	bne.n	800a7a6 <HAL_TIM_PWM_Start_DMA+0x26a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a73c:	6822      	ldr	r2, [r4, #0]
 800a73e:	68d3      	ldr	r3, [r2, #12]
 800a740:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a744:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a746:	e738      	b.n	800a5ba <HAL_TIM_PWM_Start_DMA+0x7e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a748:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a74a:	491a      	ldr	r1, [pc, #104]	@ (800a7b4 <HAL_TIM_PWM_Start_DMA+0x278>)
 800a74c:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a74e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a750:	4919      	ldr	r1, [pc, #100]	@ (800a7b8 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a752:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a754:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a756:	4919      	ldr	r1, [pc, #100]	@ (800a7bc <HAL_TIM_PWM_Start_DMA+0x280>)
 800a758:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a75a:	6822      	ldr	r2, [r4, #0]
 800a75c:	3240      	adds	r2, #64	@ 0x40
 800a75e:	4631      	mov	r1, r6
 800a760:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a762:	f7f9 fcbc 	bl	80040de <HAL_DMA_Start_IT>
 800a766:	bb00      	cbnz	r0, 800a7aa <HAL_TIM_PWM_Start_DMA+0x26e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a768:	6822      	ldr	r2, [r4, #0]
 800a76a:	68d3      	ldr	r3, [r2, #12]
 800a76c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a770:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a772:	e722      	b.n	800a5ba <HAL_TIM_PWM_Start_DMA+0x7e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a774:	689a      	ldr	r2, [r3, #8]
 800a776:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a77a:	2a06      	cmp	r2, #6
 800a77c:	d017      	beq.n	800a7ae <HAL_TIM_PWM_Start_DMA+0x272>
        __HAL_TIM_ENABLE(htim);
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	f042 0201 	orr.w	r2, r2, #1
 800a784:	601a      	str	r2, [r3, #0]
 800a786:	2000      	movs	r0, #0
 800a788:	e002      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
    return HAL_BUSY;
 800a78a:	2002      	movs	r0, #2
 800a78c:	e000      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
    return HAL_ERROR;
 800a78e:	2001      	movs	r0, #1
}
 800a790:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a792:	2001      	movs	r0, #1
 800a794:	e7fc      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
 800a796:	2001      	movs	r0, #1
 800a798:	e7fa      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
  switch (Channel)
 800a79a:	2001      	movs	r0, #1
 800a79c:	e7f8      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a79e:	2001      	movs	r0, #1
 800a7a0:	e7f6      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a7a2:	2001      	movs	r0, #1
 800a7a4:	e7f4      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a7a6:	2001      	movs	r0, #1
 800a7a8:	e7f2      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a7aa:	2001      	movs	r0, #1
 800a7ac:	e7f0      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
 800a7ae:	2000      	movs	r0, #0
 800a7b0:	e7ee      	b.n	800a790 <HAL_TIM_PWM_Start_DMA+0x254>
 800a7b2:	bf00      	nop
 800a7b4:	08008cd5 	.word	0x08008cd5
 800a7b8:	08008d47 	.word	0x08008d47
 800a7bc:	08008f09 	.word	0x08008f09
 800a7c0:	40012c00 	.word	0x40012c00

0800a7c4 <HAL_TIM_PWM_Stop_DMA>:
{
 800a7c4:	b538      	push	{r3, r4, r5, lr}
 800a7c6:	4604      	mov	r4, r0
 800a7c8:	460d      	mov	r5, r1
  switch (Channel)
 800a7ca:	290c      	cmp	r1, #12
 800a7cc:	d870      	bhi.n	800a8b0 <HAL_TIM_PWM_Stop_DMA+0xec>
 800a7ce:	e8df f001 	tbb	[pc, r1]
 800a7d2:	6f07      	.short	0x6f07
 800a7d4:	6f326f6f 	.word	0x6f326f6f
 800a7d8:	6f3b6f6f 	.word	0x6f3b6f6f
 800a7dc:	6f6f      	.short	0x6f6f
 800a7de:	44          	.byte	0x44
 800a7df:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a7e0:	6802      	ldr	r2, [r0, #0]
 800a7e2:	68d3      	ldr	r3, [r2, #12]
 800a7e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a7e8:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a7ea:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a7ec:	f7f9 fcd6 	bl	800419c <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	4629      	mov	r1, r5
 800a7f4:	6820      	ldr	r0, [r4, #0]
 800a7f6:	f7ff f914 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a7fa:	6823      	ldr	r3, [r4, #0]
 800a7fc:	4a2d      	ldr	r2, [pc, #180]	@ (800a8b4 <HAL_TIM_PWM_Stop_DMA+0xf0>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d034      	beq.n	800a86c <HAL_TIM_PWM_Stop_DMA+0xa8>
 800a802:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a806:	4293      	cmp	r3, r2
 800a808:	d030      	beq.n	800a86c <HAL_TIM_PWM_Stop_DMA+0xa8>
    __HAL_TIM_DISABLE(htim);
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	6a19      	ldr	r1, [r3, #32]
 800a80e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a812:	4211      	tst	r1, r2
 800a814:	d108      	bne.n	800a828 <HAL_TIM_PWM_Stop_DMA+0x64>
 800a816:	6a19      	ldr	r1, [r3, #32]
 800a818:	f240 4244 	movw	r2, #1092	@ 0x444
 800a81c:	4211      	tst	r1, r2
 800a81e:	d103      	bne.n	800a828 <HAL_TIM_PWM_Stop_DMA+0x64>
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	f022 0201 	bic.w	r2, r2, #1
 800a826:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a828:	2d00      	cmp	r5, #0
 800a82a:	d12e      	bne.n	800a88a <HAL_TIM_PWM_Stop_DMA+0xc6>
 800a82c:	2301      	movs	r3, #1
 800a82e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800a832:	2000      	movs	r0, #0
 800a834:	e03d      	b.n	800a8b2 <HAL_TIM_PWM_Stop_DMA+0xee>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a836:	6802      	ldr	r2, [r0, #0]
 800a838:	68d3      	ldr	r3, [r2, #12]
 800a83a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a83e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a840:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a842:	f7f9 fcab 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a846:	e7d3      	b.n	800a7f0 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a848:	6802      	ldr	r2, [r0, #0]
 800a84a:	68d3      	ldr	r3, [r2, #12]
 800a84c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a850:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a852:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800a854:	f7f9 fca2 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a858:	e7ca      	b.n	800a7f0 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a85a:	6802      	ldr	r2, [r0, #0]
 800a85c:	68d3      	ldr	r3, [r2, #12]
 800a85e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a862:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a864:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800a866:	f7f9 fc99 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a86a:	e7c1      	b.n	800a7f0 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_MOE_DISABLE(htim);
 800a86c:	6a19      	ldr	r1, [r3, #32]
 800a86e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a872:	4211      	tst	r1, r2
 800a874:	d1c9      	bne.n	800a80a <HAL_TIM_PWM_Stop_DMA+0x46>
 800a876:	6a19      	ldr	r1, [r3, #32]
 800a878:	f240 4244 	movw	r2, #1092	@ 0x444
 800a87c:	4211      	tst	r1, r2
 800a87e:	d1c4      	bne.n	800a80a <HAL_TIM_PWM_Stop_DMA+0x46>
 800a880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a882:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a886:	645a      	str	r2, [r3, #68]	@ 0x44
 800a888:	e7bf      	b.n	800a80a <HAL_TIM_PWM_Stop_DMA+0x46>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a88a:	2d04      	cmp	r5, #4
 800a88c:	d006      	beq.n	800a89c <HAL_TIM_PWM_Stop_DMA+0xd8>
 800a88e:	2d08      	cmp	r5, #8
 800a890:	d009      	beq.n	800a8a6 <HAL_TIM_PWM_Stop_DMA+0xe2>
 800a892:	2301      	movs	r3, #1
 800a894:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800a898:	2000      	movs	r0, #0
 800a89a:	e00a      	b.n	800a8b2 <HAL_TIM_PWM_Stop_DMA+0xee>
 800a89c:	2301      	movs	r3, #1
 800a89e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800a8a2:	2000      	movs	r0, #0
 800a8a4:	e005      	b.n	800a8b2 <HAL_TIM_PWM_Stop_DMA+0xee>
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	e000      	b.n	800a8b2 <HAL_TIM_PWM_Stop_DMA+0xee>
  switch (Channel)
 800a8b0:	2001      	movs	r0, #1
}
 800a8b2:	bd38      	pop	{r3, r4, r5, pc}
 800a8b4:	40012c00 	.word	0x40012c00

0800a8b8 <HAL_TIM_IC_Start>:
{
 800a8b8:	b510      	push	{r4, lr}
 800a8ba:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a8bc:	460b      	mov	r3, r1
 800a8be:	bb91      	cbnz	r1, 800a926 <HAL_TIM_IC_Start+0x6e>
 800a8c0:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a8c4:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a8c6:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800a8ca:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a8cc:	2801      	cmp	r0, #1
 800a8ce:	d173      	bne.n	800a9b8 <HAL_TIM_IC_Start+0x100>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a8d0:	2a01      	cmp	r2, #1
 800a8d2:	d172      	bne.n	800a9ba <HAL_TIM_IC_Start+0x102>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d145      	bne.n	800a964 <HAL_TIM_IC_Start+0xac>
 800a8d8:	2202      	movs	r2, #2
 800a8da:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8de:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	6820      	ldr	r0, [r4, #0]
 800a8e8:	f7ff f89b 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a8ec:	6823      	ldr	r3, [r4, #0]
 800a8ee:	4a34      	ldr	r2, [pc, #208]	@ (800a9c0 <HAL_TIM_IC_Start+0x108>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d056      	beq.n	800a9a2 <HAL_TIM_IC_Start+0xea>
 800a8f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d052      	beq.n	800a9a2 <HAL_TIM_IC_Start+0xea>
 800a8fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a900:	d04f      	beq.n	800a9a2 <HAL_TIM_IC_Start+0xea>
 800a902:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a906:	4293      	cmp	r3, r2
 800a908:	d04b      	beq.n	800a9a2 <HAL_TIM_IC_Start+0xea>
 800a90a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a90e:	4293      	cmp	r3, r2
 800a910:	d047      	beq.n	800a9a2 <HAL_TIM_IC_Start+0xea>
 800a912:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a916:	4293      	cmp	r3, r2
 800a918:	d043      	beq.n	800a9a2 <HAL_TIM_IC_Start+0xea>
    __HAL_TIM_ENABLE(htim);
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	f042 0201 	orr.w	r2, r2, #1
 800a920:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a922:	2000      	movs	r0, #0
 800a924:	e049      	b.n	800a9ba <HAL_TIM_IC_Start+0x102>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a926:	2904      	cmp	r1, #4
 800a928:	d00c      	beq.n	800a944 <HAL_TIM_IC_Start+0x8c>
 800a92a:	2908      	cmp	r1, #8
 800a92c:	d00e      	beq.n	800a94c <HAL_TIM_IC_Start+0x94>
 800a92e:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a932:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a934:	2b04      	cmp	r3, #4
 800a936:	d00d      	beq.n	800a954 <HAL_TIM_IC_Start+0x9c>
 800a938:	2b08      	cmp	r3, #8
 800a93a:	d00f      	beq.n	800a95c <HAL_TIM_IC_Start+0xa4>
 800a93c:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800a940:	b2d2      	uxtb	r2, r2
 800a942:	e7c3      	b.n	800a8cc <HAL_TIM_IC_Start+0x14>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a944:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a948:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a94a:	e7f3      	b.n	800a934 <HAL_TIM_IC_Start+0x7c>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a94c:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a950:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a952:	e7ef      	b.n	800a934 <HAL_TIM_IC_Start+0x7c>
 800a954:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800a958:	b2d2      	uxtb	r2, r2
 800a95a:	e7b7      	b.n	800a8cc <HAL_TIM_IC_Start+0x14>
 800a95c:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800a960:	b2d2      	uxtb	r2, r2
 800a962:	e7b3      	b.n	800a8cc <HAL_TIM_IC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a964:	2b04      	cmp	r3, #4
 800a966:	d00c      	beq.n	800a982 <HAL_TIM_IC_Start+0xca>
 800a968:	2b08      	cmp	r3, #8
 800a96a:	d00e      	beq.n	800a98a <HAL_TIM_IC_Start+0xd2>
 800a96c:	2202      	movs	r2, #2
 800a96e:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a972:	2b04      	cmp	r3, #4
 800a974:	d00d      	beq.n	800a992 <HAL_TIM_IC_Start+0xda>
 800a976:	2b08      	cmp	r3, #8
 800a978:	d00f      	beq.n	800a99a <HAL_TIM_IC_Start+0xe2>
 800a97a:	2202      	movs	r2, #2
 800a97c:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 800a980:	e7af      	b.n	800a8e2 <HAL_TIM_IC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a982:	2202      	movs	r2, #2
 800a984:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a988:	e7f3      	b.n	800a972 <HAL_TIM_IC_Start+0xba>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a98a:	2202      	movs	r2, #2
 800a98c:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a990:	e7ef      	b.n	800a972 <HAL_TIM_IC_Start+0xba>
 800a992:	2202      	movs	r2, #2
 800a994:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
 800a998:	e7a3      	b.n	800a8e2 <HAL_TIM_IC_Start+0x2a>
 800a99a:	2202      	movs	r2, #2
 800a99c:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 800a9a0:	e79f      	b.n	800a8e2 <HAL_TIM_IC_Start+0x2a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a9a2:	689a      	ldr	r2, [r3, #8]
 800a9a4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9a8:	2a06      	cmp	r2, #6
 800a9aa:	d007      	beq.n	800a9bc <HAL_TIM_IC_Start+0x104>
      __HAL_TIM_ENABLE(htim);
 800a9ac:	681a      	ldr	r2, [r3, #0]
 800a9ae:	f042 0201 	orr.w	r2, r2, #1
 800a9b2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	e000      	b.n	800a9ba <HAL_TIM_IC_Start+0x102>
    return HAL_ERROR;
 800a9b8:	2001      	movs	r0, #1
}
 800a9ba:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800a9bc:	2000      	movs	r0, #0
 800a9be:	e7fc      	b.n	800a9ba <HAL_TIM_IC_Start+0x102>
 800a9c0:	40012c00 	.word	0x40012c00

0800a9c4 <HAL_TIM_IC_Stop>:
{
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	6800      	ldr	r0, [r0, #0]
 800a9ce:	f7ff f828 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800a9d2:	6823      	ldr	r3, [r4, #0]
 800a9d4:	6a19      	ldr	r1, [r3, #32]
 800a9d6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a9da:	4211      	tst	r1, r2
 800a9dc:	d108      	bne.n	800a9f0 <HAL_TIM_IC_Stop+0x2c>
 800a9de:	6a19      	ldr	r1, [r3, #32]
 800a9e0:	f240 4244 	movw	r2, #1092	@ 0x444
 800a9e4:	4211      	tst	r1, r2
 800a9e6:	d103      	bne.n	800a9f0 <HAL_TIM_IC_Stop+0x2c>
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	f022 0201 	bic.w	r2, r2, #1
 800a9ee:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9f0:	b935      	cbnz	r5, 800aa00 <HAL_TIM_IC_Stop+0x3c>
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800a9fc:	2000      	movs	r0, #0
 800a9fe:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aa00:	2d04      	cmp	r5, #4
 800aa02:	d00c      	beq.n	800aa1e <HAL_TIM_IC_Stop+0x5a>
 800aa04:	2d08      	cmp	r5, #8
 800aa06:	d00e      	beq.n	800aa26 <HAL_TIM_IC_Stop+0x62>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aa0e:	2d04      	cmp	r5, #4
 800aa10:	d00d      	beq.n	800aa2e <HAL_TIM_IC_Stop+0x6a>
 800aa12:	2d08      	cmp	r5, #8
 800aa14:	d00f      	beq.n	800aa36 <HAL_TIM_IC_Stop+0x72>
 800aa16:	2301      	movs	r3, #1
 800aa18:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800aa1c:	e7ee      	b.n	800a9fc <HAL_TIM_IC_Stop+0x38>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aa1e:	2301      	movs	r3, #1
 800aa20:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aa24:	e7f3      	b.n	800aa0e <HAL_TIM_IC_Stop+0x4a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aa26:	2301      	movs	r3, #1
 800aa28:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aa2c:	e7ef      	b.n	800aa0e <HAL_TIM_IC_Stop+0x4a>
 800aa2e:	2301      	movs	r3, #1
 800aa30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa34:	e7e2      	b.n	800a9fc <HAL_TIM_IC_Stop+0x38>
 800aa36:	2301      	movs	r3, #1
 800aa38:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800aa3c:	e7de      	b.n	800a9fc <HAL_TIM_IC_Stop+0x38>
	...

0800aa40 <HAL_TIM_IC_Start_IT>:
{
 800aa40:	b510      	push	{r4, lr}
 800aa42:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800aa44:	460b      	mov	r3, r1
 800aa46:	2900      	cmp	r1, #0
 800aa48:	d13b      	bne.n	800aac2 <HAL_TIM_IC_Start_IT+0x82>
 800aa4a:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800aa4e:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800aa50:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800aa54:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa56:	2801      	cmp	r0, #1
 800aa58:	f040 80ab 	bne.w	800abb2 <HAL_TIM_IC_Start_IT+0x172>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800aa5c:	2a01      	cmp	r2, #1
 800aa5e:	f040 80a9 	bne.w	800abb4 <HAL_TIM_IC_Start_IT+0x174>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d14c      	bne.n	800ab00 <HAL_TIM_IC_Start_IT+0xc0>
 800aa66:	2202      	movs	r2, #2
 800aa68:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa6c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800aa70:	6821      	ldr	r1, [r4, #0]
 800aa72:	68ca      	ldr	r2, [r1, #12]
 800aa74:	f042 0202 	orr.w	r2, r2, #2
 800aa78:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	6820      	ldr	r0, [r4, #0]
 800aa80:	f7fe ffcf 	bl	8009a22 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa84:	6823      	ldr	r3, [r4, #0]
 800aa86:	4a4e      	ldr	r2, [pc, #312]	@ (800abc0 <HAL_TIM_IC_Start_IT+0x180>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	f000 8087 	beq.w	800ab9c <HAL_TIM_IC_Start_IT+0x15c>
 800aa8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa92:	4293      	cmp	r3, r2
 800aa94:	f000 8082 	beq.w	800ab9c <HAL_TIM_IC_Start_IT+0x15c>
 800aa98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa9c:	d07e      	beq.n	800ab9c <HAL_TIM_IC_Start_IT+0x15c>
 800aa9e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d07a      	beq.n	800ab9c <HAL_TIM_IC_Start_IT+0x15c>
 800aaa6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d076      	beq.n	800ab9c <HAL_TIM_IC_Start_IT+0x15c>
 800aaae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d072      	beq.n	800ab9c <HAL_TIM_IC_Start_IT+0x15c>
      __HAL_TIM_ENABLE(htim);
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	f042 0201 	orr.w	r2, r2, #1
 800aabc:	601a      	str	r2, [r3, #0]
 800aabe:	2000      	movs	r0, #0
 800aac0:	e078      	b.n	800abb4 <HAL_TIM_IC_Start_IT+0x174>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800aac2:	2904      	cmp	r1, #4
 800aac4:	d00c      	beq.n	800aae0 <HAL_TIM_IC_Start_IT+0xa0>
 800aac6:	2908      	cmp	r1, #8
 800aac8:	d00e      	beq.n	800aae8 <HAL_TIM_IC_Start_IT+0xa8>
 800aaca:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800aace:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800aad0:	2b04      	cmp	r3, #4
 800aad2:	d00d      	beq.n	800aaf0 <HAL_TIM_IC_Start_IT+0xb0>
 800aad4:	2b08      	cmp	r3, #8
 800aad6:	d00f      	beq.n	800aaf8 <HAL_TIM_IC_Start_IT+0xb8>
 800aad8:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800aadc:	b2d2      	uxtb	r2, r2
 800aade:	e7ba      	b.n	800aa56 <HAL_TIM_IC_Start_IT+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800aae0:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800aae4:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800aae6:	e7f3      	b.n	800aad0 <HAL_TIM_IC_Start_IT+0x90>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800aae8:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800aaec:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800aaee:	e7ef      	b.n	800aad0 <HAL_TIM_IC_Start_IT+0x90>
 800aaf0:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800aaf4:	b2d2      	uxtb	r2, r2
 800aaf6:	e7ae      	b.n	800aa56 <HAL_TIM_IC_Start_IT+0x16>
 800aaf8:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800aafc:	b2d2      	uxtb	r2, r2
 800aafe:	e7aa      	b.n	800aa56 <HAL_TIM_IC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab00:	2b04      	cmp	r3, #4
 800ab02:	d02b      	beq.n	800ab5c <HAL_TIM_IC_Start_IT+0x11c>
 800ab04:	2b08      	cmp	r3, #8
 800ab06:	d02d      	beq.n	800ab64 <HAL_TIM_IC_Start_IT+0x124>
 800ab08:	2102      	movs	r1, #2
 800ab0a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab0e:	2b04      	cmp	r3, #4
 800ab10:	d02c      	beq.n	800ab6c <HAL_TIM_IC_Start_IT+0x12c>
 800ab12:	2b08      	cmp	r3, #8
 800ab14:	d033      	beq.n	800ab7e <HAL_TIM_IC_Start_IT+0x13e>
 800ab16:	2102      	movs	r1, #2
 800ab18:	f884 1045 	strb.w	r1, [r4, #69]	@ 0x45
  switch (Channel)
 800ab1c:	2b0c      	cmp	r3, #12
 800ab1e:	d84a      	bhi.n	800abb6 <HAL_TIM_IC_Start_IT+0x176>
 800ab20:	a101      	add	r1, pc, #4	@ (adr r1, 800ab28 <HAL_TIM_IC_Start_IT+0xe8>)
 800ab22:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab26:	bf00      	nop
 800ab28:	0800aa71 	.word	0x0800aa71
 800ab2c:	0800abb7 	.word	0x0800abb7
 800ab30:	0800abb7 	.word	0x0800abb7
 800ab34:	0800abb7 	.word	0x0800abb7
 800ab38:	0800ab73 	.word	0x0800ab73
 800ab3c:	0800abb7 	.word	0x0800abb7
 800ab40:	0800abb7 	.word	0x0800abb7
 800ab44:	0800abb7 	.word	0x0800abb7
 800ab48:	0800ab85 	.word	0x0800ab85
 800ab4c:	0800abb7 	.word	0x0800abb7
 800ab50:	0800abb7 	.word	0x0800abb7
 800ab54:	0800abb7 	.word	0x0800abb7
 800ab58:	0800ab91 	.word	0x0800ab91
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab5c:	2102      	movs	r1, #2
 800ab5e:	f884 103f 	strb.w	r1, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab62:	e7d4      	b.n	800ab0e <HAL_TIM_IC_Start_IT+0xce>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab64:	2102      	movs	r1, #2
 800ab66:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab6a:	e7d0      	b.n	800ab0e <HAL_TIM_IC_Start_IT+0xce>
 800ab6c:	2202      	movs	r2, #2
 800ab6e:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ab72:	6821      	ldr	r1, [r4, #0]
 800ab74:	68ca      	ldr	r2, [r1, #12]
 800ab76:	f042 0204 	orr.w	r2, r2, #4
 800ab7a:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800ab7c:	e77d      	b.n	800aa7a <HAL_TIM_IC_Start_IT+0x3a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab7e:	2202      	movs	r2, #2
 800ab80:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ab84:	6821      	ldr	r1, [r4, #0]
 800ab86:	68ca      	ldr	r2, [r1, #12]
 800ab88:	f042 0208 	orr.w	r2, r2, #8
 800ab8c:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800ab8e:	e774      	b.n	800aa7a <HAL_TIM_IC_Start_IT+0x3a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ab90:	6821      	ldr	r1, [r4, #0]
 800ab92:	68ca      	ldr	r2, [r1, #12]
 800ab94:	f042 0210 	orr.w	r2, r2, #16
 800ab98:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800ab9a:	e76e      	b.n	800aa7a <HAL_TIM_IC_Start_IT+0x3a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab9c:	689a      	ldr	r2, [r3, #8]
 800ab9e:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aba2:	2a06      	cmp	r2, #6
 800aba4:	d009      	beq.n	800abba <HAL_TIM_IC_Start_IT+0x17a>
        __HAL_TIM_ENABLE(htim);
 800aba6:	681a      	ldr	r2, [r3, #0]
 800aba8:	f042 0201 	orr.w	r2, r2, #1
 800abac:	601a      	str	r2, [r3, #0]
 800abae:	2000      	movs	r0, #0
 800abb0:	e000      	b.n	800abb4 <HAL_TIM_IC_Start_IT+0x174>
    return HAL_ERROR;
 800abb2:	2001      	movs	r0, #1
}
 800abb4:	bd10      	pop	{r4, pc}
  switch (Channel)
 800abb6:	4610      	mov	r0, r2
 800abb8:	e7fc      	b.n	800abb4 <HAL_TIM_IC_Start_IT+0x174>
 800abba:	2000      	movs	r0, #0
 800abbc:	e7fa      	b.n	800abb4 <HAL_TIM_IC_Start_IT+0x174>
 800abbe:	bf00      	nop
 800abc0:	40012c00 	.word	0x40012c00

0800abc4 <HAL_TIM_IC_Stop_IT>:
{
 800abc4:	b538      	push	{r3, r4, r5, lr}
 800abc6:	4605      	mov	r5, r0
 800abc8:	460c      	mov	r4, r1
  switch (Channel)
 800abca:	290c      	cmp	r1, #12
 800abcc:	d85d      	bhi.n	800ac8a <HAL_TIM_IC_Stop_IT+0xc6>
 800abce:	e8df f001 	tbb	[pc, r1]
 800abd2:	5c07      	.short	0x5c07
 800abd4:	5c285c5c 	.word	0x5c285c5c
 800abd8:	5c2e5c5c 	.word	0x5c2e5c5c
 800abdc:	5c5c      	.short	0x5c5c
 800abde:	34          	.byte	0x34
 800abdf:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800abe0:	6802      	ldr	r2, [r0, #0]
 800abe2:	68d3      	ldr	r3, [r2, #12]
 800abe4:	f023 0302 	bic.w	r3, r3, #2
 800abe8:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800abea:	2200      	movs	r2, #0
 800abec:	4621      	mov	r1, r4
 800abee:	6828      	ldr	r0, [r5, #0]
 800abf0:	f7fe ff17 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE(htim);
 800abf4:	682b      	ldr	r3, [r5, #0]
 800abf6:	6a19      	ldr	r1, [r3, #32]
 800abf8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800abfc:	4211      	tst	r1, r2
 800abfe:	d108      	bne.n	800ac12 <HAL_TIM_IC_Stop_IT+0x4e>
 800ac00:	6a19      	ldr	r1, [r3, #32]
 800ac02:	f240 4244 	movw	r2, #1092	@ 0x444
 800ac06:	4211      	tst	r1, r2
 800ac08:	d103      	bne.n	800ac12 <HAL_TIM_IC_Stop_IT+0x4e>
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	f022 0201 	bic.w	r2, r2, #1
 800ac10:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac12:	b9c4      	cbnz	r4, 800ac46 <HAL_TIM_IC_Stop_IT+0x82>
 800ac14:	2301      	movs	r3, #1
 800ac16:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac1a:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
 800ac1e:	2000      	movs	r0, #0
 800ac20:	e034      	b.n	800ac8c <HAL_TIM_IC_Stop_IT+0xc8>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ac22:	6802      	ldr	r2, [r0, #0]
 800ac24:	68d3      	ldr	r3, [r2, #12]
 800ac26:	f023 0304 	bic.w	r3, r3, #4
 800ac2a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800ac2c:	e7dd      	b.n	800abea <HAL_TIM_IC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800ac2e:	6802      	ldr	r2, [r0, #0]
 800ac30:	68d3      	ldr	r3, [r2, #12]
 800ac32:	f023 0308 	bic.w	r3, r3, #8
 800ac36:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800ac38:	e7d7      	b.n	800abea <HAL_TIM_IC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800ac3a:	6802      	ldr	r2, [r0, #0]
 800ac3c:	68d3      	ldr	r3, [r2, #12]
 800ac3e:	f023 0310 	bic.w	r3, r3, #16
 800ac42:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800ac44:	e7d1      	b.n	800abea <HAL_TIM_IC_Stop_IT+0x26>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac46:	2c04      	cmp	r4, #4
 800ac48:	d00d      	beq.n	800ac66 <HAL_TIM_IC_Stop_IT+0xa2>
 800ac4a:	2c08      	cmp	r4, #8
 800ac4c:	d00f      	beq.n	800ac6e <HAL_TIM_IC_Stop_IT+0xaa>
 800ac4e:	2301      	movs	r3, #1
 800ac50:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac54:	2c04      	cmp	r4, #4
 800ac56:	d00e      	beq.n	800ac76 <HAL_TIM_IC_Stop_IT+0xb2>
 800ac58:	2c08      	cmp	r4, #8
 800ac5a:	d011      	beq.n	800ac80 <HAL_TIM_IC_Stop_IT+0xbc>
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
 800ac62:	2000      	movs	r0, #0
 800ac64:	e012      	b.n	800ac8c <HAL_TIM_IC_Stop_IT+0xc8>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac66:	2301      	movs	r3, #1
 800ac68:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac6c:	e7f2      	b.n	800ac54 <HAL_TIM_IC_Stop_IT+0x90>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac6e:	2301      	movs	r3, #1
 800ac70:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ac74:	e7ee      	b.n	800ac54 <HAL_TIM_IC_Stop_IT+0x90>
 800ac76:	2301      	movs	r3, #1
 800ac78:	f885 3043 	strb.w	r3, [r5, #67]	@ 0x43
 800ac7c:	2000      	movs	r0, #0
 800ac7e:	e005      	b.n	800ac8c <HAL_TIM_IC_Stop_IT+0xc8>
 800ac80:	2301      	movs	r3, #1
 800ac82:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
 800ac86:	2000      	movs	r0, #0
 800ac88:	e000      	b.n	800ac8c <HAL_TIM_IC_Stop_IT+0xc8>
  switch (Channel)
 800ac8a:	2001      	movs	r0, #1
}
 800ac8c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ac90 <HAL_TIM_IC_Start_DMA>:
{
 800ac90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac94:	4604      	mov	r4, r0
 800ac96:	4615      	mov	r5, r2
 800ac98:	461f      	mov	r7, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ac9a:	460e      	mov	r6, r1
 800ac9c:	bb89      	cbnz	r1, 800ad02 <HAL_TIM_IC_Start_DMA+0x72>
 800ac9e:	f890 103e 	ldrb.w	r1, [r0, #62]	@ 0x3e
 800aca2:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800aca4:	f894 8042 	ldrb.w	r8, [r4, #66]	@ 0x42
 800aca8:	fa5f f888 	uxtb.w	r8, r8
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800acac:	2802      	cmp	r0, #2
 800acae:	f000 80f7 	beq.w	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800acb2:	f1b8 0f02 	cmp.w	r8, #2
 800acb6:	f000 80f0 	beq.w	800ae9a <HAL_TIM_IC_Start_DMA+0x20a>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800acba:	2801      	cmp	r0, #1
 800acbc:	f040 80ef 	bne.w	800ae9e <HAL_TIM_IC_Start_DMA+0x20e>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800acc0:	f1b8 0f01 	cmp.w	r8, #1
 800acc4:	f040 80ec 	bne.w	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
    if ((pData == NULL) || (Length == 0U))
 800acc8:	2d00      	cmp	r5, #0
 800acca:	f000 80eb 	beq.w	800aea4 <HAL_TIM_IC_Start_DMA+0x214>
 800acce:	2f00      	cmp	r7, #0
 800acd0:	f000 80ea 	beq.w	800aea8 <HAL_TIM_IC_Start_DMA+0x218>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800acd4:	2e00      	cmp	r6, #0
 800acd6:	d136      	bne.n	800ad46 <HAL_TIM_IC_Start_DMA+0xb6>
 800acd8:	2302      	movs	r3, #2
 800acda:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800acde:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ace2:	2201      	movs	r2, #1
 800ace4:	4631      	mov	r1, r6
 800ace6:	6820      	ldr	r0, [r4, #0]
 800ace8:	f7fe fe9b 	bl	8009a22 <TIM_CCxChannelCmd>
  switch (Channel)
 800acec:	2e0c      	cmp	r6, #12
 800acee:	d862      	bhi.n	800adb6 <HAL_TIM_IC_Start_DMA+0x126>
 800acf0:	e8df f006 	tbb	[pc, r6]
 800acf4:	61616148 	.word	0x61616148
 800acf8:	6161617e 	.word	0x6161617e
 800acfc:	61616197 	.word	0x61616197
 800ad00:	b0          	.byte	0xb0
 800ad01:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ad02:	2904      	cmp	r1, #4
 800ad04:	d00d      	beq.n	800ad22 <HAL_TIM_IC_Start_DMA+0x92>
 800ad06:	2908      	cmp	r1, #8
 800ad08:	d00f      	beq.n	800ad2a <HAL_TIM_IC_Start_DMA+0x9a>
 800ad0a:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800ad0e:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ad10:	2e04      	cmp	r6, #4
 800ad12:	d00e      	beq.n	800ad32 <HAL_TIM_IC_Start_DMA+0xa2>
 800ad14:	2e08      	cmp	r6, #8
 800ad16:	d011      	beq.n	800ad3c <HAL_TIM_IC_Start_DMA+0xac>
 800ad18:	f894 8045 	ldrb.w	r8, [r4, #69]	@ 0x45
 800ad1c:	fa5f f888 	uxtb.w	r8, r8
 800ad20:	e7c4      	b.n	800acac <HAL_TIM_IC_Start_DMA+0x1c>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ad22:	f890 103f 	ldrb.w	r1, [r0, #63]	@ 0x3f
 800ad26:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ad28:	e7f2      	b.n	800ad10 <HAL_TIM_IC_Start_DMA+0x80>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ad2a:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800ad2e:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ad30:	e7ee      	b.n	800ad10 <HAL_TIM_IC_Start_DMA+0x80>
 800ad32:	f894 8043 	ldrb.w	r8, [r4, #67]	@ 0x43
 800ad36:	fa5f f888 	uxtb.w	r8, r8
 800ad3a:	e7b7      	b.n	800acac <HAL_TIM_IC_Start_DMA+0x1c>
 800ad3c:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
 800ad40:	fa5f f888 	uxtb.w	r8, r8
 800ad44:	e7b2      	b.n	800acac <HAL_TIM_IC_Start_DMA+0x1c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad46:	2e04      	cmp	r6, #4
 800ad48:	d00c      	beq.n	800ad64 <HAL_TIM_IC_Start_DMA+0xd4>
 800ad4a:	2e08      	cmp	r6, #8
 800ad4c:	d00e      	beq.n	800ad6c <HAL_TIM_IC_Start_DMA+0xdc>
 800ad4e:	2302      	movs	r3, #2
 800ad50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad54:	2e04      	cmp	r6, #4
 800ad56:	d00d      	beq.n	800ad74 <HAL_TIM_IC_Start_DMA+0xe4>
 800ad58:	2e08      	cmp	r6, #8
 800ad5a:	d00f      	beq.n	800ad7c <HAL_TIM_IC_Start_DMA+0xec>
 800ad5c:	2302      	movs	r3, #2
 800ad5e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800ad62:	e7be      	b.n	800ace2 <HAL_TIM_IC_Start_DMA+0x52>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad64:	2302      	movs	r3, #2
 800ad66:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad6a:	e7f3      	b.n	800ad54 <HAL_TIM_IC_Start_DMA+0xc4>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad6c:	2302      	movs	r3, #2
 800ad6e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad72:	e7ef      	b.n	800ad54 <HAL_TIM_IC_Start_DMA+0xc4>
 800ad74:	2302      	movs	r3, #2
 800ad76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad7a:	e7b2      	b.n	800ace2 <HAL_TIM_IC_Start_DMA+0x52>
 800ad7c:	2302      	movs	r3, #2
 800ad7e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800ad82:	e7ae      	b.n	800ace2 <HAL_TIM_IC_Start_DMA+0x52>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800ad84:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ad86:	4a4e      	ldr	r2, [pc, #312]	@ (800aec0 <HAL_TIM_IC_Start_DMA+0x230>)
 800ad88:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800ad8a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ad8c:	4a4d      	ldr	r2, [pc, #308]	@ (800aec4 <HAL_TIM_IC_Start_DMA+0x234>)
 800ad8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800ad90:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ad92:	4a4d      	ldr	r2, [pc, #308]	@ (800aec8 <HAL_TIM_IC_Start_DMA+0x238>)
 800ad94:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800ad96:	6821      	ldr	r1, [r4, #0]
 800ad98:	463b      	mov	r3, r7
 800ad9a:	462a      	mov	r2, r5
 800ad9c:	3134      	adds	r1, #52	@ 0x34
 800ad9e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ada0:	f7f9 f99d 	bl	80040de <HAL_DMA_Start_IT>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	f040 8081 	bne.w	800aeac <HAL_TIM_IC_Start_DMA+0x21c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800adaa:	6822      	ldr	r2, [r4, #0]
 800adac:	68d3      	ldr	r3, [r2, #12]
 800adae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800adb2:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800adb4:	4680      	mov	r8, r0
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800adb6:	6823      	ldr	r3, [r4, #0]
 800adb8:	4a44      	ldr	r2, [pc, #272]	@ (800aecc <HAL_TIM_IC_Start_DMA+0x23c>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d062      	beq.n	800ae84 <HAL_TIM_IC_Start_DMA+0x1f4>
 800adbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d05e      	beq.n	800ae84 <HAL_TIM_IC_Start_DMA+0x1f4>
 800adc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adca:	d05b      	beq.n	800ae84 <HAL_TIM_IC_Start_DMA+0x1f4>
 800adcc:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800add0:	4293      	cmp	r3, r2
 800add2:	d057      	beq.n	800ae84 <HAL_TIM_IC_Start_DMA+0x1f4>
 800add4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800add8:	4293      	cmp	r3, r2
 800adda:	d053      	beq.n	800ae84 <HAL_TIM_IC_Start_DMA+0x1f4>
 800addc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d04f      	beq.n	800ae84 <HAL_TIM_IC_Start_DMA+0x1f4>
    __HAL_TIM_ENABLE(htim);
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	f042 0201 	orr.w	r2, r2, #1
 800adea:	601a      	str	r2, [r3, #0]
  return status;
 800adec:	4640      	mov	r0, r8
 800adee:	e057      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800adf0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800adf2:	4a33      	ldr	r2, [pc, #204]	@ (800aec0 <HAL_TIM_IC_Start_DMA+0x230>)
 800adf4:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800adf6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800adf8:	4a32      	ldr	r2, [pc, #200]	@ (800aec4 <HAL_TIM_IC_Start_DMA+0x234>)
 800adfa:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800adfc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800adfe:	4a32      	ldr	r2, [pc, #200]	@ (800aec8 <HAL_TIM_IC_Start_DMA+0x238>)
 800ae00:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800ae02:	6821      	ldr	r1, [r4, #0]
 800ae04:	463b      	mov	r3, r7
 800ae06:	462a      	mov	r2, r5
 800ae08:	3138      	adds	r1, #56	@ 0x38
 800ae0a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800ae0c:	f7f9 f967 	bl	80040de <HAL_DMA_Start_IT>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	d14d      	bne.n	800aeb0 <HAL_TIM_IC_Start_DMA+0x220>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800ae14:	6822      	ldr	r2, [r4, #0]
 800ae16:	68d3      	ldr	r3, [r2, #12]
 800ae18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ae1c:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ae1e:	4680      	mov	r8, r0
      break;
 800ae20:	e7c9      	b.n	800adb6 <HAL_TIM_IC_Start_DMA+0x126>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800ae22:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ae24:	4a26      	ldr	r2, [pc, #152]	@ (800aec0 <HAL_TIM_IC_Start_DMA+0x230>)
 800ae26:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800ae28:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ae2a:	4a26      	ldr	r2, [pc, #152]	@ (800aec4 <HAL_TIM_IC_Start_DMA+0x234>)
 800ae2c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800ae2e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ae30:	4a25      	ldr	r2, [pc, #148]	@ (800aec8 <HAL_TIM_IC_Start_DMA+0x238>)
 800ae32:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800ae34:	6821      	ldr	r1, [r4, #0]
 800ae36:	463b      	mov	r3, r7
 800ae38:	462a      	mov	r2, r5
 800ae3a:	313c      	adds	r1, #60	@ 0x3c
 800ae3c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800ae3e:	f7f9 f94e 	bl	80040de <HAL_DMA_Start_IT>
 800ae42:	2800      	cmp	r0, #0
 800ae44:	d136      	bne.n	800aeb4 <HAL_TIM_IC_Start_DMA+0x224>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800ae46:	6822      	ldr	r2, [r4, #0]
 800ae48:	68d3      	ldr	r3, [r2, #12]
 800ae4a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800ae4e:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ae50:	4680      	mov	r8, r0
      break;
 800ae52:	e7b0      	b.n	800adb6 <HAL_TIM_IC_Start_DMA+0x126>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800ae54:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ae56:	4a1a      	ldr	r2, [pc, #104]	@ (800aec0 <HAL_TIM_IC_Start_DMA+0x230>)
 800ae58:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800ae5a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ae5c:	4a19      	ldr	r2, [pc, #100]	@ (800aec4 <HAL_TIM_IC_Start_DMA+0x234>)
 800ae5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800ae60:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ae62:	4a19      	ldr	r2, [pc, #100]	@ (800aec8 <HAL_TIM_IC_Start_DMA+0x238>)
 800ae64:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800ae66:	6821      	ldr	r1, [r4, #0]
 800ae68:	463b      	mov	r3, r7
 800ae6a:	462a      	mov	r2, r5
 800ae6c:	3140      	adds	r1, #64	@ 0x40
 800ae6e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800ae70:	f7f9 f935 	bl	80040de <HAL_DMA_Start_IT>
 800ae74:	bb00      	cbnz	r0, 800aeb8 <HAL_TIM_IC_Start_DMA+0x228>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800ae76:	6822      	ldr	r2, [r4, #0]
 800ae78:	68d3      	ldr	r3, [r2, #12]
 800ae7a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ae7e:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ae80:	4680      	mov	r8, r0
      break;
 800ae82:	e798      	b.n	800adb6 <HAL_TIM_IC_Start_DMA+0x126>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ae84:	689a      	ldr	r2, [r3, #8]
 800ae86:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ae8a:	2a06      	cmp	r2, #6
 800ae8c:	d016      	beq.n	800aebc <HAL_TIM_IC_Start_DMA+0x22c>
      __HAL_TIM_ENABLE(htim);
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	f042 0201 	orr.w	r2, r2, #1
 800ae94:	601a      	str	r2, [r3, #0]
  return status;
 800ae96:	4640      	mov	r0, r8
 800ae98:	e002      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
    return HAL_BUSY;
 800ae9a:	4640      	mov	r0, r8
 800ae9c:	e000      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
    return HAL_ERROR;
 800ae9e:	2001      	movs	r0, #1
}
 800aea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 800aea4:	4640      	mov	r0, r8
 800aea6:	e7fb      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
 800aea8:	4640      	mov	r0, r8
 800aeaa:	e7f9      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aeac:	4640      	mov	r0, r8
 800aeae:	e7f7      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aeb0:	4640      	mov	r0, r8
 800aeb2:	e7f5      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aeb4:	4640      	mov	r0, r8
 800aeb6:	e7f3      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aeb8:	4640      	mov	r0, r8
 800aeba:	e7f1      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
  return status;
 800aebc:	4640      	mov	r0, r8
 800aebe:	e7ef      	b.n	800aea0 <HAL_TIM_IC_Start_DMA+0x210>
 800aec0:	08008c13 	.word	0x08008c13
 800aec4:	08008c95 	.word	0x08008c95
 800aec8:	08008f09 	.word	0x08008f09
 800aecc:	40012c00 	.word	0x40012c00

0800aed0 <HAL_TIM_IC_Stop_DMA>:
{
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4604      	mov	r4, r0
 800aed4:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800aed6:	2200      	movs	r2, #0
 800aed8:	6800      	ldr	r0, [r0, #0]
 800aeda:	f7fe fda2 	bl	8009a22 <TIM_CCxChannelCmd>
  switch (Channel)
 800aede:	2d0c      	cmp	r5, #12
 800aee0:	d864      	bhi.n	800afac <HAL_TIM_IC_Stop_DMA+0xdc>
 800aee2:	e8df f005 	tbb	[pc, r5]
 800aee6:	6307      	.short	0x6307
 800aee8:	63266363 	.word	0x63266363
 800aeec:	632f6363 	.word	0x632f6363
 800aef0:	6363      	.short	0x6363
 800aef2:	38          	.byte	0x38
 800aef3:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800aef4:	6822      	ldr	r2, [r4, #0]
 800aef6:	68d3      	ldr	r3, [r2, #12]
 800aef8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aefc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800aefe:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800af00:	f7f9 f94c 	bl	800419c <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	6a19      	ldr	r1, [r3, #32]
 800af08:	f241 1211 	movw	r2, #4369	@ 0x1111
 800af0c:	4211      	tst	r1, r2
 800af0e:	d108      	bne.n	800af22 <HAL_TIM_IC_Stop_DMA+0x52>
 800af10:	6a19      	ldr	r1, [r3, #32]
 800af12:	f240 4244 	movw	r2, #1092	@ 0x444
 800af16:	4211      	tst	r1, r2
 800af18:	d103      	bne.n	800af22 <HAL_TIM_IC_Stop_DMA+0x52>
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	f022 0201 	bic.w	r2, r2, #1
 800af20:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af22:	bb0d      	cbnz	r5, 800af68 <HAL_TIM_IC_Stop_DMA+0x98>
 800af24:	2301      	movs	r3, #1
 800af26:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af2a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800af2e:	2000      	movs	r0, #0
 800af30:	e03d      	b.n	800afae <HAL_TIM_IC_Stop_DMA+0xde>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800af32:	6822      	ldr	r2, [r4, #0]
 800af34:	68d3      	ldr	r3, [r2, #12]
 800af36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af3a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800af3c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800af3e:	f7f9 f92d 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800af42:	e7df      	b.n	800af04 <HAL_TIM_IC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800af44:	6822      	ldr	r2, [r4, #0]
 800af46:	68d3      	ldr	r3, [r2, #12]
 800af48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af4c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800af4e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800af50:	f7f9 f924 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800af54:	e7d6      	b.n	800af04 <HAL_TIM_IC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800af56:	6822      	ldr	r2, [r4, #0]
 800af58:	68d3      	ldr	r3, [r2, #12]
 800af5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af5e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800af60:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800af62:	f7f9 f91b 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800af66:	e7cd      	b.n	800af04 <HAL_TIM_IC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af68:	2d04      	cmp	r5, #4
 800af6a:	d00d      	beq.n	800af88 <HAL_TIM_IC_Stop_DMA+0xb8>
 800af6c:	2d08      	cmp	r5, #8
 800af6e:	d00f      	beq.n	800af90 <HAL_TIM_IC_Stop_DMA+0xc0>
 800af70:	2301      	movs	r3, #1
 800af72:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af76:	2d04      	cmp	r5, #4
 800af78:	d00e      	beq.n	800af98 <HAL_TIM_IC_Stop_DMA+0xc8>
 800af7a:	2d08      	cmp	r5, #8
 800af7c:	d011      	beq.n	800afa2 <HAL_TIM_IC_Stop_DMA+0xd2>
 800af7e:	2301      	movs	r3, #1
 800af80:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800af84:	2000      	movs	r0, #0
 800af86:	e012      	b.n	800afae <HAL_TIM_IC_Stop_DMA+0xde>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af88:	2301      	movs	r3, #1
 800af8a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af8e:	e7f2      	b.n	800af76 <HAL_TIM_IC_Stop_DMA+0xa6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af90:	2301      	movs	r3, #1
 800af92:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af96:	e7ee      	b.n	800af76 <HAL_TIM_IC_Stop_DMA+0xa6>
 800af98:	2301      	movs	r3, #1
 800af9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af9e:	2000      	movs	r0, #0
 800afa0:	e005      	b.n	800afae <HAL_TIM_IC_Stop_DMA+0xde>
 800afa2:	2301      	movs	r3, #1
 800afa4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800afa8:	2000      	movs	r0, #0
 800afaa:	e000      	b.n	800afae <HAL_TIM_IC_Stop_DMA+0xde>
  switch (Channel)
 800afac:	2001      	movs	r0, #1
}
 800afae:	bd38      	pop	{r3, r4, r5, pc}

0800afb0 <HAL_TIM_OnePulse_Start>:
{
 800afb0:	b510      	push	{r4, lr}
 800afb2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800afb4:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800afb8:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800afba:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800afbe:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800afc2:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800afc6:	2801      	cmp	r0, #1
 800afc8:	d12c      	bne.n	800b024 <HAL_TIM_OnePulse_Start+0x74>
 800afca:	b2db      	uxtb	r3, r3
 800afcc:	b2d2      	uxtb	r2, r2
 800afce:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800afd0:	2b01      	cmp	r3, #1
 800afd2:	d128      	bne.n	800b026 <HAL_TIM_OnePulse_Start+0x76>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800afd4:	2a01      	cmp	r2, #1
 800afd6:	d127      	bne.n	800b028 <HAL_TIM_OnePulse_Start+0x78>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800afd8:	2901      	cmp	r1, #1
 800afda:	d001      	beq.n	800afe0 <HAL_TIM_OnePulse_Start+0x30>
    return HAL_ERROR;
 800afdc:	4610      	mov	r0, r2
 800afde:	e022      	b.n	800b026 <HAL_TIM_OnePulse_Start+0x76>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afe0:	2302      	movs	r3, #2
 800afe2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800afe6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800afee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800aff2:	2100      	movs	r1, #0
 800aff4:	6820      	ldr	r0, [r4, #0]
 800aff6:	f7fe fd14 	bl	8009a22 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800affa:	2201      	movs	r2, #1
 800affc:	2104      	movs	r1, #4
 800affe:	6820      	ldr	r0, [r4, #0]
 800b000:	f7fe fd0f 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b004:	6823      	ldr	r3, [r4, #0]
 800b006:	4a09      	ldr	r2, [pc, #36]	@ (800b02c <HAL_TIM_OnePulse_Start+0x7c>)
 800b008:	4293      	cmp	r3, r2
 800b00a:	d005      	beq.n	800b018 <HAL_TIM_OnePulse_Start+0x68>
 800b00c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b010:	4293      	cmp	r3, r2
 800b012:	d001      	beq.n	800b018 <HAL_TIM_OnePulse_Start+0x68>
  return HAL_OK;
 800b014:	2000      	movs	r0, #0
 800b016:	e006      	b.n	800b026 <HAL_TIM_OnePulse_Start+0x76>
    __HAL_TIM_MOE_ENABLE(htim);
 800b018:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b01a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b01e:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 800b020:	2000      	movs	r0, #0
 800b022:	e000      	b.n	800b026 <HAL_TIM_OnePulse_Start+0x76>
    return HAL_ERROR;
 800b024:	2001      	movs	r0, #1
}
 800b026:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b028:	4618      	mov	r0, r3
 800b02a:	e7fc      	b.n	800b026 <HAL_TIM_OnePulse_Start+0x76>
 800b02c:	40012c00 	.word	0x40012c00

0800b030 <HAL_TIM_OnePulse_Stop>:
{
 800b030:	b510      	push	{r4, lr}
 800b032:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b034:	2200      	movs	r2, #0
 800b036:	4611      	mov	r1, r2
 800b038:	6800      	ldr	r0, [r0, #0]
 800b03a:	f7fe fcf2 	bl	8009a22 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b03e:	2200      	movs	r2, #0
 800b040:	2104      	movs	r1, #4
 800b042:	6820      	ldr	r0, [r4, #0]
 800b044:	f7fe fced 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	4a18      	ldr	r2, [pc, #96]	@ (800b0ac <HAL_TIM_OnePulse_Stop+0x7c>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d01d      	beq.n	800b08c <HAL_TIM_OnePulse_Stop+0x5c>
 800b050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b054:	4293      	cmp	r3, r2
 800b056:	d019      	beq.n	800b08c <HAL_TIM_OnePulse_Stop+0x5c>
  __HAL_TIM_DISABLE(htim);
 800b058:	6823      	ldr	r3, [r4, #0]
 800b05a:	6a19      	ldr	r1, [r3, #32]
 800b05c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b060:	4211      	tst	r1, r2
 800b062:	d108      	bne.n	800b076 <HAL_TIM_OnePulse_Stop+0x46>
 800b064:	6a19      	ldr	r1, [r3, #32]
 800b066:	f240 4244 	movw	r2, #1092	@ 0x444
 800b06a:	4211      	tst	r1, r2
 800b06c:	d103      	bne.n	800b076 <HAL_TIM_OnePulse_Stop+0x46>
 800b06e:	681a      	ldr	r2, [r3, #0]
 800b070:	f022 0201 	bic.w	r2, r2, #1
 800b074:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b076:	2301      	movs	r3, #1
 800b078:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b07c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b080:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b084:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800b088:	2000      	movs	r0, #0
 800b08a:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800b08c:	6a19      	ldr	r1, [r3, #32]
 800b08e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b092:	4211      	tst	r1, r2
 800b094:	d1e0      	bne.n	800b058 <HAL_TIM_OnePulse_Stop+0x28>
 800b096:	6a19      	ldr	r1, [r3, #32]
 800b098:	f240 4244 	movw	r2, #1092	@ 0x444
 800b09c:	4211      	tst	r1, r2
 800b09e:	d1db      	bne.n	800b058 <HAL_TIM_OnePulse_Stop+0x28>
 800b0a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b0a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b0a6:	645a      	str	r2, [r3, #68]	@ 0x44
 800b0a8:	e7d6      	b.n	800b058 <HAL_TIM_OnePulse_Stop+0x28>
 800b0aa:	bf00      	nop
 800b0ac:	40012c00 	.word	0x40012c00

0800b0b0 <HAL_TIM_OnePulse_Start_IT>:
{
 800b0b0:	b510      	push	{r4, lr}
 800b0b2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b0b4:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b0b8:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b0ba:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b0be:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b0c2:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b0c6:	2801      	cmp	r0, #1
 800b0c8:	d137      	bne.n	800b13a <HAL_TIM_OnePulse_Start_IT+0x8a>
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	b2d2      	uxtb	r2, r2
 800b0ce:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d133      	bne.n	800b13c <HAL_TIM_OnePulse_Start_IT+0x8c>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b0d4:	2a01      	cmp	r2, #1
 800b0d6:	d132      	bne.n	800b13e <HAL_TIM_OnePulse_Start_IT+0x8e>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b0d8:	2901      	cmp	r1, #1
 800b0da:	d001      	beq.n	800b0e0 <HAL_TIM_OnePulse_Start_IT+0x30>
    return HAL_ERROR;
 800b0dc:	4610      	mov	r0, r2
 800b0de:	e02d      	b.n	800b13c <HAL_TIM_OnePulse_Start_IT+0x8c>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b0e0:	2302      	movs	r3, #2
 800b0e2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b0e6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b0ea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b0ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b0f2:	6822      	ldr	r2, [r4, #0]
 800b0f4:	68d3      	ldr	r3, [r2, #12]
 800b0f6:	f043 0302 	orr.w	r3, r3, #2
 800b0fa:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b0fc:	6822      	ldr	r2, [r4, #0]
 800b0fe:	68d3      	ldr	r3, [r2, #12]
 800b100:	f043 0304 	orr.w	r3, r3, #4
 800b104:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b106:	2201      	movs	r2, #1
 800b108:	2100      	movs	r1, #0
 800b10a:	6820      	ldr	r0, [r4, #0]
 800b10c:	f7fe fc89 	bl	8009a22 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b110:	2201      	movs	r2, #1
 800b112:	2104      	movs	r1, #4
 800b114:	6820      	ldr	r0, [r4, #0]
 800b116:	f7fe fc84 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	4a09      	ldr	r2, [pc, #36]	@ (800b144 <HAL_TIM_OnePulse_Start_IT+0x94>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d005      	beq.n	800b12e <HAL_TIM_OnePulse_Start_IT+0x7e>
 800b122:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b126:	4293      	cmp	r3, r2
 800b128:	d001      	beq.n	800b12e <HAL_TIM_OnePulse_Start_IT+0x7e>
  return HAL_OK;
 800b12a:	2000      	movs	r0, #0
 800b12c:	e006      	b.n	800b13c <HAL_TIM_OnePulse_Start_IT+0x8c>
    __HAL_TIM_MOE_ENABLE(htim);
 800b12e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b130:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b134:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 800b136:	2000      	movs	r0, #0
 800b138:	e000      	b.n	800b13c <HAL_TIM_OnePulse_Start_IT+0x8c>
    return HAL_ERROR;
 800b13a:	2001      	movs	r0, #1
}
 800b13c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b13e:	4618      	mov	r0, r3
 800b140:	e7fc      	b.n	800b13c <HAL_TIM_OnePulse_Start_IT+0x8c>
 800b142:	bf00      	nop
 800b144:	40012c00 	.word	0x40012c00

0800b148 <HAL_TIM_OnePulse_Stop_IT>:
{
 800b148:	b510      	push	{r4, lr}
 800b14a:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b14c:	6802      	ldr	r2, [r0, #0]
 800b14e:	68d3      	ldr	r3, [r2, #12]
 800b150:	f023 0302 	bic.w	r3, r3, #2
 800b154:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b156:	6802      	ldr	r2, [r0, #0]
 800b158:	68d3      	ldr	r3, [r2, #12]
 800b15a:	f023 0304 	bic.w	r3, r3, #4
 800b15e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b160:	2200      	movs	r2, #0
 800b162:	4611      	mov	r1, r2
 800b164:	6800      	ldr	r0, [r0, #0]
 800b166:	f7fe fc5c 	bl	8009a22 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b16a:	2200      	movs	r2, #0
 800b16c:	2104      	movs	r1, #4
 800b16e:	6820      	ldr	r0, [r4, #0]
 800b170:	f7fe fc57 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b174:	6823      	ldr	r3, [r4, #0]
 800b176:	4a18      	ldr	r2, [pc, #96]	@ (800b1d8 <HAL_TIM_OnePulse_Stop_IT+0x90>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d01d      	beq.n	800b1b8 <HAL_TIM_OnePulse_Stop_IT+0x70>
 800b17c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b180:	4293      	cmp	r3, r2
 800b182:	d019      	beq.n	800b1b8 <HAL_TIM_OnePulse_Stop_IT+0x70>
  __HAL_TIM_DISABLE(htim);
 800b184:	6823      	ldr	r3, [r4, #0]
 800b186:	6a19      	ldr	r1, [r3, #32]
 800b188:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b18c:	4211      	tst	r1, r2
 800b18e:	d108      	bne.n	800b1a2 <HAL_TIM_OnePulse_Stop_IT+0x5a>
 800b190:	6a19      	ldr	r1, [r3, #32]
 800b192:	f240 4244 	movw	r2, #1092	@ 0x444
 800b196:	4211      	tst	r1, r2
 800b198:	d103      	bne.n	800b1a2 <HAL_TIM_OnePulse_Stop_IT+0x5a>
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	f022 0201 	bic.w	r2, r2, #1
 800b1a0:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b1a8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b1ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b1b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800b1b8:	6a19      	ldr	r1, [r3, #32]
 800b1ba:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b1be:	4211      	tst	r1, r2
 800b1c0:	d1e0      	bne.n	800b184 <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800b1c2:	6a19      	ldr	r1, [r3, #32]
 800b1c4:	f240 4244 	movw	r2, #1092	@ 0x444
 800b1c8:	4211      	tst	r1, r2
 800b1ca:	d1db      	bne.n	800b184 <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800b1cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b1ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b1d2:	645a      	str	r2, [r3, #68]	@ 0x44
 800b1d4:	e7d6      	b.n	800b184 <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800b1d6:	bf00      	nop
 800b1d8:	40012c00 	.word	0x40012c00

0800b1dc <HAL_TIM_Encoder_Start>:
{
 800b1dc:	b538      	push	{r3, r4, r5, lr}
 800b1de:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b1e0:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b1e4:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b1e6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b1ea:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800b1ee:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b1f0:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800b1f4:	460d      	mov	r5, r1
 800b1f6:	b9b1      	cbnz	r1, 800b226 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b1f8:	2801      	cmp	r0, #1
 800b1fa:	d149      	bne.n	800b290 <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b1fc:	2a01      	cmp	r2, #1
 800b1fe:	d148      	bne.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b200:	2302      	movs	r3, #2
 800b202:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b206:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800b20a:	b37d      	cbz	r5, 800b26c <HAL_TIM_Encoder_Start+0x90>
 800b20c:	2d04      	cmp	r5, #4
 800b20e:	d039      	beq.n	800b284 <HAL_TIM_Encoder_Start+0xa8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b210:	2201      	movs	r2, #1
 800b212:	2100      	movs	r1, #0
 800b214:	6820      	ldr	r0, [r4, #0]
 800b216:	f7fe fc04 	bl	8009a22 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b21a:	2201      	movs	r2, #1
 800b21c:	2104      	movs	r1, #4
 800b21e:	6820      	ldr	r0, [r4, #0]
 800b220:	f7fe fbff 	bl	8009a22 <TIM_CCxChannelCmd>
      break;
 800b224:	e027      	b.n	800b276 <HAL_TIM_Encoder_Start+0x9a>
 800b226:	b2db      	uxtb	r3, r3
 800b228:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 800b22c:	2904      	cmp	r1, #4
 800b22e:	d012      	beq.n	800b256 <HAL_TIM_Encoder_Start+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b230:	2801      	cmp	r0, #1
 800b232:	d133      	bne.n	800b29c <HAL_TIM_Encoder_Start+0xc0>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b234:	2b01      	cmp	r3, #1
 800b236:	d12c      	bne.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b238:	2a01      	cmp	r2, #1
 800b23a:	d131      	bne.n	800b2a0 <HAL_TIM_Encoder_Start+0xc4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b23c:	f1bc 0f01 	cmp.w	ip, #1
 800b240:	d130      	bne.n	800b2a4 <HAL_TIM_Encoder_Start+0xc8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b242:	2302      	movs	r3, #2
 800b244:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b248:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b24c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b254:	e7d9      	b.n	800b20a <HAL_TIM_Encoder_Start+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b256:	2b01      	cmp	r3, #1
 800b258:	d11c      	bne.n	800b294 <HAL_TIM_Encoder_Start+0xb8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b25a:	f1bc 0f01 	cmp.w	ip, #1
 800b25e:	d11b      	bne.n	800b298 <HAL_TIM_Encoder_Start+0xbc>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b260:	2302      	movs	r3, #2
 800b262:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b266:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b26a:	e7ce      	b.n	800b20a <HAL_TIM_Encoder_Start+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b26c:	2201      	movs	r2, #1
 800b26e:	2100      	movs	r1, #0
 800b270:	6820      	ldr	r0, [r4, #0]
 800b272:	f7fe fbd6 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 800b276:	6822      	ldr	r2, [r4, #0]
 800b278:	6813      	ldr	r3, [r2, #0]
 800b27a:	f043 0301 	orr.w	r3, r3, #1
 800b27e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800b280:	2000      	movs	r0, #0
 800b282:	e006      	b.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b284:	2201      	movs	r2, #1
 800b286:	2104      	movs	r1, #4
 800b288:	6820      	ldr	r0, [r4, #0]
 800b28a:	f7fe fbca 	bl	8009a22 <TIM_CCxChannelCmd>
      break;
 800b28e:	e7f2      	b.n	800b276 <HAL_TIM_Encoder_Start+0x9a>
      return HAL_ERROR;
 800b290:	2001      	movs	r0, #1
}
 800b292:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800b294:	2001      	movs	r0, #1
 800b296:	e7fc      	b.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
 800b298:	4618      	mov	r0, r3
 800b29a:	e7fa      	b.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
      return HAL_ERROR;
 800b29c:	2001      	movs	r0, #1
 800b29e:	e7f8      	b.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	e7f6      	b.n	800b292 <HAL_TIM_Encoder_Start+0xb6>
 800b2a4:	4610      	mov	r0, r2
 800b2a6:	e7f4      	b.n	800b292 <HAL_TIM_Encoder_Start+0xb6>

0800b2a8 <HAL_TIM_Encoder_Stop>:
{
 800b2a8:	b538      	push	{r3, r4, r5, lr}
 800b2aa:	4604      	mov	r4, r0
  switch (Channel)
 800b2ac:	460d      	mov	r5, r1
 800b2ae:	b161      	cbz	r1, 800b2ca <HAL_TIM_Encoder_Stop+0x22>
 800b2b0:	2904      	cmp	r1, #4
 800b2b2:	d02b      	beq.n	800b30c <HAL_TIM_Encoder_Stop+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	4611      	mov	r1, r2
 800b2b8:	6800      	ldr	r0, [r0, #0]
 800b2ba:	f7fe fbb2 	bl	8009a22 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b2be:	2200      	movs	r2, #0
 800b2c0:	2104      	movs	r1, #4
 800b2c2:	6820      	ldr	r0, [r4, #0]
 800b2c4:	f7fe fbad 	bl	8009a22 <TIM_CCxChannelCmd>
      break;
 800b2c8:	e004      	b.n	800b2d4 <HAL_TIM_Encoder_Stop+0x2c>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	4611      	mov	r1, r2
 800b2ce:	6800      	ldr	r0, [r0, #0]
 800b2d0:	f7fe fba7 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800b2d4:	6823      	ldr	r3, [r4, #0]
 800b2d6:	6a19      	ldr	r1, [r3, #32]
 800b2d8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b2dc:	4211      	tst	r1, r2
 800b2de:	d108      	bne.n	800b2f2 <HAL_TIM_Encoder_Stop+0x4a>
 800b2e0:	6a19      	ldr	r1, [r3, #32]
 800b2e2:	f240 4244 	movw	r2, #1092	@ 0x444
 800b2e6:	4211      	tst	r1, r2
 800b2e8:	d103      	bne.n	800b2f2 <HAL_TIM_Encoder_Stop+0x4a>
 800b2ea:	681a      	ldr	r2, [r3, #0]
 800b2ec:	f022 0201 	bic.w	r2, r2, #1
 800b2f0:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800b2f2:	b18d      	cbz	r5, 800b318 <HAL_TIM_Encoder_Stop+0x70>
 800b2f4:	2d04      	cmp	r5, #4
 800b2f6:	d016      	beq.n	800b326 <HAL_TIM_Encoder_Stop+0x7e>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b2fe:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b302:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b306:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b30a:	e00a      	b.n	800b322 <HAL_TIM_Encoder_Stop+0x7a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b30c:	2200      	movs	r2, #0
 800b30e:	2104      	movs	r1, #4
 800b310:	6800      	ldr	r0, [r0, #0]
 800b312:	f7fe fb86 	bl	8009a22 <TIM_CCxChannelCmd>
      break;
 800b316:	e7dd      	b.n	800b2d4 <HAL_TIM_Encoder_Stop+0x2c>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b318:	2301      	movs	r3, #1
 800b31a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b31e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b322:	2000      	movs	r0, #0
 800b324:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b326:	2301      	movs	r3, #1
 800b328:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b32c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b330:	e7f7      	b.n	800b322 <HAL_TIM_Encoder_Stop+0x7a>

0800b332 <HAL_TIM_Encoder_Start_IT>:
{
 800b332:	b538      	push	{r3, r4, r5, lr}
 800b334:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b336:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b33a:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b33c:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b340:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800b344:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b346:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800b34a:	460d      	mov	r5, r1
 800b34c:	bb09      	cbnz	r1, 800b392 <HAL_TIM_Encoder_Start_IT+0x60>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b34e:	2801      	cmp	r0, #1
 800b350:	d15e      	bne.n	800b410 <HAL_TIM_Encoder_Start_IT+0xde>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b352:	2a01      	cmp	r2, #1
 800b354:	d15d      	bne.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b356:	2302      	movs	r3, #2
 800b358:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b35c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800b360:	2d00      	cmp	r5, #0
 800b362:	d039      	beq.n	800b3d8 <HAL_TIM_Encoder_Start_IT+0xa6>
 800b364:	2d04      	cmp	r5, #4
 800b366:	d048      	beq.n	800b3fa <HAL_TIM_Encoder_Start_IT+0xc8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b368:	2201      	movs	r2, #1
 800b36a:	2100      	movs	r1, #0
 800b36c:	6820      	ldr	r0, [r4, #0]
 800b36e:	f7fe fb58 	bl	8009a22 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b372:	2201      	movs	r2, #1
 800b374:	2104      	movs	r1, #4
 800b376:	6820      	ldr	r0, [r4, #0]
 800b378:	f7fe fb53 	bl	8009a22 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b37c:	6822      	ldr	r2, [r4, #0]
 800b37e:	68d3      	ldr	r3, [r2, #12]
 800b380:	f043 0302 	orr.w	r3, r3, #2
 800b384:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b386:	6822      	ldr	r2, [r4, #0]
 800b388:	68d3      	ldr	r3, [r2, #12]
 800b38a:	f043 0304 	orr.w	r3, r3, #4
 800b38e:	60d3      	str	r3, [r2, #12]
      break;
 800b390:	e02c      	b.n	800b3ec <HAL_TIM_Encoder_Start_IT+0xba>
 800b392:	b2db      	uxtb	r3, r3
 800b394:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 800b398:	2904      	cmp	r1, #4
 800b39a:	d012      	beq.n	800b3c2 <HAL_TIM_Encoder_Start_IT+0x90>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b39c:	2801      	cmp	r0, #1
 800b39e:	d13d      	bne.n	800b41c <HAL_TIM_Encoder_Start_IT+0xea>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d136      	bne.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3a4:	2a01      	cmp	r2, #1
 800b3a6:	d13b      	bne.n	800b420 <HAL_TIM_Encoder_Start_IT+0xee>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b3a8:	f1bc 0f01 	cmp.w	ip, #1
 800b3ac:	d13a      	bne.n	800b424 <HAL_TIM_Encoder_Start_IT+0xf2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3ae:	2302      	movs	r3, #2
 800b3b0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3b4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3c0:	e7ce      	b.n	800b360 <HAL_TIM_Encoder_Start_IT+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d126      	bne.n	800b414 <HAL_TIM_Encoder_Start_IT+0xe2>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b3c6:	f1bc 0f01 	cmp.w	ip, #1
 800b3ca:	d125      	bne.n	800b418 <HAL_TIM_Encoder_Start_IT+0xe6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3cc:	2302      	movs	r3, #2
 800b3ce:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3d6:	e7c3      	b.n	800b360 <HAL_TIM_Encoder_Start_IT+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b3d8:	2201      	movs	r2, #1
 800b3da:	2100      	movs	r1, #0
 800b3dc:	6820      	ldr	r0, [r4, #0]
 800b3de:	f7fe fb20 	bl	8009a22 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b3e2:	6822      	ldr	r2, [r4, #0]
 800b3e4:	68d3      	ldr	r3, [r2, #12]
 800b3e6:	f043 0302 	orr.w	r3, r3, #2
 800b3ea:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 800b3ec:	6822      	ldr	r2, [r4, #0]
 800b3ee:	6813      	ldr	r3, [r2, #0]
 800b3f0:	f043 0301 	orr.w	r3, r3, #1
 800b3f4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800b3f6:	2000      	movs	r0, #0
 800b3f8:	e00b      	b.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	2104      	movs	r1, #4
 800b3fe:	6820      	ldr	r0, [r4, #0]
 800b400:	f7fe fb0f 	bl	8009a22 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b404:	6822      	ldr	r2, [r4, #0]
 800b406:	68d3      	ldr	r3, [r2, #12]
 800b408:	f043 0304 	orr.w	r3, r3, #4
 800b40c:	60d3      	str	r3, [r2, #12]
      break;
 800b40e:	e7ed      	b.n	800b3ec <HAL_TIM_Encoder_Start_IT+0xba>
      return HAL_ERROR;
 800b410:	2001      	movs	r0, #1
}
 800b412:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800b414:	2001      	movs	r0, #1
 800b416:	e7fc      	b.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
 800b418:	4618      	mov	r0, r3
 800b41a:	e7fa      	b.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
      return HAL_ERROR;
 800b41c:	2001      	movs	r0, #1
 800b41e:	e7f8      	b.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
 800b420:	4618      	mov	r0, r3
 800b422:	e7f6      	b.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>
 800b424:	4610      	mov	r0, r2
 800b426:	e7f4      	b.n	800b412 <HAL_TIM_Encoder_Start_IT+0xe0>

0800b428 <HAL_TIM_Encoder_Stop_IT>:
{
 800b428:	b538      	push	{r3, r4, r5, lr}
 800b42a:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 800b42c:	460d      	mov	r5, r1
 800b42e:	2900      	cmp	r1, #0
 800b430:	d031      	beq.n	800b496 <HAL_TIM_Encoder_Stop_IT+0x6e>
  else if (Channel == TIM_CHANNEL_2)
 800b432:	2904      	cmp	r1, #4
 800b434:	d03a      	beq.n	800b4ac <HAL_TIM_Encoder_Stop_IT+0x84>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b436:	2200      	movs	r2, #0
 800b438:	4611      	mov	r1, r2
 800b43a:	6800      	ldr	r0, [r0, #0]
 800b43c:	f7fe faf1 	bl	8009a22 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b440:	2200      	movs	r2, #0
 800b442:	2104      	movs	r1, #4
 800b444:	6820      	ldr	r0, [r4, #0]
 800b446:	f7fe faec 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b44a:	6822      	ldr	r2, [r4, #0]
 800b44c:	68d3      	ldr	r3, [r2, #12]
 800b44e:	f023 0302 	bic.w	r3, r3, #2
 800b452:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b454:	6822      	ldr	r2, [r4, #0]
 800b456:	68d3      	ldr	r3, [r2, #12]
 800b458:	f023 0304 	bic.w	r3, r3, #4
 800b45c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800b45e:	6823      	ldr	r3, [r4, #0]
 800b460:	6a19      	ldr	r1, [r3, #32]
 800b462:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b466:	4211      	tst	r1, r2
 800b468:	d108      	bne.n	800b47c <HAL_TIM_Encoder_Stop_IT+0x54>
 800b46a:	6a19      	ldr	r1, [r3, #32]
 800b46c:	f240 4244 	movw	r2, #1092	@ 0x444
 800b470:	4211      	tst	r1, r2
 800b472:	d103      	bne.n	800b47c <HAL_TIM_Encoder_Stop_IT+0x54>
 800b474:	681a      	ldr	r2, [r3, #0]
 800b476:	f022 0201 	bic.w	r2, r2, #1
 800b47a:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800b47c:	b30d      	cbz	r5, 800b4c2 <HAL_TIM_Encoder_Stop_IT+0x9a>
 800b47e:	2d04      	cmp	r5, #4
 800b480:	d026      	beq.n	800b4d0 <HAL_TIM_Encoder_Stop_IT+0xa8>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b482:	2301      	movs	r3, #1
 800b484:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b488:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b48c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b490:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b494:	e01a      	b.n	800b4cc <HAL_TIM_Encoder_Stop_IT+0xa4>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b496:	2200      	movs	r2, #0
 800b498:	4611      	mov	r1, r2
 800b49a:	6800      	ldr	r0, [r0, #0]
 800b49c:	f7fe fac1 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b4a0:	6822      	ldr	r2, [r4, #0]
 800b4a2:	68d3      	ldr	r3, [r2, #12]
 800b4a4:	f023 0302 	bic.w	r3, r3, #2
 800b4a8:	60d3      	str	r3, [r2, #12]
 800b4aa:	e7d8      	b.n	800b45e <HAL_TIM_Encoder_Stop_IT+0x36>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	2104      	movs	r1, #4
 800b4b0:	6800      	ldr	r0, [r0, #0]
 800b4b2:	f7fe fab6 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b4b6:	6822      	ldr	r2, [r4, #0]
 800b4b8:	68d3      	ldr	r3, [r2, #12]
 800b4ba:	f023 0304 	bic.w	r3, r3, #4
 800b4be:	60d3      	str	r3, [r2, #12]
 800b4c0:	e7cd      	b.n	800b45e <HAL_TIM_Encoder_Stop_IT+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b4c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b4cc:	2000      	movs	r0, #0
 800b4ce:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b4d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4da:	e7f7      	b.n	800b4cc <HAL_TIM_Encoder_Stop_IT+0xa4>

0800b4dc <HAL_TIM_Encoder_Start_DMA>:
{
 800b4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4de:	4604      	mov	r4, r0
 800b4e0:	461e      	mov	r6, r3
 800b4e2:	f8bd 7018 	ldrh.w	r7, [sp, #24]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b4e6:	f890 503e 	ldrb.w	r5, [r0, #62]	@ 0x3e
 800b4ea:	b2ed      	uxtb	r5, r5
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b4ec:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800b4f0:	fa5f fc80 	uxtb.w	ip, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b4f4:	f894 0042 	ldrb.w	r0, [r4, #66]	@ 0x42
 800b4f8:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b4fa:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800b4fe:	468e      	mov	lr, r1
 800b500:	2900      	cmp	r1, #0
 800b502:	d131      	bne.n	800b568 <HAL_TIM_Encoder_Start_DMA+0x8c>
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b504:	2d02      	cmp	r5, #2
 800b506:	f000 80f1 	beq.w	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b50a:	2802      	cmp	r0, #2
 800b50c:	f000 80eb 	beq.w	800b6e6 <HAL_TIM_Encoder_Start_DMA+0x20a>
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b510:	2d01      	cmp	r5, #1
 800b512:	f040 80ea 	bne.w	800b6ea <HAL_TIM_Encoder_Start_DMA+0x20e>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800b516:	2801      	cmp	r0, #1
 800b518:	f040 80e8 	bne.w	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      if ((pData1 == NULL) || (Length == 0U))
 800b51c:	2a00      	cmp	r2, #0
 800b51e:	f000 80e7 	beq.w	800b6f0 <HAL_TIM_Encoder_Start_DMA+0x214>
 800b522:	2f00      	cmp	r7, #0
 800b524:	f000 80e6 	beq.w	800b6f4 <HAL_TIM_Encoder_Start_DMA+0x218>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b528:	2302      	movs	r3, #2
 800b52a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b52e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800b532:	f1be 0f00 	cmp.w	lr, #0
 800b536:	d061      	beq.n	800b5fc <HAL_TIM_Encoder_Start_DMA+0x120>
 800b538:	f1be 0f04 	cmp.w	lr, #4
 800b53c:	f000 8081 	beq.w	800b642 <HAL_TIM_Encoder_Start_DMA+0x166>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b540:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b542:	497c      	ldr	r1, [pc, #496]	@ (800b734 <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b544:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b546:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b548:	497b      	ldr	r1, [pc, #492]	@ (800b738 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b54a:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b54c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b54e:	497b      	ldr	r1, [pc, #492]	@ (800b73c <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b550:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800b552:	6821      	ldr	r1, [r4, #0]
 800b554:	463b      	mov	r3, r7
 800b556:	3134      	adds	r1, #52	@ 0x34
 800b558:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b55a:	f7f8 fdc0 	bl	80040de <HAL_DMA_Start_IT>
 800b55e:	2800      	cmp	r0, #0
 800b560:	f000 8093 	beq.w	800b68a <HAL_TIM_Encoder_Start_DMA+0x1ae>
        return HAL_ERROR;
 800b564:	2501      	movs	r5, #1
 800b566:	e0c1      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b568:	b2db      	uxtb	r3, r3
  else if (Channel == TIM_CHANNEL_2)
 800b56a:	2904      	cmp	r1, #4
 800b56c:	d02c      	beq.n	800b5c8 <HAL_TIM_Encoder_Start_DMA+0xec>
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b56e:	2d02      	cmp	r5, #2
 800b570:	f000 80bc 	beq.w	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b574:	f1bc 0f02 	cmp.w	ip, #2
 800b578:	f000 80ca 	beq.w	800b710 <HAL_TIM_Encoder_Start_DMA+0x234>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b57c:	2802      	cmp	r0, #2
 800b57e:	f000 80c9 	beq.w	800b714 <HAL_TIM_Encoder_Start_DMA+0x238>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b582:	2b02      	cmp	r3, #2
 800b584:	f000 80c8 	beq.w	800b718 <HAL_TIM_Encoder_Start_DMA+0x23c>
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b588:	2d01      	cmp	r5, #1
 800b58a:	f040 80c7 	bne.w	800b71c <HAL_TIM_Encoder_Start_DMA+0x240>
             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 800b58e:	f1bc 0f01 	cmp.w	ip, #1
 800b592:	f040 80ab 	bne.w	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b596:	2801      	cmp	r0, #1
 800b598:	f040 80c2 	bne.w	800b720 <HAL_TIM_Encoder_Start_DMA+0x244>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 800b59c:	2b01      	cmp	r3, #1
 800b59e:	f040 80c1 	bne.w	800b724 <HAL_TIM_Encoder_Start_DMA+0x248>
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800b5a2:	2a00      	cmp	r2, #0
 800b5a4:	f000 80c0 	beq.w	800b728 <HAL_TIM_Encoder_Start_DMA+0x24c>
 800b5a8:	2e00      	cmp	r6, #0
 800b5aa:	f000 80bf 	beq.w	800b72c <HAL_TIM_Encoder_Start_DMA+0x250>
 800b5ae:	2f00      	cmp	r7, #0
 800b5b0:	f000 80be 	beq.w	800b730 <HAL_TIM_Encoder_Start_DMA+0x254>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5b4:	2302      	movs	r3, #2
 800b5b6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5ba:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5be:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800b5c6:	e7b4      	b.n	800b532 <HAL_TIM_Encoder_Start_DMA+0x56>
    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b5c8:	f1bc 0f02 	cmp.w	ip, #2
 800b5cc:	f000 8094 	beq.w	800b6f8 <HAL_TIM_Encoder_Start_DMA+0x21c>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b5d0:	2b02      	cmp	r3, #2
 800b5d2:	f000 8093 	beq.w	800b6fc <HAL_TIM_Encoder_Start_DMA+0x220>
    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 800b5d6:	f1bc 0f01 	cmp.w	ip, #1
 800b5da:	f040 8091 	bne.w	800b700 <HAL_TIM_Encoder_Start_DMA+0x224>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	f040 8090 	bne.w	800b704 <HAL_TIM_Encoder_Start_DMA+0x228>
      if ((pData2 == NULL) || (Length == 0U))
 800b5e4:	2e00      	cmp	r6, #0
 800b5e6:	f000 808f 	beq.w	800b708 <HAL_TIM_Encoder_Start_DMA+0x22c>
 800b5ea:	2f00      	cmp	r7, #0
 800b5ec:	f000 808e 	beq.w	800b70c <HAL_TIM_Encoder_Start_DMA+0x230>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5f0:	2302      	movs	r3, #2
 800b5f2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5fa:	e79a      	b.n	800b532 <HAL_TIM_Encoder_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b5fc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b5fe:	494d      	ldr	r1, [pc, #308]	@ (800b734 <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b600:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b602:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b604:	494c      	ldr	r1, [pc, #304]	@ (800b738 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b606:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b608:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b60a:	494c      	ldr	r1, [pc, #304]	@ (800b73c <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b60c:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800b60e:	6821      	ldr	r1, [r4, #0]
 800b610:	463b      	mov	r3, r7
 800b612:	3134      	adds	r1, #52	@ 0x34
 800b614:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b616:	f7f8 fd62 	bl	80040de <HAL_DMA_Start_IT>
 800b61a:	4605      	mov	r5, r0
 800b61c:	b108      	cbz	r0, 800b622 <HAL_TIM_Encoder_Start_DMA+0x146>
        return HAL_ERROR;
 800b61e:	2501      	movs	r5, #1
 800b620:	e064      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b622:	6822      	ldr	r2, [r4, #0]
 800b624:	68d3      	ldr	r3, [r2, #12]
 800b626:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b62a:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b62c:	2201      	movs	r2, #1
 800b62e:	2100      	movs	r1, #0
 800b630:	6820      	ldr	r0, [r4, #0]
 800b632:	f7fe f9f6 	bl	8009a22 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b636:	6822      	ldr	r2, [r4, #0]
 800b638:	6813      	ldr	r3, [r2, #0]
 800b63a:	f043 0301 	orr.w	r3, r3, #1
 800b63e:	6013      	str	r3, [r2, #0]
      break;
 800b640:	e054      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b642:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b644:	4a3b      	ldr	r2, [pc, #236]	@ (800b734 <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b646:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b648:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b64a:	4a3b      	ldr	r2, [pc, #236]	@ (800b738 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b64c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 800b64e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b650:	4a3a      	ldr	r2, [pc, #232]	@ (800b73c <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b652:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800b654:	6821      	ldr	r1, [r4, #0]
 800b656:	463b      	mov	r3, r7
 800b658:	4632      	mov	r2, r6
 800b65a:	3138      	adds	r1, #56	@ 0x38
 800b65c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b65e:	f7f8 fd3e 	bl	80040de <HAL_DMA_Start_IT>
 800b662:	4605      	mov	r5, r0
 800b664:	b108      	cbz	r0, 800b66a <HAL_TIM_Encoder_Start_DMA+0x18e>
        return HAL_ERROR;
 800b666:	2501      	movs	r5, #1
 800b668:	e040      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b66a:	6822      	ldr	r2, [r4, #0]
 800b66c:	68d3      	ldr	r3, [r2, #12]
 800b66e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b672:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b674:	2201      	movs	r2, #1
 800b676:	2104      	movs	r1, #4
 800b678:	6820      	ldr	r0, [r4, #0]
 800b67a:	f7fe f9d2 	bl	8009a22 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b67e:	6822      	ldr	r2, [r4, #0]
 800b680:	6813      	ldr	r3, [r2, #0]
 800b682:	f043 0301 	orr.w	r3, r3, #1
 800b686:	6013      	str	r3, [r2, #0]
      break;
 800b688:	e030      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b68a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b68c:	4a29      	ldr	r2, [pc, #164]	@ (800b734 <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b68e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b690:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b692:	4a29      	ldr	r2, [pc, #164]	@ (800b738 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b694:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b696:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b698:	4a28      	ldr	r2, [pc, #160]	@ (800b73c <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b69a:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800b69c:	6821      	ldr	r1, [r4, #0]
 800b69e:	463b      	mov	r3, r7
 800b6a0:	4632      	mov	r2, r6
 800b6a2:	3138      	adds	r1, #56	@ 0x38
 800b6a4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b6a6:	f7f8 fd1a 	bl	80040de <HAL_DMA_Start_IT>
 800b6aa:	4605      	mov	r5, r0
 800b6ac:	b108      	cbz	r0, 800b6b2 <HAL_TIM_Encoder_Start_DMA+0x1d6>
        return HAL_ERROR;
 800b6ae:	2501      	movs	r5, #1
 800b6b0:	e01c      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b6b2:	6822      	ldr	r2, [r4, #0]
 800b6b4:	68d3      	ldr	r3, [r2, #12]
 800b6b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b6ba:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b6bc:	6822      	ldr	r2, [r4, #0]
 800b6be:	68d3      	ldr	r3, [r2, #12]
 800b6c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b6c4:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	6820      	ldr	r0, [r4, #0]
 800b6cc:	f7fe f9a9 	bl	8009a22 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	2104      	movs	r1, #4
 800b6d4:	6820      	ldr	r0, [r4, #0]
 800b6d6:	f7fe f9a4 	bl	8009a22 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b6da:	6822      	ldr	r2, [r4, #0]
 800b6dc:	6813      	ldr	r3, [r2, #0]
 800b6de:	f043 0301 	orr.w	r3, r3, #1
 800b6e2:	6013      	str	r3, [r2, #0]
      break;
 800b6e4:	e002      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	e000      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b6ea:	2501      	movs	r5, #1
}
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800b6f0:	4605      	mov	r5, r0
 800b6f2:	e7fb      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b6f4:	4605      	mov	r5, r0
 800b6f6:	e7f9      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b6f8:	4665      	mov	r5, ip
 800b6fa:	e7f7      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b6fc:	461d      	mov	r5, r3
 800b6fe:	e7f5      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b700:	2501      	movs	r5, #1
 800b702:	e7f3      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b704:	4665      	mov	r5, ip
 800b706:	e7f1      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
        return HAL_ERROR;
 800b708:	461d      	mov	r5, r3
 800b70a:	e7ef      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b70c:	461d      	mov	r5, r3
 800b70e:	e7ed      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b710:	4665      	mov	r5, ip
 800b712:	e7eb      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b714:	4605      	mov	r5, r0
 800b716:	e7e9      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b718:	461d      	mov	r5, r3
 800b71a:	e7e7      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b71c:	2501      	movs	r5, #1
 800b71e:	e7e5      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b720:	4665      	mov	r5, ip
 800b722:	e7e3      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b724:	4605      	mov	r5, r0
 800b726:	e7e1      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
        return HAL_ERROR;
 800b728:	461d      	mov	r5, r3
 800b72a:	e7df      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b72c:	461d      	mov	r5, r3
 800b72e:	e7dd      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b730:	461d      	mov	r5, r3
 800b732:	e7db      	b.n	800b6ec <HAL_TIM_Encoder_Start_DMA+0x210>
 800b734:	08008c13 	.word	0x08008c13
 800b738:	08008c95 	.word	0x08008c95
 800b73c:	08008f09 	.word	0x08008f09

0800b740 <HAL_TIM_Encoder_Stop_DMA>:
{
 800b740:	b538      	push	{r3, r4, r5, lr}
 800b742:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 800b744:	460d      	mov	r5, r1
 800b746:	2900      	cmp	r1, #0
 800b748:	d037      	beq.n	800b7ba <HAL_TIM_Encoder_Stop_DMA+0x7a>
  else if (Channel == TIM_CHANNEL_2)
 800b74a:	2904      	cmp	r1, #4
 800b74c:	d043      	beq.n	800b7d6 <HAL_TIM_Encoder_Stop_DMA+0x96>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b74e:	2200      	movs	r2, #0
 800b750:	4611      	mov	r1, r2
 800b752:	6800      	ldr	r0, [r0, #0]
 800b754:	f7fe f965 	bl	8009a22 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b758:	2200      	movs	r2, #0
 800b75a:	2104      	movs	r1, #4
 800b75c:	6820      	ldr	r0, [r4, #0]
 800b75e:	f7fe f960 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b762:	6822      	ldr	r2, [r4, #0]
 800b764:	68d3      	ldr	r3, [r2, #12]
 800b766:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b76a:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b76c:	6822      	ldr	r2, [r4, #0]
 800b76e:	68d3      	ldr	r3, [r2, #12]
 800b770:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b774:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b776:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b778:	f7f8 fd10 	bl	800419c <HAL_DMA_Abort_IT>
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b77c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b77e:	f7f8 fd0d 	bl	800419c <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800b782:	6823      	ldr	r3, [r4, #0]
 800b784:	6a19      	ldr	r1, [r3, #32]
 800b786:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b78a:	4211      	tst	r1, r2
 800b78c:	d108      	bne.n	800b7a0 <HAL_TIM_Encoder_Stop_DMA+0x60>
 800b78e:	6a19      	ldr	r1, [r3, #32]
 800b790:	f240 4244 	movw	r2, #1092	@ 0x444
 800b794:	4211      	tst	r1, r2
 800b796:	d103      	bne.n	800b7a0 <HAL_TIM_Encoder_Stop_DMA+0x60>
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	f022 0201 	bic.w	r2, r2, #1
 800b79e:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800b7a0:	b33d      	cbz	r5, 800b7f2 <HAL_TIM_Encoder_Stop_DMA+0xb2>
 800b7a2:	2d04      	cmp	r5, #4
 800b7a4:	d02c      	beq.n	800b800 <HAL_TIM_Encoder_Stop_DMA+0xc0>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7ac:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7b8:	e020      	b.n	800b7fc <HAL_TIM_Encoder_Stop_DMA+0xbc>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	4611      	mov	r1, r2
 800b7be:	6800      	ldr	r0, [r0, #0]
 800b7c0:	f7fe f92f 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b7c4:	6822      	ldr	r2, [r4, #0]
 800b7c6:	68d3      	ldr	r3, [r2, #12]
 800b7c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b7cc:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b7ce:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b7d0:	f7f8 fce4 	bl	800419c <HAL_DMA_Abort_IT>
 800b7d4:	e7d5      	b.n	800b782 <HAL_TIM_Encoder_Stop_DMA+0x42>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	2104      	movs	r1, #4
 800b7da:	6800      	ldr	r0, [r0, #0]
 800b7dc:	f7fe f921 	bl	8009a22 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b7e0:	6822      	ldr	r2, [r4, #0]
 800b7e2:	68d3      	ldr	r3, [r2, #12]
 800b7e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b7e8:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b7ea:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b7ec:	f7f8 fcd6 	bl	800419c <HAL_DMA_Abort_IT>
 800b7f0:	e7c7      	b.n	800b782 <HAL_TIM_Encoder_Stop_DMA+0x42>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b7f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b800:	2301      	movs	r3, #1
 800b802:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b80a:	e7f7      	b.n	800b7fc <HAL_TIM_Encoder_Stop_DMA+0xbc>

0800b80c <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800b80c:	f001 010f 	and.w	r1, r1, #15
 800b810:	f04f 0c04 	mov.w	ip, #4
 800b814:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b818:	6a03      	ldr	r3, [r0, #32]
 800b81a:	ea23 030c 	bic.w	r3, r3, ip
 800b81e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800b820:	6a03      	ldr	r3, [r0, #32]
 800b822:	408a      	lsls	r2, r1
 800b824:	4313      	orrs	r3, r2
 800b826:	6203      	str	r3, [r0, #32]
}
 800b828:	4770      	bx	lr

0800b82a <TIM_DMAErrorCCxN>:
{
 800b82a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b82c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b82e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b830:	4283      	cmp	r3, r0
 800b832:	d00b      	beq.n	800b84c <TIM_DMAErrorCCxN+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b834:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b836:	4283      	cmp	r3, r0
 800b838:	d00d      	beq.n	800b856 <TIM_DMAErrorCCxN+0x2c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b83a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b83c:	4283      	cmp	r3, r0
 800b83e:	d010      	beq.n	800b862 <TIM_DMAErrorCCxN+0x38>
  HAL_TIM_ErrorCallback(htim);
 800b840:	4620      	mov	r0, r4
 800b842:	f7fd fb60 	bl	8008f06 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b846:	2300      	movs	r3, #0
 800b848:	7723      	strb	r3, [r4, #28]
}
 800b84a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b84c:	2301      	movs	r3, #1
 800b84e:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b854:	e7f4      	b.n	800b840 <TIM_DMAErrorCCxN+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b856:	2302      	movs	r3, #2
 800b858:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b85a:	2301      	movs	r3, #1
 800b85c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b860:	e7ee      	b.n	800b840 <TIM_DMAErrorCCxN+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b862:	2304      	movs	r3, #4
 800b864:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b866:	2301      	movs	r3, #1
 800b868:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b86c:	e7e8      	b.n	800b840 <TIM_DMAErrorCCxN+0x16>

0800b86e <TIM_DMADelayPulseNCplt>:
{
 800b86e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b870:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b872:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b874:	4283      	cmp	r3, r0
 800b876:	d00b      	beq.n	800b890 <TIM_DMADelayPulseNCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b878:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b87a:	4283      	cmp	r3, r0
 800b87c:	d011      	beq.n	800b8a2 <TIM_DMADelayPulseNCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b87e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b880:	4283      	cmp	r3, r0
 800b882:	d017      	beq.n	800b8b4 <TIM_DMADelayPulseNCplt+0x46>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b884:	4620      	mov	r0, r4
 800b886:	f7fd fa24 	bl	8008cd2 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b88a:	2300      	movs	r3, #0
 800b88c:	7723      	strb	r3, [r4, #28]
}
 800b88e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b890:	2301      	movs	r3, #1
 800b892:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b894:	6983      	ldr	r3, [r0, #24]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d1f4      	bne.n	800b884 <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b89a:	2301      	movs	r3, #1
 800b89c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b8a0:	e7f0      	b.n	800b884 <TIM_DMADelayPulseNCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b8a2:	2302      	movs	r3, #2
 800b8a4:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b8a6:	6983      	ldr	r3, [r0, #24]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d1eb      	bne.n	800b884 <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8b2:	e7e7      	b.n	800b884 <TIM_DMADelayPulseNCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b8b4:	2304      	movs	r3, #4
 800b8b6:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b8b8:	6983      	ldr	r3, [r0, #24]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d1e2      	bne.n	800b884 <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b8be:	2301      	movs	r3, #1
 800b8c0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b8c4:	e7de      	b.n	800b884 <TIM_DMADelayPulseNCplt+0x16>

0800b8c6 <HAL_TIMEx_HallSensor_MspInit>:
}
 800b8c6:	4770      	bx	lr

0800b8c8 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	d065      	beq.n	800b998 <HAL_TIMEx_HallSensor_Init+0xd0>
{
 800b8cc:	b570      	push	{r4, r5, r6, lr}
 800b8ce:	b088      	sub	sp, #32
 800b8d0:	460e      	mov	r6, r1
 800b8d2:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800b8d4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d058      	beq.n	800b98e <HAL_TIMEx_HallSensor_Init+0xc6>
  htim->State = HAL_TIM_STATE_BUSY;
 800b8dc:	2302      	movs	r3, #2
 800b8de:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b8e2:	4621      	mov	r1, r4
 800b8e4:	f851 0b04 	ldr.w	r0, [r1], #4
 800b8e8:	f7fd fb68 	bl	8008fbc <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800b8ec:	68b3      	ldr	r3, [r6, #8]
 800b8ee:	2203      	movs	r2, #3
 800b8f0:	6831      	ldr	r1, [r6, #0]
 800b8f2:	6820      	ldr	r0, [r4, #0]
 800b8f4:	f7fd fdc6 	bl	8009484 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b8f8:	6822      	ldr	r2, [r4, #0]
 800b8fa:	6993      	ldr	r3, [r2, #24]
 800b8fc:	f023 030c 	bic.w	r3, r3, #12
 800b900:	6193      	str	r3, [r2, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800b902:	6822      	ldr	r2, [r4, #0]
 800b904:	6993      	ldr	r3, [r2, #24]
 800b906:	6871      	ldr	r1, [r6, #4]
 800b908:	430b      	orrs	r3, r1
 800b90a:	6193      	str	r3, [r2, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800b90c:	6822      	ldr	r2, [r4, #0]
 800b90e:	6853      	ldr	r3, [r2, #4]
 800b910:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b914:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800b916:	6822      	ldr	r2, [r4, #0]
 800b918:	6893      	ldr	r3, [r2, #8]
 800b91a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b91e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800b920:	6822      	ldr	r2, [r4, #0]
 800b922:	6893      	ldr	r3, [r2, #8]
 800b924:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b928:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800b92a:	6822      	ldr	r2, [r4, #0]
 800b92c:	6893      	ldr	r3, [r2, #8]
 800b92e:	f023 0307 	bic.w	r3, r3, #7
 800b932:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800b934:	6822      	ldr	r2, [r4, #0]
 800b936:	6893      	ldr	r3, [r2, #8]
 800b938:	f043 0304 	orr.w	r3, r3, #4
 800b93c:	6093      	str	r3, [r2, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800b93e:	2500      	movs	r5, #0
 800b940:	9505      	str	r5, [sp, #20]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800b942:	9506      	str	r5, [sp, #24]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800b944:	2370      	movs	r3, #112	@ 0x70
 800b946:	9301      	str	r3, [sp, #4]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800b948:	9507      	str	r5, [sp, #28]
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800b94a:	9504      	str	r5, [sp, #16]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b94c:	9503      	str	r5, [sp, #12]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800b94e:	68f3      	ldr	r3, [r6, #12]
 800b950:	9302      	str	r3, [sp, #8]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800b952:	a901      	add	r1, sp, #4
 800b954:	6820      	ldr	r0, [r4, #0]
 800b956:	f7fd fcbf 	bl	80092d8 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800b95a:	6822      	ldr	r2, [r4, #0]
 800b95c:	6853      	ldr	r3, [r2, #4]
 800b95e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b962:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800b964:	6822      	ldr	r2, [r4, #0]
 800b966:	6853      	ldr	r3, [r2, #4]
 800b968:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800b96c:	6053      	str	r3, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b96e:	2301      	movs	r3, #1
 800b970:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b974:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b978:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b97c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 800b984:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800b988:	4628      	mov	r0, r5
}
 800b98a:	b008      	add	sp, #32
 800b98c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800b98e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 800b992:	f7ff ff98 	bl	800b8c6 <HAL_TIMEx_HallSensor_MspInit>
 800b996:	e7a1      	b.n	800b8dc <HAL_TIMEx_HallSensor_Init+0x14>
    return HAL_ERROR;
 800b998:	2001      	movs	r0, #1
}
 800b99a:	4770      	bx	lr

0800b99c <HAL_TIMEx_HallSensor_MspDeInit>:
}
 800b99c:	4770      	bx	lr

0800b99e <HAL_TIMEx_HallSensor_DeInit>:
{
 800b99e:	b510      	push	{r4, lr}
 800b9a0:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800b9a2:	2302      	movs	r3, #2
 800b9a4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 800b9a8:	6803      	ldr	r3, [r0, #0]
 800b9aa:	6a19      	ldr	r1, [r3, #32]
 800b9ac:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b9b0:	4211      	tst	r1, r2
 800b9b2:	d108      	bne.n	800b9c6 <HAL_TIMEx_HallSensor_DeInit+0x28>
 800b9b4:	6a19      	ldr	r1, [r3, #32]
 800b9b6:	f240 4244 	movw	r2, #1092	@ 0x444
 800b9ba:	4211      	tst	r1, r2
 800b9bc:	d103      	bne.n	800b9c6 <HAL_TIMEx_HallSensor_DeInit+0x28>
 800b9be:	681a      	ldr	r2, [r3, #0]
 800b9c0:	f022 0201 	bic.w	r2, r2, #1
 800b9c4:	601a      	str	r2, [r3, #0]
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	f7ff ffe8 	bl	800b99c <HAL_TIMEx_HallSensor_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800b9cc:	2000      	movs	r0, #0
 800b9ce:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800b9d2:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800b9d6:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800b9da:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800b9de:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 800b9e2:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b9e6:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 800b9ea:	bd10      	pop	{r4, pc}

0800b9ec <HAL_TIMEx_HallSensor_Start>:
{
 800b9ec:	b510      	push	{r4, lr}
 800b9ee:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b9f0:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b9f4:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b9f6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b9fa:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b9fe:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ba02:	2801      	cmp	r0, #1
 800ba04:	d13f      	bne.n	800ba86 <HAL_TIMEx_HallSensor_Start+0x9a>
 800ba06:	b2db      	uxtb	r3, r3
 800ba08:	b2d2      	uxtb	r2, r2
 800ba0a:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d13b      	bne.n	800ba88 <HAL_TIMEx_HallSensor_Start+0x9c>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ba10:	2a01      	cmp	r2, #1
 800ba12:	d13a      	bne.n	800ba8a <HAL_TIMEx_HallSensor_Start+0x9e>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ba14:	2901      	cmp	r1, #1
 800ba16:	d001      	beq.n	800ba1c <HAL_TIMEx_HallSensor_Start+0x30>
    return HAL_ERROR;
 800ba18:	4610      	mov	r0, r2
 800ba1a:	e035      	b.n	800ba88 <HAL_TIMEx_HallSensor_Start+0x9c>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba1c:	2302      	movs	r3, #2
 800ba1e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba22:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba26:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ba2e:	2100      	movs	r1, #0
 800ba30:	6820      	ldr	r0, [r4, #0]
 800ba32:	f7fd fff6 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba36:	6823      	ldr	r3, [r4, #0]
 800ba38:	4a16      	ldr	r2, [pc, #88]	@ (800ba94 <HAL_TIMEx_HallSensor_Start+0xa8>)
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d018      	beq.n	800ba70 <HAL_TIMEx_HallSensor_Start+0x84>
 800ba3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d014      	beq.n	800ba70 <HAL_TIMEx_HallSensor_Start+0x84>
 800ba46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba4a:	d011      	beq.n	800ba70 <HAL_TIMEx_HallSensor_Start+0x84>
 800ba4c:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d00d      	beq.n	800ba70 <HAL_TIMEx_HallSensor_Start+0x84>
 800ba54:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d009      	beq.n	800ba70 <HAL_TIMEx_HallSensor_Start+0x84>
 800ba5c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ba60:	4293      	cmp	r3, r2
 800ba62:	d005      	beq.n	800ba70 <HAL_TIMEx_HallSensor_Start+0x84>
    __HAL_TIM_ENABLE(htim);
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	f042 0201 	orr.w	r2, r2, #1
 800ba6a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800ba6c:	2000      	movs	r0, #0
 800ba6e:	e00b      	b.n	800ba88 <HAL_TIMEx_HallSensor_Start+0x9c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba70:	689a      	ldr	r2, [r3, #8]
 800ba72:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba76:	2a06      	cmp	r2, #6
 800ba78:	d009      	beq.n	800ba8e <HAL_TIMEx_HallSensor_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 800ba7a:	681a      	ldr	r2, [r3, #0]
 800ba7c:	f042 0201 	orr.w	r2, r2, #1
 800ba80:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800ba82:	2000      	movs	r0, #0
 800ba84:	e000      	b.n	800ba88 <HAL_TIMEx_HallSensor_Start+0x9c>
    return HAL_ERROR;
 800ba86:	2001      	movs	r0, #1
}
 800ba88:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	e7fc      	b.n	800ba88 <HAL_TIMEx_HallSensor_Start+0x9c>
  return HAL_OK;
 800ba8e:	2000      	movs	r0, #0
 800ba90:	e7fa      	b.n	800ba88 <HAL_TIMEx_HallSensor_Start+0x9c>
 800ba92:	bf00      	nop
 800ba94:	40012c00 	.word	0x40012c00

0800ba98 <HAL_TIMEx_HallSensor_Stop>:
{
 800ba98:	b510      	push	{r4, lr}
 800ba9a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	4611      	mov	r1, r2
 800baa0:	6800      	ldr	r0, [r0, #0]
 800baa2:	f7fd ffbe 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800baa6:	6823      	ldr	r3, [r4, #0]
 800baa8:	6a19      	ldr	r1, [r3, #32]
 800baaa:	f241 1211 	movw	r2, #4369	@ 0x1111
 800baae:	4211      	tst	r1, r2
 800bab0:	d108      	bne.n	800bac4 <HAL_TIMEx_HallSensor_Stop+0x2c>
 800bab2:	6a19      	ldr	r1, [r3, #32]
 800bab4:	f240 4244 	movw	r2, #1092	@ 0x444
 800bab8:	4211      	tst	r1, r2
 800baba:	d103      	bne.n	800bac4 <HAL_TIMEx_HallSensor_Stop+0x2c>
 800babc:	681a      	ldr	r2, [r3, #0]
 800babe:	f022 0201 	bic.w	r2, r2, #1
 800bac2:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bac4:	2301      	movs	r3, #1
 800bac6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800baca:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bace:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800bad6:	2000      	movs	r0, #0
 800bad8:	bd10      	pop	{r4, pc}
	...

0800badc <HAL_TIMEx_HallSensor_Start_IT>:
{
 800badc:	b510      	push	{r4, lr}
 800bade:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bae0:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800bae4:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bae6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800baea:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800baee:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800baf2:	2801      	cmp	r0, #1
 800baf4:	d145      	bne.n	800bb82 <HAL_TIMEx_HallSensor_Start_IT+0xa6>
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	b2d2      	uxtb	r2, r2
 800bafa:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d141      	bne.n	800bb84 <HAL_TIMEx_HallSensor_Start_IT+0xa8>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bb00:	2a01      	cmp	r2, #1
 800bb02:	d140      	bne.n	800bb86 <HAL_TIMEx_HallSensor_Start_IT+0xaa>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bb04:	2901      	cmp	r1, #1
 800bb06:	d001      	beq.n	800bb0c <HAL_TIMEx_HallSensor_Start_IT+0x30>
    return HAL_ERROR;
 800bb08:	4610      	mov	r0, r2
 800bb0a:	e03b      	b.n	800bb84 <HAL_TIMEx_HallSensor_Start_IT+0xa8>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb0c:	2302      	movs	r3, #2
 800bb0e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb12:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb16:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bb1e:	6822      	ldr	r2, [r4, #0]
 800bb20:	68d3      	ldr	r3, [r2, #12]
 800bb22:	f043 0302 	orr.w	r3, r3, #2
 800bb26:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bb28:	2201      	movs	r2, #1
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	6820      	ldr	r0, [r4, #0]
 800bb2e:	f7fd ff78 	bl	8009a22 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	4a16      	ldr	r2, [pc, #88]	@ (800bb90 <HAL_TIMEx_HallSensor_Start_IT+0xb4>)
 800bb36:	4293      	cmp	r3, r2
 800bb38:	d018      	beq.n	800bb6c <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800bb3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d014      	beq.n	800bb6c <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800bb42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb46:	d011      	beq.n	800bb6c <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800bb48:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d00d      	beq.n	800bb6c <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800bb50:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bb54:	4293      	cmp	r3, r2
 800bb56:	d009      	beq.n	800bb6c <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800bb58:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d005      	beq.n	800bb6c <HAL_TIMEx_HallSensor_Start_IT+0x90>
    __HAL_TIM_ENABLE(htim);
 800bb60:	681a      	ldr	r2, [r3, #0]
 800bb62:	f042 0201 	orr.w	r2, r2, #1
 800bb66:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800bb68:	2000      	movs	r0, #0
 800bb6a:	e00b      	b.n	800bb84 <HAL_TIMEx_HallSensor_Start_IT+0xa8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb6c:	689a      	ldr	r2, [r3, #8]
 800bb6e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb72:	2a06      	cmp	r2, #6
 800bb74:	d009      	beq.n	800bb8a <HAL_TIMEx_HallSensor_Start_IT+0xae>
      __HAL_TIM_ENABLE(htim);
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	f042 0201 	orr.w	r2, r2, #1
 800bb7c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800bb7e:	2000      	movs	r0, #0
 800bb80:	e000      	b.n	800bb84 <HAL_TIMEx_HallSensor_Start_IT+0xa8>
    return HAL_ERROR;
 800bb82:	2001      	movs	r0, #1
}
 800bb84:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800bb86:	4618      	mov	r0, r3
 800bb88:	e7fc      	b.n	800bb84 <HAL_TIMEx_HallSensor_Start_IT+0xa8>
  return HAL_OK;
 800bb8a:	2000      	movs	r0, #0
 800bb8c:	e7fa      	b.n	800bb84 <HAL_TIMEx_HallSensor_Start_IT+0xa8>
 800bb8e:	bf00      	nop
 800bb90:	40012c00 	.word	0x40012c00

0800bb94 <HAL_TIMEx_HallSensor_Stop_IT>:
{
 800bb94:	b510      	push	{r4, lr}
 800bb96:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800bb98:	2200      	movs	r2, #0
 800bb9a:	4611      	mov	r1, r2
 800bb9c:	6800      	ldr	r0, [r0, #0]
 800bb9e:	f7fd ff40 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bba2:	6822      	ldr	r2, [r4, #0]
 800bba4:	68d3      	ldr	r3, [r2, #12]
 800bba6:	f023 0302 	bic.w	r3, r3, #2
 800bbaa:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800bbac:	6823      	ldr	r3, [r4, #0]
 800bbae:	6a19      	ldr	r1, [r3, #32]
 800bbb0:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bbb4:	4211      	tst	r1, r2
 800bbb6:	d108      	bne.n	800bbca <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 800bbb8:	6a19      	ldr	r1, [r3, #32]
 800bbba:	f240 4244 	movw	r2, #1092	@ 0x444
 800bbbe:	4211      	tst	r1, r2
 800bbc0:	d103      	bne.n	800bbca <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	f022 0201 	bic.w	r2, r2, #1
 800bbc8:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bbca:	2301      	movs	r3, #1
 800bbcc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bbd0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bbd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bbd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800bbdc:	2000      	movs	r0, #0
 800bbde:	bd10      	pop	{r4, pc}

0800bbe0 <HAL_TIMEx_HallSensor_Start_DMA>:
{
 800bbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bbe4:	f890 c03e 	ldrb.w	ip, [r0, #62]	@ 0x3e
 800bbe8:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bbec:	f894 c042 	ldrb.w	ip, [r4, #66]	@ 0x42
  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800bbf0:	2802      	cmp	r0, #2
 800bbf2:	d057      	beq.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
 800bbf4:	460f      	mov	r7, r1
 800bbf6:	4616      	mov	r6, r2
 800bbf8:	fa5f f58c 	uxtb.w	r5, ip
      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800bbfc:	2d02      	cmp	r5, #2
 800bbfe:	d04e      	beq.n	800bc9e <HAL_TIMEx_HallSensor_Start_DMA+0xbe>
  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800bc00:	2801      	cmp	r0, #1
 800bc02:	d14e      	bne.n	800bca2 <HAL_TIMEx_HallSensor_Start_DMA+0xc2>
           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800bc04:	2d01      	cmp	r5, #1
 800bc06:	d14d      	bne.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    if ((pData == NULL) || (Length == 0U))
 800bc08:	2900      	cmp	r1, #0
 800bc0a:	d04c      	beq.n	800bca6 <HAL_TIMEx_HallSensor_Start_DMA+0xc6>
 800bc0c:	b90a      	cbnz	r2, 800bc12 <HAL_TIMEx_HallSensor_Start_DMA+0x32>
      return HAL_ERROR;
 800bc0e:	4628      	mov	r0, r5
 800bc10:	e048      	b.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc12:	2302      	movs	r3, #2
 800bc14:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	2100      	movs	r1, #0
 800bc20:	6820      	ldr	r0, [r4, #0]
 800bc22:	f7fd fefe 	bl	8009a22 <TIM_CCxChannelCmd>
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800bc26:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bc28:	4a21      	ldr	r2, [pc, #132]	@ (800bcb0 <HAL_TIMEx_HallSensor_Start_DMA+0xd0>)
 800bc2a:	629a      	str	r2, [r3, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800bc2c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bc2e:	4a21      	ldr	r2, [pc, #132]	@ (800bcb4 <HAL_TIMEx_HallSensor_Start_DMA+0xd4>)
 800bc30:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800bc32:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bc34:	4a20      	ldr	r2, [pc, #128]	@ (800bcb8 <HAL_TIMEx_HallSensor_Start_DMA+0xd8>)
 800bc36:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800bc38:	6821      	ldr	r1, [r4, #0]
 800bc3a:	4633      	mov	r3, r6
 800bc3c:	463a      	mov	r2, r7
 800bc3e:	3134      	adds	r1, #52	@ 0x34
 800bc40:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800bc42:	f7f8 fa4c 	bl	80040de <HAL_DMA_Start_IT>
 800bc46:	bb80      	cbnz	r0, 800bcaa <HAL_TIMEx_HallSensor_Start_DMA+0xca>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800bc48:	6822      	ldr	r2, [r4, #0]
 800bc4a:	68d3      	ldr	r3, [r2, #12]
 800bc4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bc50:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc52:	6823      	ldr	r3, [r4, #0]
 800bc54:	4a19      	ldr	r2, [pc, #100]	@ (800bcbc <HAL_TIMEx_HallSensor_Start_DMA+0xdc>)
 800bc56:	4293      	cmp	r3, r2
 800bc58:	d017      	beq.n	800bc8a <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800bc5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d013      	beq.n	800bc8a <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800bc62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc66:	d010      	beq.n	800bc8a <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800bc68:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d00c      	beq.n	800bc8a <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800bc70:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d008      	beq.n	800bc8a <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800bc78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d004      	beq.n	800bc8a <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
    __HAL_TIM_ENABLE(htim);
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	f042 0201 	orr.w	r2, r2, #1
 800bc86:	601a      	str	r2, [r3, #0]
 800bc88:	e00c      	b.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc8a:	689a      	ldr	r2, [r3, #8]
 800bc8c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc90:	2a06      	cmp	r2, #6
 800bc92:	d007      	beq.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
      __HAL_TIM_ENABLE(htim);
 800bc94:	681a      	ldr	r2, [r3, #0]
 800bc96:	f042 0201 	orr.w	r2, r2, #1
 800bc9a:	601a      	str	r2, [r3, #0]
 800bc9c:	e002      	b.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_BUSY;
 800bc9e:	4628      	mov	r0, r5
 800bca0:	e000      	b.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_ERROR;
 800bca2:	2001      	movs	r0, #1
}
 800bca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800bca6:	4628      	mov	r0, r5
 800bca8:	e7fc      	b.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_ERROR;
 800bcaa:	4628      	mov	r0, r5
 800bcac:	e7fa      	b.n	800bca4 <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
 800bcae:	bf00      	nop
 800bcb0:	08008c13 	.word	0x08008c13
 800bcb4:	08008c95 	.word	0x08008c95
 800bcb8:	08008f09 	.word	0x08008f09
 800bcbc:	40012c00 	.word	0x40012c00

0800bcc0 <HAL_TIMEx_HallSensor_Stop_DMA>:
{
 800bcc0:	b510      	push	{r4, lr}
 800bcc2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	4611      	mov	r1, r2
 800bcc8:	6800      	ldr	r0, [r0, #0]
 800bcca:	f7fd feaa 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800bcce:	6822      	ldr	r2, [r4, #0]
 800bcd0:	68d3      	ldr	r3, [r2, #12]
 800bcd2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bcd6:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800bcd8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800bcda:	f7f8 fa5f 	bl	800419c <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	6a19      	ldr	r1, [r3, #32]
 800bce2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bce6:	4211      	tst	r1, r2
 800bce8:	d108      	bne.n	800bcfc <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 800bcea:	6a19      	ldr	r1, [r3, #32]
 800bcec:	f240 4244 	movw	r2, #1092	@ 0x444
 800bcf0:	4211      	tst	r1, r2
 800bcf2:	d103      	bne.n	800bcfc <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 800bcf4:	681a      	ldr	r2, [r3, #0]
 800bcf6:	f022 0201 	bic.w	r2, r2, #1
 800bcfa:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bd02:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800bd06:	2000      	movs	r0, #0
 800bd08:	bd10      	pop	{r4, pc}
	...

0800bd0c <HAL_TIMEx_OCN_Start>:
{
 800bd0c:	b510      	push	{r4, lr}
 800bd0e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd10:	4608      	mov	r0, r1
 800bd12:	2900      	cmp	r1, #0
 800bd14:	d133      	bne.n	800bd7e <HAL_TIMEx_OCN_Start+0x72>
 800bd16:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	3b01      	subs	r3, #1
 800bd1e:	bf18      	it	ne
 800bd20:	2301      	movne	r3, #1
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d15f      	bne.n	800bde6 <HAL_TIMEx_OCN_Start+0xda>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd26:	2800      	cmp	r0, #0
 800bd28:	d142      	bne.n	800bdb0 <HAL_TIMEx_OCN_Start+0xa4>
 800bd2a:	2302      	movs	r3, #2
 800bd2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bd30:	2204      	movs	r2, #4
 800bd32:	4601      	mov	r1, r0
 800bd34:	6820      	ldr	r0, [r4, #0]
 800bd36:	f7ff fd69 	bl	800b80c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800bd3a:	6822      	ldr	r2, [r4, #0]
 800bd3c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bd3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd42:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd44:	6823      	ldr	r3, [r4, #0]
 800bd46:	4a2a      	ldr	r2, [pc, #168]	@ (800bdf0 <HAL_TIMEx_OCN_Start+0xe4>)
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d041      	beq.n	800bdd0 <HAL_TIMEx_OCN_Start+0xc4>
 800bd4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d03d      	beq.n	800bdd0 <HAL_TIMEx_OCN_Start+0xc4>
 800bd54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd58:	d03a      	beq.n	800bdd0 <HAL_TIMEx_OCN_Start+0xc4>
 800bd5a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d036      	beq.n	800bdd0 <HAL_TIMEx_OCN_Start+0xc4>
 800bd62:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d032      	beq.n	800bdd0 <HAL_TIMEx_OCN_Start+0xc4>
 800bd6a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d02e      	beq.n	800bdd0 <HAL_TIMEx_OCN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800bd72:	681a      	ldr	r2, [r3, #0]
 800bd74:	f042 0201 	orr.w	r2, r2, #1
 800bd78:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800bd7a:	2000      	movs	r0, #0
 800bd7c:	e032      	b.n	800bde4 <HAL_TIMEx_OCN_Start+0xd8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd7e:	2904      	cmp	r1, #4
 800bd80:	d008      	beq.n	800bd94 <HAL_TIMEx_OCN_Start+0x88>
 800bd82:	2908      	cmp	r1, #8
 800bd84:	d00d      	beq.n	800bda2 <HAL_TIMEx_OCN_Start+0x96>
 800bd86:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800bd8a:	b2db      	uxtb	r3, r3
 800bd8c:	3b01      	subs	r3, #1
 800bd8e:	bf18      	it	ne
 800bd90:	2301      	movne	r3, #1
 800bd92:	e7c6      	b.n	800bd22 <HAL_TIMEx_OCN_Start+0x16>
 800bd94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bd98:	b2db      	uxtb	r3, r3
 800bd9a:	3b01      	subs	r3, #1
 800bd9c:	bf18      	it	ne
 800bd9e:	2301      	movne	r3, #1
 800bda0:	e7bf      	b.n	800bd22 <HAL_TIMEx_OCN_Start+0x16>
 800bda2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	3b01      	subs	r3, #1
 800bdaa:	bf18      	it	ne
 800bdac:	2301      	movne	r3, #1
 800bdae:	e7b8      	b.n	800bd22 <HAL_TIMEx_OCN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdb0:	2804      	cmp	r0, #4
 800bdb2:	d005      	beq.n	800bdc0 <HAL_TIMEx_OCN_Start+0xb4>
 800bdb4:	2808      	cmp	r0, #8
 800bdb6:	d007      	beq.n	800bdc8 <HAL_TIMEx_OCN_Start+0xbc>
 800bdb8:	2302      	movs	r3, #2
 800bdba:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800bdbe:	e7b7      	b.n	800bd30 <HAL_TIMEx_OCN_Start+0x24>
 800bdc0:	2302      	movs	r3, #2
 800bdc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdc6:	e7b3      	b.n	800bd30 <HAL_TIMEx_OCN_Start+0x24>
 800bdc8:	2302      	movs	r3, #2
 800bdca:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800bdce:	e7af      	b.n	800bd30 <HAL_TIMEx_OCN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bdd0:	689a      	ldr	r2, [r3, #8]
 800bdd2:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdd6:	2a06      	cmp	r2, #6
 800bdd8:	d007      	beq.n	800bdea <HAL_TIMEx_OCN_Start+0xde>
      __HAL_TIM_ENABLE(htim);
 800bdda:	681a      	ldr	r2, [r3, #0]
 800bddc:	f042 0201 	orr.w	r2, r2, #1
 800bde0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800bde2:	2000      	movs	r0, #0
}
 800bde4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800bde6:	2001      	movs	r0, #1
 800bde8:	e7fc      	b.n	800bde4 <HAL_TIMEx_OCN_Start+0xd8>
  return HAL_OK;
 800bdea:	2000      	movs	r0, #0
 800bdec:	e7fa      	b.n	800bde4 <HAL_TIMEx_OCN_Start+0xd8>
 800bdee:	bf00      	nop
 800bdf0:	40012c00 	.word	0x40012c00

0800bdf4 <HAL_TIMEx_OCN_Stop>:
{
 800bdf4:	b538      	push	{r3, r4, r5, lr}
 800bdf6:	4604      	mov	r4, r0
 800bdf8:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	6800      	ldr	r0, [r0, #0]
 800bdfe:	f7ff fd05 	bl	800b80c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800be02:	6823      	ldr	r3, [r4, #0]
 800be04:	6a19      	ldr	r1, [r3, #32]
 800be06:	f241 1211 	movw	r2, #4369	@ 0x1111
 800be0a:	4211      	tst	r1, r2
 800be0c:	d108      	bne.n	800be20 <HAL_TIMEx_OCN_Stop+0x2c>
 800be0e:	6a19      	ldr	r1, [r3, #32]
 800be10:	f240 4244 	movw	r2, #1092	@ 0x444
 800be14:	4211      	tst	r1, r2
 800be16:	d103      	bne.n	800be20 <HAL_TIMEx_OCN_Stop+0x2c>
 800be18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be1e:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800be20:	6823      	ldr	r3, [r4, #0]
 800be22:	6a19      	ldr	r1, [r3, #32]
 800be24:	f241 1211 	movw	r2, #4369	@ 0x1111
 800be28:	4211      	tst	r1, r2
 800be2a:	d108      	bne.n	800be3e <HAL_TIMEx_OCN_Stop+0x4a>
 800be2c:	6a19      	ldr	r1, [r3, #32]
 800be2e:	f240 4244 	movw	r2, #1092	@ 0x444
 800be32:	4211      	tst	r1, r2
 800be34:	d103      	bne.n	800be3e <HAL_TIMEx_OCN_Stop+0x4a>
 800be36:	681a      	ldr	r2, [r3, #0]
 800be38:	f022 0201 	bic.w	r2, r2, #1
 800be3c:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800be3e:	b925      	cbnz	r5, 800be4a <HAL_TIMEx_OCN_Stop+0x56>
 800be40:	2301      	movs	r3, #1
 800be42:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800be46:	2000      	movs	r0, #0
 800be48:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800be4a:	2d04      	cmp	r5, #4
 800be4c:	d005      	beq.n	800be5a <HAL_TIMEx_OCN_Stop+0x66>
 800be4e:	2d08      	cmp	r5, #8
 800be50:	d007      	beq.n	800be62 <HAL_TIMEx_OCN_Stop+0x6e>
 800be52:	2301      	movs	r3, #1
 800be54:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800be58:	e7f5      	b.n	800be46 <HAL_TIMEx_OCN_Stop+0x52>
 800be5a:	2301      	movs	r3, #1
 800be5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be60:	e7f1      	b.n	800be46 <HAL_TIMEx_OCN_Stop+0x52>
 800be62:	2301      	movs	r3, #1
 800be64:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800be68:	e7ed      	b.n	800be46 <HAL_TIMEx_OCN_Stop+0x52>
	...

0800be6c <HAL_TIMEx_OCN_Start_IT>:
{
 800be6c:	b510      	push	{r4, lr}
 800be6e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800be70:	4608      	mov	r0, r1
 800be72:	2900      	cmp	r1, #0
 800be74:	d13d      	bne.n	800bef2 <HAL_TIMEx_OCN_Start_IT+0x86>
 800be76:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	3b01      	subs	r3, #1
 800be7e:	bf18      	it	ne
 800be80:	2301      	movne	r3, #1
 800be82:	2b00      	cmp	r3, #0
 800be84:	d17a      	bne.n	800bf7c <HAL_TIMEx_OCN_Start_IT+0x110>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be86:	2800      	cmp	r0, #0
 800be88:	d14c      	bne.n	800bf24 <HAL_TIMEx_OCN_Start_IT+0xb8>
 800be8a:	2302      	movs	r3, #2
 800be8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800be90:	6822      	ldr	r2, [r4, #0]
 800be92:	68d3      	ldr	r3, [r2, #12]
 800be94:	f043 0302 	orr.w	r3, r3, #2
 800be98:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800be9a:	6822      	ldr	r2, [r4, #0]
 800be9c:	68d3      	ldr	r3, [r2, #12]
 800be9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bea2:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bea4:	2204      	movs	r2, #4
 800bea6:	4601      	mov	r1, r0
 800bea8:	6820      	ldr	r0, [r4, #0]
 800beaa:	f7ff fcaf 	bl	800b80c <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800beae:	6822      	ldr	r2, [r4, #0]
 800beb0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800beb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800beb6:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800beb8:	6823      	ldr	r3, [r4, #0]
 800beba:	4a32      	ldr	r2, [pc, #200]	@ (800bf84 <HAL_TIMEx_OCN_Start_IT+0x118>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d052      	beq.n	800bf66 <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bec0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d04e      	beq.n	800bf66 <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bec8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800becc:	d04b      	beq.n	800bf66 <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bece:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d047      	beq.n	800bf66 <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bed6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800beda:	4293      	cmp	r3, r2
 800bedc:	d043      	beq.n	800bf66 <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bede:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d03f      	beq.n	800bf66 <HAL_TIMEx_OCN_Start_IT+0xfa>
      __HAL_TIM_ENABLE(htim);
 800bee6:	681a      	ldr	r2, [r3, #0]
 800bee8:	f042 0201 	orr.w	r2, r2, #1
 800beec:	601a      	str	r2, [r3, #0]
 800beee:	2000      	movs	r0, #0
 800bef0:	e043      	b.n	800bf7a <HAL_TIMEx_OCN_Start_IT+0x10e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bef2:	2904      	cmp	r1, #4
 800bef4:	d008      	beq.n	800bf08 <HAL_TIMEx_OCN_Start_IT+0x9c>
 800bef6:	2908      	cmp	r1, #8
 800bef8:	d00d      	beq.n	800bf16 <HAL_TIMEx_OCN_Start_IT+0xaa>
 800befa:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800befe:	b2db      	uxtb	r3, r3
 800bf00:	3b01      	subs	r3, #1
 800bf02:	bf18      	it	ne
 800bf04:	2301      	movne	r3, #1
 800bf06:	e7bc      	b.n	800be82 <HAL_TIMEx_OCN_Start_IT+0x16>
 800bf08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf0c:	b2db      	uxtb	r3, r3
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	bf18      	it	ne
 800bf12:	2301      	movne	r3, #1
 800bf14:	e7b5      	b.n	800be82 <HAL_TIMEx_OCN_Start_IT+0x16>
 800bf16:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bf1a:	b2db      	uxtb	r3, r3
 800bf1c:	3b01      	subs	r3, #1
 800bf1e:	bf18      	it	ne
 800bf20:	2301      	movne	r3, #1
 800bf22:	e7ae      	b.n	800be82 <HAL_TIMEx_OCN_Start_IT+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf24:	2804      	cmp	r0, #4
 800bf26:	d00c      	beq.n	800bf42 <HAL_TIMEx_OCN_Start_IT+0xd6>
 800bf28:	2808      	cmp	r0, #8
 800bf2a:	d013      	beq.n	800bf54 <HAL_TIMEx_OCN_Start_IT+0xe8>
 800bf2c:	2302      	movs	r3, #2
 800bf2e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  switch (Channel)
 800bf32:	2804      	cmp	r0, #4
 800bf34:	d008      	beq.n	800bf48 <HAL_TIMEx_OCN_Start_IT+0xdc>
 800bf36:	2808      	cmp	r0, #8
 800bf38:	d00f      	beq.n	800bf5a <HAL_TIMEx_OCN_Start_IT+0xee>
 800bf3a:	2800      	cmp	r0, #0
 800bf3c:	d0a8      	beq.n	800be90 <HAL_TIMEx_OCN_Start_IT+0x24>
 800bf3e:	2001      	movs	r0, #1
 800bf40:	e01b      	b.n	800bf7a <HAL_TIMEx_OCN_Start_IT+0x10e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf42:	2302      	movs	r3, #2
 800bf44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bf48:	6822      	ldr	r2, [r4, #0]
 800bf4a:	68d3      	ldr	r3, [r2, #12]
 800bf4c:	f043 0304 	orr.w	r3, r3, #4
 800bf50:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bf52:	e7a2      	b.n	800be9a <HAL_TIMEx_OCN_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf54:	2302      	movs	r3, #2
 800bf56:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bf5a:	6822      	ldr	r2, [r4, #0]
 800bf5c:	68d3      	ldr	r3, [r2, #12]
 800bf5e:	f043 0308 	orr.w	r3, r3, #8
 800bf62:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bf64:	e799      	b.n	800be9a <HAL_TIMEx_OCN_Start_IT+0x2e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf66:	689a      	ldr	r2, [r3, #8]
 800bf68:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf6c:	2a06      	cmp	r2, #6
 800bf6e:	d007      	beq.n	800bf80 <HAL_TIMEx_OCN_Start_IT+0x114>
        __HAL_TIM_ENABLE(htim);
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	f042 0201 	orr.w	r2, r2, #1
 800bf76:	601a      	str	r2, [r3, #0]
 800bf78:	2000      	movs	r0, #0
}
 800bf7a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800bf7c:	2001      	movs	r0, #1
 800bf7e:	e7fc      	b.n	800bf7a <HAL_TIMEx_OCN_Start_IT+0x10e>
 800bf80:	2000      	movs	r0, #0
 800bf82:	e7fa      	b.n	800bf7a <HAL_TIMEx_OCN_Start_IT+0x10e>
 800bf84:	40012c00 	.word	0x40012c00

0800bf88 <HAL_TIMEx_OCN_Stop_IT>:
{
 800bf88:	b538      	push	{r3, r4, r5, lr}
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	460d      	mov	r5, r1
  switch (Channel)
 800bf8e:	2904      	cmp	r1, #4
 800bf90:	d03b      	beq.n	800c00a <HAL_TIMEx_OCN_Stop_IT+0x82>
 800bf92:	2908      	cmp	r1, #8
 800bf94:	d03f      	beq.n	800c016 <HAL_TIMEx_OCN_Stop_IT+0x8e>
 800bf96:	2900      	cmp	r1, #0
 800bf98:	d156      	bne.n	800c048 <HAL_TIMEx_OCN_Stop_IT+0xc0>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bf9a:	6802      	ldr	r2, [r0, #0]
 800bf9c:	68d3      	ldr	r3, [r2, #12]
 800bf9e:	f023 0302 	bic.w	r3, r3, #2
 800bfa2:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	6820      	ldr	r0, [r4, #0]
 800bfaa:	f7ff fc2f 	bl	800b80c <TIM_CCxNChannelCmd>
    tmpccer = htim->Instance->CCER;
 800bfae:	6823      	ldr	r3, [r4, #0]
 800bfb0:	6a19      	ldr	r1, [r3, #32]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800bfb2:	f240 4244 	movw	r2, #1092	@ 0x444
 800bfb6:	4211      	tst	r1, r2
 800bfb8:	d103      	bne.n	800bfc2 <HAL_TIMEx_OCN_Stop_IT+0x3a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800bfba:	68da      	ldr	r2, [r3, #12]
 800bfbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bfc0:	60da      	str	r2, [r3, #12]
    __HAL_TIM_MOE_DISABLE(htim);
 800bfc2:	6823      	ldr	r3, [r4, #0]
 800bfc4:	6a19      	ldr	r1, [r3, #32]
 800bfc6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bfca:	4211      	tst	r1, r2
 800bfcc:	d108      	bne.n	800bfe0 <HAL_TIMEx_OCN_Stop_IT+0x58>
 800bfce:	6a19      	ldr	r1, [r3, #32]
 800bfd0:	f240 4244 	movw	r2, #1092	@ 0x444
 800bfd4:	4211      	tst	r1, r2
 800bfd6:	d103      	bne.n	800bfe0 <HAL_TIMEx_OCN_Stop_IT+0x58>
 800bfd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bfda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bfde:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800bfe0:	6823      	ldr	r3, [r4, #0]
 800bfe2:	6a19      	ldr	r1, [r3, #32]
 800bfe4:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bfe8:	4211      	tst	r1, r2
 800bfea:	d108      	bne.n	800bffe <HAL_TIMEx_OCN_Stop_IT+0x76>
 800bfec:	6a19      	ldr	r1, [r3, #32]
 800bfee:	f240 4244 	movw	r2, #1092	@ 0x444
 800bff2:	4211      	tst	r1, r2
 800bff4:	d103      	bne.n	800bffe <HAL_TIMEx_OCN_Stop_IT+0x76>
 800bff6:	681a      	ldr	r2, [r3, #0]
 800bff8:	f022 0201 	bic.w	r2, r2, #1
 800bffc:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bffe:	b985      	cbnz	r5, 800c022 <HAL_TIMEx_OCN_Stop_IT+0x9a>
 800c000:	2301      	movs	r3, #1
 800c002:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c006:	2000      	movs	r0, #0
}
 800c008:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c00a:	6802      	ldr	r2, [r0, #0]
 800c00c:	68d3      	ldr	r3, [r2, #12]
 800c00e:	f023 0304 	bic.w	r3, r3, #4
 800c012:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c014:	e7c6      	b.n	800bfa4 <HAL_TIMEx_OCN_Stop_IT+0x1c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c016:	6802      	ldr	r2, [r0, #0]
 800c018:	68d3      	ldr	r3, [r2, #12]
 800c01a:	f023 0308 	bic.w	r3, r3, #8
 800c01e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c020:	e7c0      	b.n	800bfa4 <HAL_TIMEx_OCN_Stop_IT+0x1c>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c022:	2d04      	cmp	r5, #4
 800c024:	d006      	beq.n	800c034 <HAL_TIMEx_OCN_Stop_IT+0xac>
 800c026:	2d08      	cmp	r5, #8
 800c028:	d009      	beq.n	800c03e <HAL_TIMEx_OCN_Stop_IT+0xb6>
 800c02a:	2301      	movs	r3, #1
 800c02c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c030:	2000      	movs	r0, #0
 800c032:	e7e9      	b.n	800c008 <HAL_TIMEx_OCN_Stop_IT+0x80>
 800c034:	2301      	movs	r3, #1
 800c036:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c03a:	2000      	movs	r0, #0
 800c03c:	e7e4      	b.n	800c008 <HAL_TIMEx_OCN_Stop_IT+0x80>
 800c03e:	2301      	movs	r3, #1
 800c040:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c044:	2000      	movs	r0, #0
 800c046:	e7df      	b.n	800c008 <HAL_TIMEx_OCN_Stop_IT+0x80>
  switch (Channel)
 800c048:	2001      	movs	r0, #1
 800c04a:	e7dd      	b.n	800c008 <HAL_TIMEx_OCN_Stop_IT+0x80>

0800c04c <HAL_TIMEx_OCN_Start_DMA>:
{
 800c04c:	b570      	push	{r4, r5, r6, lr}
 800c04e:	4604      	mov	r4, r0
 800c050:	4616      	mov	r6, r2
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c052:	460d      	mov	r5, r1
 800c054:	2900      	cmp	r1, #0
 800c056:	d164      	bne.n	800c122 <HAL_TIMEx_OCN_Start_DMA+0xd6>
 800c058:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800c05c:	b2c0      	uxtb	r0, r0
 800c05e:	2802      	cmp	r0, #2
 800c060:	bf14      	ite	ne
 800c062:	2000      	movne	r0, #0
 800c064:	2001      	moveq	r0, #1
 800c066:	2800      	cmp	r0, #0
 800c068:	f040 80e1 	bne.w	800c22e <HAL_TIMEx_OCN_Start_DMA+0x1e2>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c06c:	2d00      	cmp	r5, #0
 800c06e:	d174      	bne.n	800c15a <HAL_TIMEx_OCN_Start_DMA+0x10e>
 800c070:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c074:	b2d2      	uxtb	r2, r2
 800c076:	2a01      	cmp	r2, #1
 800c078:	bf14      	ite	ne
 800c07a:	2200      	movne	r2, #0
 800c07c:	2201      	moveq	r2, #1
 800c07e:	2a00      	cmp	r2, #0
 800c080:	f000 80d7 	beq.w	800c232 <HAL_TIMEx_OCN_Start_DMA+0x1e6>
    if ((pData == NULL) || (Length == 0U))
 800c084:	2e00      	cmp	r6, #0
 800c086:	f000 80d6 	beq.w	800c236 <HAL_TIMEx_OCN_Start_DMA+0x1ea>
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	f000 80d5 	beq.w	800c23a <HAL_TIMEx_OCN_Start_DMA+0x1ee>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c090:	2d00      	cmp	r5, #0
 800c092:	d17e      	bne.n	800c192 <HAL_TIMEx_OCN_Start_DMA+0x146>
 800c094:	2202      	movs	r2, #2
 800c096:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c09a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c09c:	496c      	ldr	r1, [pc, #432]	@ (800c250 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800c09e:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c0a0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c0a2:	496c      	ldr	r1, [pc, #432]	@ (800c254 <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800c0a4:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c0a6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c0a8:	496b      	ldr	r1, [pc, #428]	@ (800c258 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800c0aa:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800c0ac:	6822      	ldr	r2, [r4, #0]
 800c0ae:	3234      	adds	r2, #52	@ 0x34
 800c0b0:	4631      	mov	r1, r6
 800c0b2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c0b4:	f7f8 f813 	bl	80040de <HAL_DMA_Start_IT>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	f040 80c0 	bne.w	800c23e <HAL_TIMEx_OCN_Start_DMA+0x1f2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800c0be:	6822      	ldr	r2, [r4, #0]
 800c0c0:	68d3      	ldr	r3, [r2, #12]
 800c0c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c0c6:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c0c8:	2204      	movs	r2, #4
 800c0ca:	4629      	mov	r1, r5
 800c0cc:	6820      	ldr	r0, [r4, #0]
 800c0ce:	f7ff fb9d 	bl	800b80c <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800c0d2:	6822      	ldr	r2, [r4, #0]
 800c0d4:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c0d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0da:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0dc:	6823      	ldr	r3, [r4, #0]
 800c0de:	4a5f      	ldr	r2, [pc, #380]	@ (800c25c <HAL_TIMEx_OCN_Start_DMA+0x210>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	f000 8099 	beq.w	800c218 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800c0e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	f000 8094 	beq.w	800c218 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800c0f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0f4:	f000 8090 	beq.w	800c218 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800c0f8:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	f000 808b 	beq.w	800c218 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800c102:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c106:	4293      	cmp	r3, r2
 800c108:	f000 8086 	beq.w	800c218 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800c10c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c110:	4293      	cmp	r3, r2
 800c112:	f000 8081 	beq.w	800c218 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800c116:	681a      	ldr	r2, [r3, #0]
 800c118:	f042 0201 	orr.w	r2, r2, #1
 800c11c:	601a      	str	r2, [r3, #0]
 800c11e:	2000      	movs	r0, #0
 800c120:	e088      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c122:	2904      	cmp	r1, #4
 800c124:	d009      	beq.n	800c13a <HAL_TIMEx_OCN_Start_DMA+0xee>
 800c126:	2908      	cmp	r1, #8
 800c128:	d00f      	beq.n	800c14a <HAL_TIMEx_OCN_Start_DMA+0xfe>
 800c12a:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800c12e:	b2c0      	uxtb	r0, r0
 800c130:	2802      	cmp	r0, #2
 800c132:	bf14      	ite	ne
 800c134:	2000      	movne	r0, #0
 800c136:	2001      	moveq	r0, #1
 800c138:	e795      	b.n	800c066 <HAL_TIMEx_OCN_Start_DMA+0x1a>
 800c13a:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800c13e:	b2c0      	uxtb	r0, r0
 800c140:	2802      	cmp	r0, #2
 800c142:	bf14      	ite	ne
 800c144:	2000      	movne	r0, #0
 800c146:	2001      	moveq	r0, #1
 800c148:	e78d      	b.n	800c066 <HAL_TIMEx_OCN_Start_DMA+0x1a>
 800c14a:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800c14e:	b2c0      	uxtb	r0, r0
 800c150:	2802      	cmp	r0, #2
 800c152:	bf14      	ite	ne
 800c154:	2000      	movne	r0, #0
 800c156:	2001      	moveq	r0, #1
 800c158:	e785      	b.n	800c066 <HAL_TIMEx_OCN_Start_DMA+0x1a>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c15a:	2d04      	cmp	r5, #4
 800c15c:	d009      	beq.n	800c172 <HAL_TIMEx_OCN_Start_DMA+0x126>
 800c15e:	2d08      	cmp	r5, #8
 800c160:	d00f      	beq.n	800c182 <HAL_TIMEx_OCN_Start_DMA+0x136>
 800c162:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800c166:	b2d2      	uxtb	r2, r2
 800c168:	2a01      	cmp	r2, #1
 800c16a:	bf14      	ite	ne
 800c16c:	2200      	movne	r2, #0
 800c16e:	2201      	moveq	r2, #1
 800c170:	e785      	b.n	800c07e <HAL_TIMEx_OCN_Start_DMA+0x32>
 800c172:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800c176:	b2d2      	uxtb	r2, r2
 800c178:	2a01      	cmp	r2, #1
 800c17a:	bf14      	ite	ne
 800c17c:	2200      	movne	r2, #0
 800c17e:	2201      	moveq	r2, #1
 800c180:	e77d      	b.n	800c07e <HAL_TIMEx_OCN_Start_DMA+0x32>
 800c182:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800c186:	b2d2      	uxtb	r2, r2
 800c188:	2a01      	cmp	r2, #1
 800c18a:	bf14      	ite	ne
 800c18c:	2200      	movne	r2, #0
 800c18e:	2201      	moveq	r2, #1
 800c190:	e775      	b.n	800c07e <HAL_TIMEx_OCN_Start_DMA+0x32>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c192:	2d04      	cmp	r5, #4
 800c194:	d00d      	beq.n	800c1b2 <HAL_TIMEx_OCN_Start_DMA+0x166>
 800c196:	2d08      	cmp	r5, #8
 800c198:	d025      	beq.n	800c1e6 <HAL_TIMEx_OCN_Start_DMA+0x19a>
 800c19a:	2202      	movs	r2, #2
 800c19c:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
  switch (Channel)
 800c1a0:	2d04      	cmp	r5, #4
 800c1a2:	d009      	beq.n	800c1b8 <HAL_TIMEx_OCN_Start_DMA+0x16c>
 800c1a4:	2d08      	cmp	r5, #8
 800c1a6:	d021      	beq.n	800c1ec <HAL_TIMEx_OCN_Start_DMA+0x1a0>
 800c1a8:	2d00      	cmp	r5, #0
 800c1aa:	f43f af76 	beq.w	800c09a <HAL_TIMEx_OCN_Start_DMA+0x4e>
 800c1ae:	2001      	movs	r0, #1
 800c1b0:	e040      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c1b2:	2202      	movs	r2, #2
 800c1b4:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c1b8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c1ba:	4925      	ldr	r1, [pc, #148]	@ (800c250 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800c1bc:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c1be:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c1c0:	4924      	ldr	r1, [pc, #144]	@ (800c254 <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800c1c2:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c1c4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c1c6:	4924      	ldr	r1, [pc, #144]	@ (800c258 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800c1c8:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800c1ca:	6822      	ldr	r2, [r4, #0]
 800c1cc:	3238      	adds	r2, #56	@ 0x38
 800c1ce:	4631      	mov	r1, r6
 800c1d0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800c1d2:	f7f7 ff84 	bl	80040de <HAL_DMA_Start_IT>
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	d133      	bne.n	800c242 <HAL_TIMEx_OCN_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800c1da:	6822      	ldr	r2, [r4, #0]
 800c1dc:	68d3      	ldr	r3, [r2, #12]
 800c1de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c1e2:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c1e4:	e770      	b.n	800c0c8 <HAL_TIMEx_OCN_Start_DMA+0x7c>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c1e6:	2202      	movs	r2, #2
 800c1e8:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c1ec:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c1ee:	4918      	ldr	r1, [pc, #96]	@ (800c250 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800c1f0:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c1f2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c1f4:	4917      	ldr	r1, [pc, #92]	@ (800c254 <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800c1f6:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c1f8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c1fa:	4917      	ldr	r1, [pc, #92]	@ (800c258 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800c1fc:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800c1fe:	6822      	ldr	r2, [r4, #0]
 800c200:	323c      	adds	r2, #60	@ 0x3c
 800c202:	4631      	mov	r1, r6
 800c204:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800c206:	f7f7 ff6a 	bl	80040de <HAL_DMA_Start_IT>
 800c20a:	b9e0      	cbnz	r0, 800c246 <HAL_TIMEx_OCN_Start_DMA+0x1fa>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800c20c:	6822      	ldr	r2, [r4, #0]
 800c20e:	68d3      	ldr	r3, [r2, #12]
 800c210:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c214:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c216:	e757      	b.n	800c0c8 <HAL_TIMEx_OCN_Start_DMA+0x7c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c218:	689a      	ldr	r2, [r3, #8]
 800c21a:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c21e:	2a06      	cmp	r2, #6
 800c220:	d013      	beq.n	800c24a <HAL_TIMEx_OCN_Start_DMA+0x1fe>
        __HAL_TIM_ENABLE(htim);
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	f042 0201 	orr.w	r2, r2, #1
 800c228:	601a      	str	r2, [r3, #0]
 800c22a:	2000      	movs	r0, #0
 800c22c:	e002      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
    return HAL_BUSY;
 800c22e:	2002      	movs	r0, #2
 800c230:	e000      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
    return HAL_ERROR;
 800c232:	2001      	movs	r0, #1
}
 800c234:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800c236:	2001      	movs	r0, #1
 800c238:	e7fc      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800c23a:	2001      	movs	r0, #1
 800c23c:	e7fa      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c23e:	2001      	movs	r0, #1
 800c240:	e7f8      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c242:	2001      	movs	r0, #1
 800c244:	e7f6      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c246:	2001      	movs	r0, #1
 800c248:	e7f4      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800c24a:	2000      	movs	r0, #0
 800c24c:	e7f2      	b.n	800c234 <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800c24e:	bf00      	nop
 800c250:	0800b86f 	.word	0x0800b86f
 800c254:	08008d47 	.word	0x08008d47
 800c258:	0800b82b 	.word	0x0800b82b
 800c25c:	40012c00 	.word	0x40012c00

0800c260 <HAL_TIMEx_OCN_Stop_DMA>:
{
 800c260:	b538      	push	{r3, r4, r5, lr}
 800c262:	4604      	mov	r4, r0
 800c264:	460d      	mov	r5, r1
  switch (Channel)
 800c266:	2904      	cmp	r1, #4
 800c268:	d034      	beq.n	800c2d4 <HAL_TIMEx_OCN_Stop_DMA+0x74>
 800c26a:	2908      	cmp	r1, #8
 800c26c:	d03b      	beq.n	800c2e6 <HAL_TIMEx_OCN_Stop_DMA+0x86>
 800c26e:	2900      	cmp	r1, #0
 800c270:	d155      	bne.n	800c31e <HAL_TIMEx_OCN_Stop_DMA+0xbe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800c272:	6802      	ldr	r2, [r0, #0]
 800c274:	68d3      	ldr	r3, [r2, #12]
 800c276:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c27a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800c27c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800c27e:	f7f7 ff8d 	bl	800419c <HAL_DMA_Abort_IT>
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c282:	2200      	movs	r2, #0
 800c284:	4629      	mov	r1, r5
 800c286:	6820      	ldr	r0, [r4, #0]
 800c288:	f7ff fac0 	bl	800b80c <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 800c28c:	6823      	ldr	r3, [r4, #0]
 800c28e:	6a19      	ldr	r1, [r3, #32]
 800c290:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c294:	4211      	tst	r1, r2
 800c296:	d108      	bne.n	800c2aa <HAL_TIMEx_OCN_Stop_DMA+0x4a>
 800c298:	6a19      	ldr	r1, [r3, #32]
 800c29a:	f240 4244 	movw	r2, #1092	@ 0x444
 800c29e:	4211      	tst	r1, r2
 800c2a0:	d103      	bne.n	800c2aa <HAL_TIMEx_OCN_Stop_DMA+0x4a>
 800c2a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c2a8:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c2aa:	6823      	ldr	r3, [r4, #0]
 800c2ac:	6a19      	ldr	r1, [r3, #32]
 800c2ae:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c2b2:	4211      	tst	r1, r2
 800c2b4:	d108      	bne.n	800c2c8 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 800c2b6:	6a19      	ldr	r1, [r3, #32]
 800c2b8:	f240 4244 	movw	r2, #1092	@ 0x444
 800c2bc:	4211      	tst	r1, r2
 800c2be:	d103      	bne.n	800c2c8 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	f022 0201 	bic.w	r2, r2, #1
 800c2c6:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c2c8:	b9b5      	cbnz	r5, 800c2f8 <HAL_TIMEx_OCN_Stop_DMA+0x98>
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c2d0:	2000      	movs	r0, #0
}
 800c2d2:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800c2d4:	6802      	ldr	r2, [r0, #0]
 800c2d6:	68d3      	ldr	r3, [r2, #12]
 800c2d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c2dc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800c2de:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800c2e0:	f7f7 ff5c 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c2e4:	e7cd      	b.n	800c282 <HAL_TIMEx_OCN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800c2e6:	6802      	ldr	r2, [r0, #0]
 800c2e8:	68d3      	ldr	r3, [r2, #12]
 800c2ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c2ee:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800c2f0:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800c2f2:	f7f7 ff53 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c2f6:	e7c4      	b.n	800c282 <HAL_TIMEx_OCN_Stop_DMA+0x22>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c2f8:	2d04      	cmp	r5, #4
 800c2fa:	d006      	beq.n	800c30a <HAL_TIMEx_OCN_Stop_DMA+0xaa>
 800c2fc:	2d08      	cmp	r5, #8
 800c2fe:	d009      	beq.n	800c314 <HAL_TIMEx_OCN_Stop_DMA+0xb4>
 800c300:	2301      	movs	r3, #1
 800c302:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c306:	2000      	movs	r0, #0
 800c308:	e7e3      	b.n	800c2d2 <HAL_TIMEx_OCN_Stop_DMA+0x72>
 800c30a:	2301      	movs	r3, #1
 800c30c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c310:	2000      	movs	r0, #0
 800c312:	e7de      	b.n	800c2d2 <HAL_TIMEx_OCN_Stop_DMA+0x72>
 800c314:	2301      	movs	r3, #1
 800c316:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c31a:	2000      	movs	r0, #0
 800c31c:	e7d9      	b.n	800c2d2 <HAL_TIMEx_OCN_Stop_DMA+0x72>
  switch (Channel)
 800c31e:	2001      	movs	r0, #1
 800c320:	e7d7      	b.n	800c2d2 <HAL_TIMEx_OCN_Stop_DMA+0x72>
	...

0800c324 <HAL_TIMEx_PWMN_Start>:
{
 800c324:	b510      	push	{r4, lr}
 800c326:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c328:	4608      	mov	r0, r1
 800c32a:	2900      	cmp	r1, #0
 800c32c:	d133      	bne.n	800c396 <HAL_TIMEx_PWMN_Start+0x72>
 800c32e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800c332:	b2db      	uxtb	r3, r3
 800c334:	3b01      	subs	r3, #1
 800c336:	bf18      	it	ne
 800c338:	2301      	movne	r3, #1
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d15f      	bne.n	800c3fe <HAL_TIMEx_PWMN_Start+0xda>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c33e:	2800      	cmp	r0, #0
 800c340:	d142      	bne.n	800c3c8 <HAL_TIMEx_PWMN_Start+0xa4>
 800c342:	2302      	movs	r3, #2
 800c344:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c348:	2204      	movs	r2, #4
 800c34a:	4601      	mov	r1, r0
 800c34c:	6820      	ldr	r0, [r4, #0]
 800c34e:	f7ff fa5d 	bl	800b80c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800c352:	6822      	ldr	r2, [r4, #0]
 800c354:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c356:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c35a:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c35c:	6823      	ldr	r3, [r4, #0]
 800c35e:	4a2a      	ldr	r2, [pc, #168]	@ (800c408 <HAL_TIMEx_PWMN_Start+0xe4>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d041      	beq.n	800c3e8 <HAL_TIMEx_PWMN_Start+0xc4>
 800c364:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c368:	4293      	cmp	r3, r2
 800c36a:	d03d      	beq.n	800c3e8 <HAL_TIMEx_PWMN_Start+0xc4>
 800c36c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c370:	d03a      	beq.n	800c3e8 <HAL_TIMEx_PWMN_Start+0xc4>
 800c372:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c376:	4293      	cmp	r3, r2
 800c378:	d036      	beq.n	800c3e8 <HAL_TIMEx_PWMN_Start+0xc4>
 800c37a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c37e:	4293      	cmp	r3, r2
 800c380:	d032      	beq.n	800c3e8 <HAL_TIMEx_PWMN_Start+0xc4>
 800c382:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c386:	4293      	cmp	r3, r2
 800c388:	d02e      	beq.n	800c3e8 <HAL_TIMEx_PWMN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	f042 0201 	orr.w	r2, r2, #1
 800c390:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800c392:	2000      	movs	r0, #0
 800c394:	e032      	b.n	800c3fc <HAL_TIMEx_PWMN_Start+0xd8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c396:	2904      	cmp	r1, #4
 800c398:	d008      	beq.n	800c3ac <HAL_TIMEx_PWMN_Start+0x88>
 800c39a:	2908      	cmp	r1, #8
 800c39c:	d00d      	beq.n	800c3ba <HAL_TIMEx_PWMN_Start+0x96>
 800c39e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c3a2:	b2db      	uxtb	r3, r3
 800c3a4:	3b01      	subs	r3, #1
 800c3a6:	bf18      	it	ne
 800c3a8:	2301      	movne	r3, #1
 800c3aa:	e7c6      	b.n	800c33a <HAL_TIMEx_PWMN_Start+0x16>
 800c3ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c3b0:	b2db      	uxtb	r3, r3
 800c3b2:	3b01      	subs	r3, #1
 800c3b4:	bf18      	it	ne
 800c3b6:	2301      	movne	r3, #1
 800c3b8:	e7bf      	b.n	800c33a <HAL_TIMEx_PWMN_Start+0x16>
 800c3ba:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c3be:	b2db      	uxtb	r3, r3
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	bf18      	it	ne
 800c3c4:	2301      	movne	r3, #1
 800c3c6:	e7b8      	b.n	800c33a <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3c8:	2804      	cmp	r0, #4
 800c3ca:	d005      	beq.n	800c3d8 <HAL_TIMEx_PWMN_Start+0xb4>
 800c3cc:	2808      	cmp	r0, #8
 800c3ce:	d007      	beq.n	800c3e0 <HAL_TIMEx_PWMN_Start+0xbc>
 800c3d0:	2302      	movs	r3, #2
 800c3d2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c3d6:	e7b7      	b.n	800c348 <HAL_TIMEx_PWMN_Start+0x24>
 800c3d8:	2302      	movs	r3, #2
 800c3da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c3de:	e7b3      	b.n	800c348 <HAL_TIMEx_PWMN_Start+0x24>
 800c3e0:	2302      	movs	r3, #2
 800c3e2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c3e6:	e7af      	b.n	800c348 <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3e8:	689a      	ldr	r2, [r3, #8]
 800c3ea:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3ee:	2a06      	cmp	r2, #6
 800c3f0:	d007      	beq.n	800c402 <HAL_TIMEx_PWMN_Start+0xde>
      __HAL_TIM_ENABLE(htim);
 800c3f2:	681a      	ldr	r2, [r3, #0]
 800c3f4:	f042 0201 	orr.w	r2, r2, #1
 800c3f8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800c3fa:	2000      	movs	r0, #0
}
 800c3fc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800c3fe:	2001      	movs	r0, #1
 800c400:	e7fc      	b.n	800c3fc <HAL_TIMEx_PWMN_Start+0xd8>
  return HAL_OK;
 800c402:	2000      	movs	r0, #0
 800c404:	e7fa      	b.n	800c3fc <HAL_TIMEx_PWMN_Start+0xd8>
 800c406:	bf00      	nop
 800c408:	40012c00 	.word	0x40012c00

0800c40c <HAL_TIMEx_PWMN_Stop>:
{
 800c40c:	b538      	push	{r3, r4, r5, lr}
 800c40e:	4604      	mov	r4, r0
 800c410:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c412:	2200      	movs	r2, #0
 800c414:	6800      	ldr	r0, [r0, #0]
 800c416:	f7ff f9f9 	bl	800b80c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c41a:	6823      	ldr	r3, [r4, #0]
 800c41c:	6a19      	ldr	r1, [r3, #32]
 800c41e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c422:	4211      	tst	r1, r2
 800c424:	d108      	bne.n	800c438 <HAL_TIMEx_PWMN_Stop+0x2c>
 800c426:	6a19      	ldr	r1, [r3, #32]
 800c428:	f240 4244 	movw	r2, #1092	@ 0x444
 800c42c:	4211      	tst	r1, r2
 800c42e:	d103      	bne.n	800c438 <HAL_TIMEx_PWMN_Stop+0x2c>
 800c430:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c432:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c436:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c438:	6823      	ldr	r3, [r4, #0]
 800c43a:	6a19      	ldr	r1, [r3, #32]
 800c43c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c440:	4211      	tst	r1, r2
 800c442:	d108      	bne.n	800c456 <HAL_TIMEx_PWMN_Stop+0x4a>
 800c444:	6a19      	ldr	r1, [r3, #32]
 800c446:	f240 4244 	movw	r2, #1092	@ 0x444
 800c44a:	4211      	tst	r1, r2
 800c44c:	d103      	bne.n	800c456 <HAL_TIMEx_PWMN_Stop+0x4a>
 800c44e:	681a      	ldr	r2, [r3, #0]
 800c450:	f022 0201 	bic.w	r2, r2, #1
 800c454:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c456:	b925      	cbnz	r5, 800c462 <HAL_TIMEx_PWMN_Stop+0x56>
 800c458:	2301      	movs	r3, #1
 800c45a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800c45e:	2000      	movs	r0, #0
 800c460:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c462:	2d04      	cmp	r5, #4
 800c464:	d005      	beq.n	800c472 <HAL_TIMEx_PWMN_Stop+0x66>
 800c466:	2d08      	cmp	r5, #8
 800c468:	d007      	beq.n	800c47a <HAL_TIMEx_PWMN_Stop+0x6e>
 800c46a:	2301      	movs	r3, #1
 800c46c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c470:	e7f5      	b.n	800c45e <HAL_TIMEx_PWMN_Stop+0x52>
 800c472:	2301      	movs	r3, #1
 800c474:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c478:	e7f1      	b.n	800c45e <HAL_TIMEx_PWMN_Stop+0x52>
 800c47a:	2301      	movs	r3, #1
 800c47c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c480:	e7ed      	b.n	800c45e <HAL_TIMEx_PWMN_Stop+0x52>
	...

0800c484 <HAL_TIMEx_PWMN_Start_IT>:
{
 800c484:	b510      	push	{r4, lr}
 800c486:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c488:	4608      	mov	r0, r1
 800c48a:	2900      	cmp	r1, #0
 800c48c:	d13d      	bne.n	800c50a <HAL_TIMEx_PWMN_Start_IT+0x86>
 800c48e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800c492:	b2db      	uxtb	r3, r3
 800c494:	3b01      	subs	r3, #1
 800c496:	bf18      	it	ne
 800c498:	2301      	movne	r3, #1
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d17a      	bne.n	800c594 <HAL_TIMEx_PWMN_Start_IT+0x110>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	d14c      	bne.n	800c53c <HAL_TIMEx_PWMN_Start_IT+0xb8>
 800c4a2:	2302      	movs	r3, #2
 800c4a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c4a8:	6822      	ldr	r2, [r4, #0]
 800c4aa:	68d3      	ldr	r3, [r2, #12]
 800c4ac:	f043 0302 	orr.w	r3, r3, #2
 800c4b0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800c4b2:	6822      	ldr	r2, [r4, #0]
 800c4b4:	68d3      	ldr	r3, [r2, #12]
 800c4b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ba:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c4bc:	2204      	movs	r2, #4
 800c4be:	4601      	mov	r1, r0
 800c4c0:	6820      	ldr	r0, [r4, #0]
 800c4c2:	f7ff f9a3 	bl	800b80c <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800c4c6:	6822      	ldr	r2, [r4, #0]
 800c4c8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c4ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4ce:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4d0:	6823      	ldr	r3, [r4, #0]
 800c4d2:	4a32      	ldr	r2, [pc, #200]	@ (800c59c <HAL_TIMEx_PWMN_Start_IT+0x118>)
 800c4d4:	4293      	cmp	r3, r2
 800c4d6:	d052      	beq.n	800c57e <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c4d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d04e      	beq.n	800c57e <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c4e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4e4:	d04b      	beq.n	800c57e <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c4e6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d047      	beq.n	800c57e <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c4ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d043      	beq.n	800c57e <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c4f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d03f      	beq.n	800c57e <HAL_TIMEx_PWMN_Start_IT+0xfa>
      __HAL_TIM_ENABLE(htim);
 800c4fe:	681a      	ldr	r2, [r3, #0]
 800c500:	f042 0201 	orr.w	r2, r2, #1
 800c504:	601a      	str	r2, [r3, #0]
 800c506:	2000      	movs	r0, #0
 800c508:	e043      	b.n	800c592 <HAL_TIMEx_PWMN_Start_IT+0x10e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c50a:	2904      	cmp	r1, #4
 800c50c:	d008      	beq.n	800c520 <HAL_TIMEx_PWMN_Start_IT+0x9c>
 800c50e:	2908      	cmp	r1, #8
 800c510:	d00d      	beq.n	800c52e <HAL_TIMEx_PWMN_Start_IT+0xaa>
 800c512:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c516:	b2db      	uxtb	r3, r3
 800c518:	3b01      	subs	r3, #1
 800c51a:	bf18      	it	ne
 800c51c:	2301      	movne	r3, #1
 800c51e:	e7bc      	b.n	800c49a <HAL_TIMEx_PWMN_Start_IT+0x16>
 800c520:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c524:	b2db      	uxtb	r3, r3
 800c526:	3b01      	subs	r3, #1
 800c528:	bf18      	it	ne
 800c52a:	2301      	movne	r3, #1
 800c52c:	e7b5      	b.n	800c49a <HAL_TIMEx_PWMN_Start_IT+0x16>
 800c52e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c532:	b2db      	uxtb	r3, r3
 800c534:	3b01      	subs	r3, #1
 800c536:	bf18      	it	ne
 800c538:	2301      	movne	r3, #1
 800c53a:	e7ae      	b.n	800c49a <HAL_TIMEx_PWMN_Start_IT+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c53c:	2804      	cmp	r0, #4
 800c53e:	d00c      	beq.n	800c55a <HAL_TIMEx_PWMN_Start_IT+0xd6>
 800c540:	2808      	cmp	r0, #8
 800c542:	d013      	beq.n	800c56c <HAL_TIMEx_PWMN_Start_IT+0xe8>
 800c544:	2302      	movs	r3, #2
 800c546:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  switch (Channel)
 800c54a:	2804      	cmp	r0, #4
 800c54c:	d008      	beq.n	800c560 <HAL_TIMEx_PWMN_Start_IT+0xdc>
 800c54e:	2808      	cmp	r0, #8
 800c550:	d00f      	beq.n	800c572 <HAL_TIMEx_PWMN_Start_IT+0xee>
 800c552:	2800      	cmp	r0, #0
 800c554:	d0a8      	beq.n	800c4a8 <HAL_TIMEx_PWMN_Start_IT+0x24>
 800c556:	2001      	movs	r0, #1
 800c558:	e01b      	b.n	800c592 <HAL_TIMEx_PWMN_Start_IT+0x10e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c55a:	2302      	movs	r3, #2
 800c55c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c560:	6822      	ldr	r2, [r4, #0]
 800c562:	68d3      	ldr	r3, [r2, #12]
 800c564:	f043 0304 	orr.w	r3, r3, #4
 800c568:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c56a:	e7a2      	b.n	800c4b2 <HAL_TIMEx_PWMN_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c56c:	2302      	movs	r3, #2
 800c56e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c572:	6822      	ldr	r2, [r4, #0]
 800c574:	68d3      	ldr	r3, [r2, #12]
 800c576:	f043 0308 	orr.w	r3, r3, #8
 800c57a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c57c:	e799      	b.n	800c4b2 <HAL_TIMEx_PWMN_Start_IT+0x2e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c57e:	689a      	ldr	r2, [r3, #8]
 800c580:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c584:	2a06      	cmp	r2, #6
 800c586:	d007      	beq.n	800c598 <HAL_TIMEx_PWMN_Start_IT+0x114>
        __HAL_TIM_ENABLE(htim);
 800c588:	681a      	ldr	r2, [r3, #0]
 800c58a:	f042 0201 	orr.w	r2, r2, #1
 800c58e:	601a      	str	r2, [r3, #0]
 800c590:	2000      	movs	r0, #0
}
 800c592:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800c594:	2001      	movs	r0, #1
 800c596:	e7fc      	b.n	800c592 <HAL_TIMEx_PWMN_Start_IT+0x10e>
 800c598:	2000      	movs	r0, #0
 800c59a:	e7fa      	b.n	800c592 <HAL_TIMEx_PWMN_Start_IT+0x10e>
 800c59c:	40012c00 	.word	0x40012c00

0800c5a0 <HAL_TIMEx_PWMN_Stop_IT>:
{
 800c5a0:	b538      	push	{r3, r4, r5, lr}
 800c5a2:	4604      	mov	r4, r0
 800c5a4:	460d      	mov	r5, r1
  switch (Channel)
 800c5a6:	2904      	cmp	r1, #4
 800c5a8:	d03b      	beq.n	800c622 <HAL_TIMEx_PWMN_Stop_IT+0x82>
 800c5aa:	2908      	cmp	r1, #8
 800c5ac:	d03f      	beq.n	800c62e <HAL_TIMEx_PWMN_Stop_IT+0x8e>
 800c5ae:	2900      	cmp	r1, #0
 800c5b0:	d156      	bne.n	800c660 <HAL_TIMEx_PWMN_Stop_IT+0xc0>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c5b2:	6802      	ldr	r2, [r0, #0]
 800c5b4:	68d3      	ldr	r3, [r2, #12]
 800c5b6:	f023 0302 	bic.w	r3, r3, #2
 800c5ba:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c5bc:	2200      	movs	r2, #0
 800c5be:	4629      	mov	r1, r5
 800c5c0:	6820      	ldr	r0, [r4, #0]
 800c5c2:	f7ff f923 	bl	800b80c <TIM_CCxNChannelCmd>
    tmpccer = htim->Instance->CCER;
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	6a19      	ldr	r1, [r3, #32]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800c5ca:	f240 4244 	movw	r2, #1092	@ 0x444
 800c5ce:	4211      	tst	r1, r2
 800c5d0:	d103      	bne.n	800c5da <HAL_TIMEx_PWMN_Stop_IT+0x3a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800c5d2:	68da      	ldr	r2, [r3, #12]
 800c5d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c5d8:	60da      	str	r2, [r3, #12]
    __HAL_TIM_MOE_DISABLE(htim);
 800c5da:	6823      	ldr	r3, [r4, #0]
 800c5dc:	6a19      	ldr	r1, [r3, #32]
 800c5de:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c5e2:	4211      	tst	r1, r2
 800c5e4:	d108      	bne.n	800c5f8 <HAL_TIMEx_PWMN_Stop_IT+0x58>
 800c5e6:	6a19      	ldr	r1, [r3, #32]
 800c5e8:	f240 4244 	movw	r2, #1092	@ 0x444
 800c5ec:	4211      	tst	r1, r2
 800c5ee:	d103      	bne.n	800c5f8 <HAL_TIMEx_PWMN_Stop_IT+0x58>
 800c5f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c5f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c5f6:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c5f8:	6823      	ldr	r3, [r4, #0]
 800c5fa:	6a19      	ldr	r1, [r3, #32]
 800c5fc:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c600:	4211      	tst	r1, r2
 800c602:	d108      	bne.n	800c616 <HAL_TIMEx_PWMN_Stop_IT+0x76>
 800c604:	6a19      	ldr	r1, [r3, #32]
 800c606:	f240 4244 	movw	r2, #1092	@ 0x444
 800c60a:	4211      	tst	r1, r2
 800c60c:	d103      	bne.n	800c616 <HAL_TIMEx_PWMN_Stop_IT+0x76>
 800c60e:	681a      	ldr	r2, [r3, #0]
 800c610:	f022 0201 	bic.w	r2, r2, #1
 800c614:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c616:	b985      	cbnz	r5, 800c63a <HAL_TIMEx_PWMN_Stop_IT+0x9a>
 800c618:	2301      	movs	r3, #1
 800c61a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c61e:	2000      	movs	r0, #0
}
 800c620:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c622:	6802      	ldr	r2, [r0, #0]
 800c624:	68d3      	ldr	r3, [r2, #12]
 800c626:	f023 0304 	bic.w	r3, r3, #4
 800c62a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c62c:	e7c6      	b.n	800c5bc <HAL_TIMEx_PWMN_Stop_IT+0x1c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c62e:	6802      	ldr	r2, [r0, #0]
 800c630:	68d3      	ldr	r3, [r2, #12]
 800c632:	f023 0308 	bic.w	r3, r3, #8
 800c636:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c638:	e7c0      	b.n	800c5bc <HAL_TIMEx_PWMN_Stop_IT+0x1c>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c63a:	2d04      	cmp	r5, #4
 800c63c:	d006      	beq.n	800c64c <HAL_TIMEx_PWMN_Stop_IT+0xac>
 800c63e:	2d08      	cmp	r5, #8
 800c640:	d009      	beq.n	800c656 <HAL_TIMEx_PWMN_Stop_IT+0xb6>
 800c642:	2301      	movs	r3, #1
 800c644:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c648:	2000      	movs	r0, #0
 800c64a:	e7e9      	b.n	800c620 <HAL_TIMEx_PWMN_Stop_IT+0x80>
 800c64c:	2301      	movs	r3, #1
 800c64e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c652:	2000      	movs	r0, #0
 800c654:	e7e4      	b.n	800c620 <HAL_TIMEx_PWMN_Stop_IT+0x80>
 800c656:	2301      	movs	r3, #1
 800c658:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c65c:	2000      	movs	r0, #0
 800c65e:	e7df      	b.n	800c620 <HAL_TIMEx_PWMN_Stop_IT+0x80>
  switch (Channel)
 800c660:	2001      	movs	r0, #1
 800c662:	e7dd      	b.n	800c620 <HAL_TIMEx_PWMN_Stop_IT+0x80>

0800c664 <HAL_TIMEx_PWMN_Start_DMA>:
{
 800c664:	b570      	push	{r4, r5, r6, lr}
 800c666:	4604      	mov	r4, r0
 800c668:	4616      	mov	r6, r2
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c66a:	460d      	mov	r5, r1
 800c66c:	2900      	cmp	r1, #0
 800c66e:	d164      	bne.n	800c73a <HAL_TIMEx_PWMN_Start_DMA+0xd6>
 800c670:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800c674:	b2c0      	uxtb	r0, r0
 800c676:	2802      	cmp	r0, #2
 800c678:	bf14      	ite	ne
 800c67a:	2000      	movne	r0, #0
 800c67c:	2001      	moveq	r0, #1
 800c67e:	2800      	cmp	r0, #0
 800c680:	f040 80e1 	bne.w	800c846 <HAL_TIMEx_PWMN_Start_DMA+0x1e2>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c684:	2d00      	cmp	r5, #0
 800c686:	d174      	bne.n	800c772 <HAL_TIMEx_PWMN_Start_DMA+0x10e>
 800c688:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c68c:	b2d2      	uxtb	r2, r2
 800c68e:	2a01      	cmp	r2, #1
 800c690:	bf14      	ite	ne
 800c692:	2200      	movne	r2, #0
 800c694:	2201      	moveq	r2, #1
 800c696:	2a00      	cmp	r2, #0
 800c698:	f000 80d7 	beq.w	800c84a <HAL_TIMEx_PWMN_Start_DMA+0x1e6>
    if ((pData == NULL) || (Length == 0U))
 800c69c:	2e00      	cmp	r6, #0
 800c69e:	f000 80d6 	beq.w	800c84e <HAL_TIMEx_PWMN_Start_DMA+0x1ea>
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f000 80d5 	beq.w	800c852 <HAL_TIMEx_PWMN_Start_DMA+0x1ee>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6a8:	2d00      	cmp	r5, #0
 800c6aa:	d17e      	bne.n	800c7aa <HAL_TIMEx_PWMN_Start_DMA+0x146>
 800c6ac:	2202      	movs	r2, #2
 800c6ae:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c6b2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c6b4:	496c      	ldr	r1, [pc, #432]	@ (800c868 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c6b6:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c6b8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c6ba:	496c      	ldr	r1, [pc, #432]	@ (800c86c <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c6bc:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c6be:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c6c0:	496b      	ldr	r1, [pc, #428]	@ (800c870 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c6c2:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800c6c4:	6822      	ldr	r2, [r4, #0]
 800c6c6:	3234      	adds	r2, #52	@ 0x34
 800c6c8:	4631      	mov	r1, r6
 800c6ca:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c6cc:	f7f7 fd07 	bl	80040de <HAL_DMA_Start_IT>
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	f040 80c0 	bne.w	800c856 <HAL_TIMEx_PWMN_Start_DMA+0x1f2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800c6d6:	6822      	ldr	r2, [r4, #0]
 800c6d8:	68d3      	ldr	r3, [r2, #12]
 800c6da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c6de:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c6e0:	2204      	movs	r2, #4
 800c6e2:	4629      	mov	r1, r5
 800c6e4:	6820      	ldr	r0, [r4, #0]
 800c6e6:	f7ff f891 	bl	800b80c <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800c6ea:	6822      	ldr	r2, [r4, #0]
 800c6ec:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c6ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6f2:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6f4:	6823      	ldr	r3, [r4, #0]
 800c6f6:	4a5f      	ldr	r2, [pc, #380]	@ (800c874 <HAL_TIMEx_PWMN_Start_DMA+0x210>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	f000 8099 	beq.w	800c830 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c6fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c702:	4293      	cmp	r3, r2
 800c704:	f000 8094 	beq.w	800c830 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c70c:	f000 8090 	beq.w	800c830 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c710:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c714:	4293      	cmp	r3, r2
 800c716:	f000 808b 	beq.w	800c830 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c71a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c71e:	4293      	cmp	r3, r2
 800c720:	f000 8086 	beq.w	800c830 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c724:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c728:	4293      	cmp	r3, r2
 800c72a:	f000 8081 	beq.w	800c830 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800c72e:	681a      	ldr	r2, [r3, #0]
 800c730:	f042 0201 	orr.w	r2, r2, #1
 800c734:	601a      	str	r2, [r3, #0]
 800c736:	2000      	movs	r0, #0
 800c738:	e088      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c73a:	2904      	cmp	r1, #4
 800c73c:	d009      	beq.n	800c752 <HAL_TIMEx_PWMN_Start_DMA+0xee>
 800c73e:	2908      	cmp	r1, #8
 800c740:	d00f      	beq.n	800c762 <HAL_TIMEx_PWMN_Start_DMA+0xfe>
 800c742:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800c746:	b2c0      	uxtb	r0, r0
 800c748:	2802      	cmp	r0, #2
 800c74a:	bf14      	ite	ne
 800c74c:	2000      	movne	r0, #0
 800c74e:	2001      	moveq	r0, #1
 800c750:	e795      	b.n	800c67e <HAL_TIMEx_PWMN_Start_DMA+0x1a>
 800c752:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800c756:	b2c0      	uxtb	r0, r0
 800c758:	2802      	cmp	r0, #2
 800c75a:	bf14      	ite	ne
 800c75c:	2000      	movne	r0, #0
 800c75e:	2001      	moveq	r0, #1
 800c760:	e78d      	b.n	800c67e <HAL_TIMEx_PWMN_Start_DMA+0x1a>
 800c762:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800c766:	b2c0      	uxtb	r0, r0
 800c768:	2802      	cmp	r0, #2
 800c76a:	bf14      	ite	ne
 800c76c:	2000      	movne	r0, #0
 800c76e:	2001      	moveq	r0, #1
 800c770:	e785      	b.n	800c67e <HAL_TIMEx_PWMN_Start_DMA+0x1a>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c772:	2d04      	cmp	r5, #4
 800c774:	d009      	beq.n	800c78a <HAL_TIMEx_PWMN_Start_DMA+0x126>
 800c776:	2d08      	cmp	r5, #8
 800c778:	d00f      	beq.n	800c79a <HAL_TIMEx_PWMN_Start_DMA+0x136>
 800c77a:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800c77e:	b2d2      	uxtb	r2, r2
 800c780:	2a01      	cmp	r2, #1
 800c782:	bf14      	ite	ne
 800c784:	2200      	movne	r2, #0
 800c786:	2201      	moveq	r2, #1
 800c788:	e785      	b.n	800c696 <HAL_TIMEx_PWMN_Start_DMA+0x32>
 800c78a:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800c78e:	b2d2      	uxtb	r2, r2
 800c790:	2a01      	cmp	r2, #1
 800c792:	bf14      	ite	ne
 800c794:	2200      	movne	r2, #0
 800c796:	2201      	moveq	r2, #1
 800c798:	e77d      	b.n	800c696 <HAL_TIMEx_PWMN_Start_DMA+0x32>
 800c79a:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800c79e:	b2d2      	uxtb	r2, r2
 800c7a0:	2a01      	cmp	r2, #1
 800c7a2:	bf14      	ite	ne
 800c7a4:	2200      	movne	r2, #0
 800c7a6:	2201      	moveq	r2, #1
 800c7a8:	e775      	b.n	800c696 <HAL_TIMEx_PWMN_Start_DMA+0x32>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7aa:	2d04      	cmp	r5, #4
 800c7ac:	d00d      	beq.n	800c7ca <HAL_TIMEx_PWMN_Start_DMA+0x166>
 800c7ae:	2d08      	cmp	r5, #8
 800c7b0:	d025      	beq.n	800c7fe <HAL_TIMEx_PWMN_Start_DMA+0x19a>
 800c7b2:	2202      	movs	r2, #2
 800c7b4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
  switch (Channel)
 800c7b8:	2d04      	cmp	r5, #4
 800c7ba:	d009      	beq.n	800c7d0 <HAL_TIMEx_PWMN_Start_DMA+0x16c>
 800c7bc:	2d08      	cmp	r5, #8
 800c7be:	d021      	beq.n	800c804 <HAL_TIMEx_PWMN_Start_DMA+0x1a0>
 800c7c0:	2d00      	cmp	r5, #0
 800c7c2:	f43f af76 	beq.w	800c6b2 <HAL_TIMEx_PWMN_Start_DMA+0x4e>
 800c7c6:	2001      	movs	r0, #1
 800c7c8:	e040      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7ca:	2202      	movs	r2, #2
 800c7cc:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c7d0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c7d2:	4925      	ldr	r1, [pc, #148]	@ (800c868 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c7d4:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c7d6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c7d8:	4924      	ldr	r1, [pc, #144]	@ (800c86c <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c7da:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c7dc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c7de:	4924      	ldr	r1, [pc, #144]	@ (800c870 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c7e0:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800c7e2:	6822      	ldr	r2, [r4, #0]
 800c7e4:	3238      	adds	r2, #56	@ 0x38
 800c7e6:	4631      	mov	r1, r6
 800c7e8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800c7ea:	f7f7 fc78 	bl	80040de <HAL_DMA_Start_IT>
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	d133      	bne.n	800c85a <HAL_TIMEx_PWMN_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800c7f2:	6822      	ldr	r2, [r4, #0]
 800c7f4:	68d3      	ldr	r3, [r2, #12]
 800c7f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c7fa:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c7fc:	e770      	b.n	800c6e0 <HAL_TIMEx_PWMN_Start_DMA+0x7c>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7fe:	2202      	movs	r2, #2
 800c800:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c804:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c806:	4918      	ldr	r1, [pc, #96]	@ (800c868 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c808:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c80a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c80c:	4917      	ldr	r1, [pc, #92]	@ (800c86c <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c80e:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c810:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c812:	4917      	ldr	r1, [pc, #92]	@ (800c870 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c814:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800c816:	6822      	ldr	r2, [r4, #0]
 800c818:	323c      	adds	r2, #60	@ 0x3c
 800c81a:	4631      	mov	r1, r6
 800c81c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800c81e:	f7f7 fc5e 	bl	80040de <HAL_DMA_Start_IT>
 800c822:	b9e0      	cbnz	r0, 800c85e <HAL_TIMEx_PWMN_Start_DMA+0x1fa>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800c824:	6822      	ldr	r2, [r4, #0]
 800c826:	68d3      	ldr	r3, [r2, #12]
 800c828:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c82c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c82e:	e757      	b.n	800c6e0 <HAL_TIMEx_PWMN_Start_DMA+0x7c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c830:	689a      	ldr	r2, [r3, #8]
 800c832:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c836:	2a06      	cmp	r2, #6
 800c838:	d013      	beq.n	800c862 <HAL_TIMEx_PWMN_Start_DMA+0x1fe>
        __HAL_TIM_ENABLE(htim);
 800c83a:	681a      	ldr	r2, [r3, #0]
 800c83c:	f042 0201 	orr.w	r2, r2, #1
 800c840:	601a      	str	r2, [r3, #0]
 800c842:	2000      	movs	r0, #0
 800c844:	e002      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
    return HAL_BUSY;
 800c846:	2002      	movs	r0, #2
 800c848:	e000      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
    return HAL_ERROR;
 800c84a:	2001      	movs	r0, #1
}
 800c84c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800c84e:	2001      	movs	r0, #1
 800c850:	e7fc      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c852:	2001      	movs	r0, #1
 800c854:	e7fa      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c856:	2001      	movs	r0, #1
 800c858:	e7f8      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c85a:	2001      	movs	r0, #1
 800c85c:	e7f6      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c85e:	2001      	movs	r0, #1
 800c860:	e7f4      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c862:	2000      	movs	r0, #0
 800c864:	e7f2      	b.n	800c84c <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c866:	bf00      	nop
 800c868:	0800b86f 	.word	0x0800b86f
 800c86c:	08008d47 	.word	0x08008d47
 800c870:	0800b82b 	.word	0x0800b82b
 800c874:	40012c00 	.word	0x40012c00

0800c878 <HAL_TIMEx_PWMN_Stop_DMA>:
{
 800c878:	b538      	push	{r3, r4, r5, lr}
 800c87a:	4604      	mov	r4, r0
 800c87c:	460d      	mov	r5, r1
  switch (Channel)
 800c87e:	2904      	cmp	r1, #4
 800c880:	d034      	beq.n	800c8ec <HAL_TIMEx_PWMN_Stop_DMA+0x74>
 800c882:	2908      	cmp	r1, #8
 800c884:	d03b      	beq.n	800c8fe <HAL_TIMEx_PWMN_Stop_DMA+0x86>
 800c886:	2900      	cmp	r1, #0
 800c888:	d155      	bne.n	800c936 <HAL_TIMEx_PWMN_Stop_DMA+0xbe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800c88a:	6802      	ldr	r2, [r0, #0]
 800c88c:	68d3      	ldr	r3, [r2, #12]
 800c88e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c892:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800c894:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800c896:	f7f7 fc81 	bl	800419c <HAL_DMA_Abort_IT>
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c89a:	2200      	movs	r2, #0
 800c89c:	4629      	mov	r1, r5
 800c89e:	6820      	ldr	r0, [r4, #0]
 800c8a0:	f7fe ffb4 	bl	800b80c <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 800c8a4:	6823      	ldr	r3, [r4, #0]
 800c8a6:	6a19      	ldr	r1, [r3, #32]
 800c8a8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c8ac:	4211      	tst	r1, r2
 800c8ae:	d108      	bne.n	800c8c2 <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 800c8b0:	6a19      	ldr	r1, [r3, #32]
 800c8b2:	f240 4244 	movw	r2, #1092	@ 0x444
 800c8b6:	4211      	tst	r1, r2
 800c8b8:	d103      	bne.n	800c8c2 <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 800c8ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c8c0:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c8c2:	6823      	ldr	r3, [r4, #0]
 800c8c4:	6a19      	ldr	r1, [r3, #32]
 800c8c6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c8ca:	4211      	tst	r1, r2
 800c8cc:	d108      	bne.n	800c8e0 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 800c8ce:	6a19      	ldr	r1, [r3, #32]
 800c8d0:	f240 4244 	movw	r2, #1092	@ 0x444
 800c8d4:	4211      	tst	r1, r2
 800c8d6:	d103      	bne.n	800c8e0 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 800c8d8:	681a      	ldr	r2, [r3, #0]
 800c8da:	f022 0201 	bic.w	r2, r2, #1
 800c8de:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c8e0:	b9b5      	cbnz	r5, 800c910 <HAL_TIMEx_PWMN_Stop_DMA+0x98>
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c8e8:	2000      	movs	r0, #0
}
 800c8ea:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800c8ec:	6802      	ldr	r2, [r0, #0]
 800c8ee:	68d3      	ldr	r3, [r2, #12]
 800c8f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c8f4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800c8f6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800c8f8:	f7f7 fc50 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c8fc:	e7cd      	b.n	800c89a <HAL_TIMEx_PWMN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800c8fe:	6802      	ldr	r2, [r0, #0]
 800c900:	68d3      	ldr	r3, [r2, #12]
 800c902:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c906:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800c908:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800c90a:	f7f7 fc47 	bl	800419c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c90e:	e7c4      	b.n	800c89a <HAL_TIMEx_PWMN_Stop_DMA+0x22>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c910:	2d04      	cmp	r5, #4
 800c912:	d006      	beq.n	800c922 <HAL_TIMEx_PWMN_Stop_DMA+0xaa>
 800c914:	2d08      	cmp	r5, #8
 800c916:	d009      	beq.n	800c92c <HAL_TIMEx_PWMN_Stop_DMA+0xb4>
 800c918:	2301      	movs	r3, #1
 800c91a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c91e:	2000      	movs	r0, #0
 800c920:	e7e3      	b.n	800c8ea <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 800c922:	2301      	movs	r3, #1
 800c924:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c928:	2000      	movs	r0, #0
 800c92a:	e7de      	b.n	800c8ea <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 800c92c:	2301      	movs	r3, #1
 800c92e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c932:	2000      	movs	r0, #0
 800c934:	e7d9      	b.n	800c8ea <HAL_TIMEx_PWMN_Stop_DMA+0x72>
  switch (Channel)
 800c936:	2001      	movs	r0, #1
 800c938:	e7d7      	b.n	800c8ea <HAL_TIMEx_PWMN_Stop_DMA+0x72>

0800c93a <HAL_TIMEx_OnePulseN_Start>:
{
 800c93a:	b538      	push	{r3, r4, r5, lr}
 800c93c:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c93e:	468e      	mov	lr, r1
 800c940:	b9c1      	cbnz	r1, 800c974 <HAL_TIMEx_OnePulseN_Start+0x3a>
 800c942:	2504      	movs	r5, #4
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c944:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 800c948:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c94a:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800c94e:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c950:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c954:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c956:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
 800c95a:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c95e:	2801      	cmp	r0, #1
 800c960:	d124      	bne.n	800c9ac <HAL_TIMEx_OnePulseN_Start+0x72>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c962:	2b01      	cmp	r3, #1
 800c964:	d123      	bne.n	800c9ae <HAL_TIMEx_OnePulseN_Start+0x74>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c966:	2a01      	cmp	r2, #1
 800c968:	d122      	bne.n	800c9b0 <HAL_TIMEx_OnePulseN_Start+0x76>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c96a:	f1bc 0f01 	cmp.w	ip, #1
 800c96e:	d003      	beq.n	800c978 <HAL_TIMEx_OnePulseN_Start+0x3e>
    return HAL_ERROR;
 800c970:	4610      	mov	r0, r2
 800c972:	e01c      	b.n	800c9ae <HAL_TIMEx_OnePulseN_Start+0x74>
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c974:	2500      	movs	r5, #0
 800c976:	e7e5      	b.n	800c944 <HAL_TIMEx_OnePulseN_Start+0xa>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c978:	2302      	movs	r3, #2
 800c97a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c97e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c982:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800c98a:	2204      	movs	r2, #4
 800c98c:	4671      	mov	r1, lr
 800c98e:	6820      	ldr	r0, [r4, #0]
 800c990:	f7fe ff3c 	bl	800b80c <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800c994:	2201      	movs	r2, #1
 800c996:	4629      	mov	r1, r5
 800c998:	6820      	ldr	r0, [r4, #0]
 800c99a:	f7fd f842 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800c99e:	6822      	ldr	r2, [r4, #0]
 800c9a0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c9a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9a6:	6453      	str	r3, [r2, #68]	@ 0x44
  return HAL_OK;
 800c9a8:	2000      	movs	r0, #0
 800c9aa:	e000      	b.n	800c9ae <HAL_TIMEx_OnePulseN_Start+0x74>
    return HAL_ERROR;
 800c9ac:	2001      	movs	r0, #1
}
 800c9ae:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	e7fc      	b.n	800c9ae <HAL_TIMEx_OnePulseN_Start+0x74>

0800c9b4 <HAL_TIMEx_OnePulseN_Stop>:
{
 800c9b4:	b538      	push	{r3, r4, r5, lr}
 800c9b6:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c9b8:	2900      	cmp	r1, #0
 800c9ba:	d132      	bne.n	800ca22 <HAL_TIMEx_OnePulseN_Stop+0x6e>
 800c9bc:	2504      	movs	r5, #4
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c9be:	2200      	movs	r2, #0
 800c9c0:	6820      	ldr	r0, [r4, #0]
 800c9c2:	f7fe ff23 	bl	800b80c <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	6820      	ldr	r0, [r4, #0]
 800c9cc:	f7fd f829 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c9d0:	6823      	ldr	r3, [r4, #0]
 800c9d2:	6a19      	ldr	r1, [r3, #32]
 800c9d4:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c9d8:	4211      	tst	r1, r2
 800c9da:	d108      	bne.n	800c9ee <HAL_TIMEx_OnePulseN_Stop+0x3a>
 800c9dc:	6a19      	ldr	r1, [r3, #32]
 800c9de:	f240 4244 	movw	r2, #1092	@ 0x444
 800c9e2:	4211      	tst	r1, r2
 800c9e4:	d103      	bne.n	800c9ee <HAL_TIMEx_OnePulseN_Stop+0x3a>
 800c9e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c9e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c9ec:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c9ee:	6823      	ldr	r3, [r4, #0]
 800c9f0:	6a19      	ldr	r1, [r3, #32]
 800c9f2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c9f6:	4211      	tst	r1, r2
 800c9f8:	d108      	bne.n	800ca0c <HAL_TIMEx_OnePulseN_Stop+0x58>
 800c9fa:	6a19      	ldr	r1, [r3, #32]
 800c9fc:	f240 4244 	movw	r2, #1092	@ 0x444
 800ca00:	4211      	tst	r1, r2
 800ca02:	d103      	bne.n	800ca0c <HAL_TIMEx_OnePulseN_Stop+0x58>
 800ca04:	681a      	ldr	r2, [r3, #0]
 800ca06:	f022 0201 	bic.w	r2, r2, #1
 800ca0a:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca12:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca16:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800ca1e:	2000      	movs	r0, #0
 800ca20:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800ca22:	2500      	movs	r5, #0
 800ca24:	e7cb      	b.n	800c9be <HAL_TIMEx_OnePulseN_Stop+0xa>

0800ca26 <HAL_TIMEx_OnePulseN_Start_IT>:
{
 800ca26:	b538      	push	{r3, r4, r5, lr}
 800ca28:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800ca2a:	468e      	mov	lr, r1
 800ca2c:	b9c1      	cbnz	r1, 800ca60 <HAL_TIMEx_OnePulseN_Start_IT+0x3a>
 800ca2e:	2504      	movs	r5, #4
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ca30:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 800ca34:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ca36:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800ca3a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ca3c:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800ca40:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ca42:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
 800ca46:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca4a:	2801      	cmp	r0, #1
 800ca4c:	d12e      	bne.n	800caac <HAL_TIMEx_OnePulseN_Start_IT+0x86>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca4e:	2b01      	cmp	r3, #1
 800ca50:	d12d      	bne.n	800caae <HAL_TIMEx_OnePulseN_Start_IT+0x88>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca52:	2a01      	cmp	r2, #1
 800ca54:	d12c      	bne.n	800cab0 <HAL_TIMEx_OnePulseN_Start_IT+0x8a>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ca56:	f1bc 0f01 	cmp.w	ip, #1
 800ca5a:	d003      	beq.n	800ca64 <HAL_TIMEx_OnePulseN_Start_IT+0x3e>
    return HAL_ERROR;
 800ca5c:	4610      	mov	r0, r2
 800ca5e:	e026      	b.n	800caae <HAL_TIMEx_OnePulseN_Start_IT+0x88>
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800ca60:	2500      	movs	r5, #0
 800ca62:	e7e5      	b.n	800ca30 <HAL_TIMEx_OnePulseN_Start_IT+0xa>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca64:	2302      	movs	r3, #2
 800ca66:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca6a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca6e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ca76:	6822      	ldr	r2, [r4, #0]
 800ca78:	68d3      	ldr	r3, [r2, #12]
 800ca7a:	f043 0302 	orr.w	r3, r3, #2
 800ca7e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ca80:	6822      	ldr	r2, [r4, #0]
 800ca82:	68d3      	ldr	r3, [r2, #12]
 800ca84:	f043 0304 	orr.w	r3, r3, #4
 800ca88:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800ca8a:	2204      	movs	r2, #4
 800ca8c:	4671      	mov	r1, lr
 800ca8e:	6820      	ldr	r0, [r4, #0]
 800ca90:	f7fe febc 	bl	800b80c <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800ca94:	2201      	movs	r2, #1
 800ca96:	4629      	mov	r1, r5
 800ca98:	6820      	ldr	r0, [r4, #0]
 800ca9a:	f7fc ffc2 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800ca9e:	6822      	ldr	r2, [r4, #0]
 800caa0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800caa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800caa6:	6453      	str	r3, [r2, #68]	@ 0x44
  return HAL_OK;
 800caa8:	2000      	movs	r0, #0
 800caaa:	e000      	b.n	800caae <HAL_TIMEx_OnePulseN_Start_IT+0x88>
    return HAL_ERROR;
 800caac:	2001      	movs	r0, #1
}
 800caae:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800cab0:	4618      	mov	r0, r3
 800cab2:	e7fc      	b.n	800caae <HAL_TIMEx_OnePulseN_Start_IT+0x88>

0800cab4 <HAL_TIMEx_OnePulseN_Stop_IT>:
{
 800cab4:	b538      	push	{r3, r4, r5, lr}
 800cab6:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800cab8:	2900      	cmp	r1, #0
 800caba:	d13c      	bne.n	800cb36 <HAL_TIMEx_OnePulseN_Stop_IT+0x82>
 800cabc:	2504      	movs	r5, #4
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800cabe:	6822      	ldr	r2, [r4, #0]
 800cac0:	68d3      	ldr	r3, [r2, #12]
 800cac2:	f023 0302 	bic.w	r3, r3, #2
 800cac6:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800cac8:	6822      	ldr	r2, [r4, #0]
 800caca:	68d3      	ldr	r3, [r2, #12]
 800cacc:	f023 0304 	bic.w	r3, r3, #4
 800cad0:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800cad2:	2200      	movs	r2, #0
 800cad4:	6820      	ldr	r0, [r4, #0]
 800cad6:	f7fe fe99 	bl	800b80c <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800cada:	2200      	movs	r2, #0
 800cadc:	4629      	mov	r1, r5
 800cade:	6820      	ldr	r0, [r4, #0]
 800cae0:	f7fc ff9f 	bl	8009a22 <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800cae4:	6823      	ldr	r3, [r4, #0]
 800cae6:	6a19      	ldr	r1, [r3, #32]
 800cae8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800caec:	4211      	tst	r1, r2
 800caee:	d108      	bne.n	800cb02 <HAL_TIMEx_OnePulseN_Stop_IT+0x4e>
 800caf0:	6a19      	ldr	r1, [r3, #32]
 800caf2:	f240 4244 	movw	r2, #1092	@ 0x444
 800caf6:	4211      	tst	r1, r2
 800caf8:	d103      	bne.n	800cb02 <HAL_TIMEx_OnePulseN_Stop_IT+0x4e>
 800cafa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cafc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cb00:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800cb02:	6823      	ldr	r3, [r4, #0]
 800cb04:	6a19      	ldr	r1, [r3, #32]
 800cb06:	f241 1211 	movw	r2, #4369	@ 0x1111
 800cb0a:	4211      	tst	r1, r2
 800cb0c:	d108      	bne.n	800cb20 <HAL_TIMEx_OnePulseN_Stop_IT+0x6c>
 800cb0e:	6a19      	ldr	r1, [r3, #32]
 800cb10:	f240 4244 	movw	r2, #1092	@ 0x444
 800cb14:	4211      	tst	r1, r2
 800cb16:	d103      	bne.n	800cb20 <HAL_TIMEx_OnePulseN_Stop_IT+0x6c>
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	f022 0201 	bic.w	r2, r2, #1
 800cb1e:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb20:	2301      	movs	r3, #1
 800cb22:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb26:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb2a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800cb32:	2000      	movs	r0, #0
 800cb34:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800cb36:	2500      	movs	r5, #0
 800cb38:	e7c1      	b.n	800cabe <HAL_TIMEx_OnePulseN_Stop_IT+0xa>

0800cb3a <HAL_TIMEx_ConfigCommutEvent>:
{
 800cb3a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800cb3c:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800cb40:	2801      	cmp	r0, #1
 800cb42:	d032      	beq.n	800cbaa <HAL_TIMEx_ConfigCommutEvent+0x70>
{
 800cb44:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800cb46:	2001      	movs	r0, #1
 800cb48:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800cb4c:	2920      	cmp	r1, #32
 800cb4e:	d003      	beq.n	800cb58 <HAL_TIMEx_ConfigCommutEvent+0x1e>
 800cb50:	d828      	bhi.n	800cba4 <HAL_TIMEx_ConfigCommutEvent+0x6a>
 800cb52:	b109      	cbz	r1, 800cb58 <HAL_TIMEx_ConfigCommutEvent+0x1e>
 800cb54:	2910      	cmp	r1, #16
 800cb56:	d108      	bne.n	800cb6a <HAL_TIMEx_ConfigCommutEvent+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800cb58:	681c      	ldr	r4, [r3, #0]
 800cb5a:	68a0      	ldr	r0, [r4, #8]
 800cb5c:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800cb60:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800cb62:	681c      	ldr	r4, [r3, #0]
 800cb64:	68a0      	ldr	r0, [r4, #8]
 800cb66:	4301      	orrs	r1, r0
 800cb68:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800cb6a:	6818      	ldr	r0, [r3, #0]
 800cb6c:	6841      	ldr	r1, [r0, #4]
 800cb6e:	f041 0101 	orr.w	r1, r1, #1
 800cb72:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800cb74:	6818      	ldr	r0, [r3, #0]
 800cb76:	6841      	ldr	r1, [r0, #4]
 800cb78:	f021 0104 	bic.w	r1, r1, #4
 800cb7c:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800cb7e:	6818      	ldr	r0, [r3, #0]
 800cb80:	6841      	ldr	r1, [r0, #4]
 800cb82:	430a      	orrs	r2, r1
 800cb84:	6042      	str	r2, [r0, #4]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800cb86:	6819      	ldr	r1, [r3, #0]
 800cb88:	68ca      	ldr	r2, [r1, #12]
 800cb8a:	f022 0220 	bic.w	r2, r2, #32
 800cb8e:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800cb90:	6819      	ldr	r1, [r3, #0]
 800cb92:	68ca      	ldr	r2, [r1, #12]
 800cb94:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cb98:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800cb9a:	2000      	movs	r0, #0
 800cb9c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800cba0:	bc10      	pop	{r4}
 800cba2:	4770      	bx	lr
 800cba4:	2930      	cmp	r1, #48	@ 0x30
 800cba6:	d1e0      	bne.n	800cb6a <HAL_TIMEx_ConfigCommutEvent+0x30>
 800cba8:	e7d6      	b.n	800cb58 <HAL_TIMEx_ConfigCommutEvent+0x1e>
  __HAL_LOCK(htim);
 800cbaa:	2002      	movs	r0, #2
}
 800cbac:	4770      	bx	lr

0800cbae <HAL_TIMEx_ConfigCommutEvent_IT>:
{
 800cbae:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800cbb0:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800cbb4:	2801      	cmp	r0, #1
 800cbb6:	d032      	beq.n	800cc1e <HAL_TIMEx_ConfigCommutEvent_IT+0x70>
{
 800cbb8:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800cbba:	2001      	movs	r0, #1
 800cbbc:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800cbc0:	2920      	cmp	r1, #32
 800cbc2:	d003      	beq.n	800cbcc <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
 800cbc4:	d828      	bhi.n	800cc18 <HAL_TIMEx_ConfigCommutEvent_IT+0x6a>
 800cbc6:	b109      	cbz	r1, 800cbcc <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
 800cbc8:	2910      	cmp	r1, #16
 800cbca:	d108      	bne.n	800cbde <HAL_TIMEx_ConfigCommutEvent_IT+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800cbcc:	681c      	ldr	r4, [r3, #0]
 800cbce:	68a0      	ldr	r0, [r4, #8]
 800cbd0:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800cbd4:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800cbd6:	681c      	ldr	r4, [r3, #0]
 800cbd8:	68a0      	ldr	r0, [r4, #8]
 800cbda:	4301      	orrs	r1, r0
 800cbdc:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800cbde:	6818      	ldr	r0, [r3, #0]
 800cbe0:	6841      	ldr	r1, [r0, #4]
 800cbe2:	f041 0101 	orr.w	r1, r1, #1
 800cbe6:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800cbe8:	6818      	ldr	r0, [r3, #0]
 800cbea:	6841      	ldr	r1, [r0, #4]
 800cbec:	f021 0104 	bic.w	r1, r1, #4
 800cbf0:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800cbf2:	6818      	ldr	r0, [r3, #0]
 800cbf4:	6841      	ldr	r1, [r0, #4]
 800cbf6:	430a      	orrs	r2, r1
 800cbf8:	6042      	str	r2, [r0, #4]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800cbfa:	6819      	ldr	r1, [r3, #0]
 800cbfc:	68ca      	ldr	r2, [r1, #12]
 800cbfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cc02:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800cc04:	6819      	ldr	r1, [r3, #0]
 800cc06:	68ca      	ldr	r2, [r1, #12]
 800cc08:	f042 0220 	orr.w	r2, r2, #32
 800cc0c:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800cc0e:	2000      	movs	r0, #0
 800cc10:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800cc14:	bc10      	pop	{r4}
 800cc16:	4770      	bx	lr
 800cc18:	2930      	cmp	r1, #48	@ 0x30
 800cc1a:	d1e0      	bne.n	800cbde <HAL_TIMEx_ConfigCommutEvent_IT+0x30>
 800cc1c:	e7d6      	b.n	800cbcc <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
  __HAL_LOCK(htim);
 800cc1e:	2002      	movs	r0, #2
}
 800cc20:	4770      	bx	lr
	...

0800cc24 <HAL_TIMEx_ConfigCommutEvent_DMA>:
{
 800cc24:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800cc26:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800cc2a:	2801      	cmp	r0, #1
 800cc2c:	d03b      	beq.n	800cca6 <HAL_TIMEx_ConfigCommutEvent_DMA+0x82>
{
 800cc2e:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800cc30:	2001      	movs	r0, #1
 800cc32:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800cc36:	2920      	cmp	r1, #32
 800cc38:	d003      	beq.n	800cc42 <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
 800cc3a:	d831      	bhi.n	800cca0 <HAL_TIMEx_ConfigCommutEvent_DMA+0x7c>
 800cc3c:	b109      	cbz	r1, 800cc42 <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
 800cc3e:	2910      	cmp	r1, #16
 800cc40:	d108      	bne.n	800cc54 <HAL_TIMEx_ConfigCommutEvent_DMA+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800cc42:	681c      	ldr	r4, [r3, #0]
 800cc44:	68a0      	ldr	r0, [r4, #8]
 800cc46:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800cc4a:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800cc4c:	681c      	ldr	r4, [r3, #0]
 800cc4e:	68a0      	ldr	r0, [r4, #8]
 800cc50:	4301      	orrs	r1, r0
 800cc52:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800cc54:	6818      	ldr	r0, [r3, #0]
 800cc56:	6841      	ldr	r1, [r0, #4]
 800cc58:	f041 0101 	orr.w	r1, r1, #1
 800cc5c:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800cc5e:	6818      	ldr	r0, [r3, #0]
 800cc60:	6841      	ldr	r1, [r0, #4]
 800cc62:	f021 0104 	bic.w	r1, r1, #4
 800cc66:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800cc68:	6818      	ldr	r0, [r3, #0]
 800cc6a:	6841      	ldr	r1, [r0, #4]
 800cc6c:	430a      	orrs	r2, r1
 800cc6e:	6042      	str	r2, [r0, #4]
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800cc70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc72:	490e      	ldr	r1, [pc, #56]	@ (800ccac <HAL_TIMEx_ConfigCommutEvent_DMA+0x88>)
 800cc74:	6291      	str	r1, [r2, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
 800cc76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc78:	490d      	ldr	r1, [pc, #52]	@ (800ccb0 <HAL_TIMEx_ConfigCommutEvent_DMA+0x8c>)
 800cc7a:	62d1      	str	r1, [r2, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 800cc7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc7e:	490d      	ldr	r1, [pc, #52]	@ (800ccb4 <HAL_TIMEx_ConfigCommutEvent_DMA+0x90>)
 800cc80:	6311      	str	r1, [r2, #48]	@ 0x30
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800cc82:	6819      	ldr	r1, [r3, #0]
 800cc84:	68ca      	ldr	r2, [r1, #12]
 800cc86:	f022 0220 	bic.w	r2, r2, #32
 800cc8a:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800cc8c:	6819      	ldr	r1, [r3, #0]
 800cc8e:	68ca      	ldr	r2, [r1, #12]
 800cc90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cc94:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800cc96:	2000      	movs	r0, #0
 800cc98:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800cc9c:	bc10      	pop	{r4}
 800cc9e:	4770      	bx	lr
 800cca0:	2930      	cmp	r1, #48	@ 0x30
 800cca2:	d1d7      	bne.n	800cc54 <HAL_TIMEx_ConfigCommutEvent_DMA+0x30>
 800cca4:	e7cd      	b.n	800cc42 <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
  __HAL_LOCK(htim);
 800cca6:	2002      	movs	r0, #2
}
 800cca8:	4770      	bx	lr
 800ccaa:	bf00      	nop
 800ccac:	0800cd8d 	.word	0x0800cd8d
 800ccb0:	0800cd9f 	.word	0x0800cd9f
 800ccb4:	08008f09 	.word	0x08008f09

0800ccb8 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800ccb8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800ccbc:	2a01      	cmp	r2, #1
 800ccbe:	d034      	beq.n	800cd2a <HAL_TIMEx_MasterConfigSynchronization+0x72>
{
 800ccc0:	b410      	push	{r4}
 800ccc2:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800ccca:	2202      	movs	r2, #2
 800cccc:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800ccd0:	6802      	ldr	r2, [r0, #0]
 800ccd2:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800ccd4:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800ccd6:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ccda:	6808      	ldr	r0, [r1, #0]
 800ccdc:	ea40 000c 	orr.w	r0, r0, ip
  htim->Instance->CR2 = tmpcr2;
 800cce0:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cce2:	681a      	ldr	r2, [r3, #0]
 800cce4:	4812      	ldr	r0, [pc, #72]	@ (800cd30 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 800cce6:	4282      	cmp	r2, r0
 800cce8:	d012      	beq.n	800cd10 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800ccea:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 800ccee:	4282      	cmp	r2, r0
 800ccf0:	d00e      	beq.n	800cd10 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800ccf2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800ccf6:	d00b      	beq.n	800cd10 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800ccf8:	f5a0 3098 	sub.w	r0, r0, #77824	@ 0x13000
 800ccfc:	4282      	cmp	r2, r0
 800ccfe:	d007      	beq.n	800cd10 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800cd00:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800cd04:	4282      	cmp	r2, r0
 800cd06:	d003      	beq.n	800cd10 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800cd08:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800cd0c:	4282      	cmp	r2, r0
 800cd0e:	d104      	bne.n	800cd1a <HAL_TIMEx_MasterConfigSynchronization+0x62>
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd10:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cd14:	6849      	ldr	r1, [r1, #4]
 800cd16:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 800cd18:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800cd20:	2000      	movs	r0, #0
 800cd22:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800cd26:	bc10      	pop	{r4}
 800cd28:	4770      	bx	lr
  __HAL_LOCK(htim);
 800cd2a:	2002      	movs	r0, #2
}
 800cd2c:	4770      	bx	lr
 800cd2e:	bf00      	nop
 800cd30:	40012c00 	.word	0x40012c00

0800cd34 <HAL_TIMEx_ConfigBreakDeadTime>:
{
 800cd34:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800cd36:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800cd3a:	2b01      	cmp	r3, #1
 800cd3c:	d021      	beq.n	800cd82 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 800cd3e:	2301      	movs	r3, #1
 800cd40:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cd44:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cd46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cd4a:	6888      	ldr	r0, [r1, #8]
 800cd4c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cd4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd52:	6848      	ldr	r0, [r1, #4]
 800cd54:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cd56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd5a:	6808      	ldr	r0, [r1, #0]
 800cd5c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cd5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd62:	6908      	ldr	r0, [r1, #16]
 800cd64:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cd66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd6a:	6948      	ldr	r0, [r1, #20]
 800cd6c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cd6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cd72:	69c9      	ldr	r1, [r1, #28]
 800cd74:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800cd76:	6811      	ldr	r1, [r2, #0]
 800cd78:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800cd7a:	2000      	movs	r0, #0
 800cd7c:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  return HAL_OK;
 800cd80:	4770      	bx	lr
  __HAL_LOCK(htim);
 800cd82:	2002      	movs	r0, #2
}
 800cd84:	4770      	bx	lr

0800cd86 <HAL_TIMEx_RemapConfig>:
}
 800cd86:	2000      	movs	r0, #0
 800cd88:	4770      	bx	lr

0800cd8a <HAL_TIMEx_CommutCallback>:
}
 800cd8a:	4770      	bx	lr

0800cd8c <TIMEx_DMACommutationCplt>:
{
 800cd8c:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cd8e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  htim->State = HAL_TIM_STATE_READY;
 800cd90:	2301      	movs	r3, #1
 800cd92:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIMEx_CommutCallback(htim);
 800cd96:	f7ff fff8 	bl	800cd8a <HAL_TIMEx_CommutCallback>
}
 800cd9a:	bd08      	pop	{r3, pc}

0800cd9c <HAL_TIMEx_CommutHalfCpltCallback>:
}
 800cd9c:	4770      	bx	lr

0800cd9e <TIMEx_DMACommutationHalfCplt>:
{
 800cd9e:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cda0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  htim->State = HAL_TIM_STATE_READY;
 800cda2:	2301      	movs	r3, #1
 800cda4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 800cda8:	f7ff fff8 	bl	800cd9c <HAL_TIMEx_CommutHalfCpltCallback>
}
 800cdac:	bd08      	pop	{r3, pc}

0800cdae <HAL_TIMEx_BreakCallback>:
}
 800cdae:	4770      	bx	lr

0800cdb0 <HAL_TIMEx_HallSensor_GetState>:
  return htim->State;
 800cdb0:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 800cdb4:	4770      	bx	lr

0800cdb6 <HAL_TIMEx_GetChannelNState>:
  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800cdb6:	b919      	cbnz	r1, 800cdc0 <HAL_TIMEx_GetChannelNState+0xa>
 800cdb8:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800cdbc:	b2c0      	uxtb	r0, r0
 800cdbe:	4770      	bx	lr
 800cdc0:	2904      	cmp	r1, #4
 800cdc2:	d005      	beq.n	800cdd0 <HAL_TIMEx_GetChannelNState+0x1a>
 800cdc4:	2908      	cmp	r1, #8
 800cdc6:	d007      	beq.n	800cdd8 <HAL_TIMEx_GetChannelNState+0x22>
 800cdc8:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800cdcc:	b2c0      	uxtb	r0, r0
}
 800cdce:	4770      	bx	lr
  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800cdd0:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800cdd4:	b2c0      	uxtb	r0, r0
 800cdd6:	4770      	bx	lr
 800cdd8:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800cddc:	b2c0      	uxtb	r0, r0
 800cdde:	4770      	bx	lr

0800cde0 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cde0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde2:	f102 030c 	add.w	r3, r2, #12
 800cde6:	e853 3f00 	ldrex	r3, [r3]
 800cdea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdee:	320c      	adds	r2, #12
 800cdf0:	e842 3100 	strex	r1, r3, [r2]
 800cdf4:	2900      	cmp	r1, #0
 800cdf6:	d1f3      	bne.n	800cde0 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cdf8:	2320      	movs	r3, #32
 800cdfa:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
}
 800cdfe:	4770      	bx	lr

0800ce00 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ce00:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce02:	f102 030c 	add.w	r3, r2, #12
 800ce06:	e853 3f00 	ldrex	r3, [r3]
 800ce0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce0e:	320c      	adds	r2, #12
 800ce10:	e842 3100 	strex	r1, r3, [r2]
 800ce14:	2900      	cmp	r1, #0
 800ce16:	d1f3      	bne.n	800ce00 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce18:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce1a:	f102 0314 	add.w	r3, r2, #20
 800ce1e:	e853 3f00 	ldrex	r3, [r3]
 800ce22:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce26:	3214      	adds	r2, #20
 800ce28:	e842 3100 	strex	r1, r3, [r2]
 800ce2c:	2900      	cmp	r1, #0
 800ce2e:	d1f3      	bne.n	800ce18 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce30:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d005      	beq.n	800ce42 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ce36:	2320      	movs	r3, #32
 800ce38:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800ce40:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce42:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce44:	f102 030c 	add.w	r3, r2, #12
 800ce48:	e853 3f00 	ldrex	r3, [r3]
 800ce4c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce50:	320c      	adds	r2, #12
 800ce52:	e842 3100 	strex	r1, r3, [r2]
 800ce56:	2900      	cmp	r1, #0
 800ce58:	d1f3      	bne.n	800ce42 <UART_EndRxTransfer+0x42>
 800ce5a:	e7ec      	b.n	800ce36 <UART_EndRxTransfer+0x36>

0800ce5c <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ce5c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	2b21      	cmp	r3, #33	@ 0x21
 800ce64:	d001      	beq.n	800ce6a <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800ce66:	2002      	movs	r0, #2
  }
}
 800ce68:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ce6a:	6883      	ldr	r3, [r0, #8]
 800ce6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce70:	d017      	beq.n	800cea2 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ce72:	6a03      	ldr	r3, [r0, #32]
 800ce74:	1c5a      	adds	r2, r3, #1
 800ce76:	6202      	str	r2, [r0, #32]
 800ce78:	781a      	ldrb	r2, [r3, #0]
 800ce7a:	6803      	ldr	r3, [r0, #0]
 800ce7c:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800ce7e:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800ce80:	b29b      	uxth	r3, r3
 800ce82:	3b01      	subs	r3, #1
 800ce84:	b29b      	uxth	r3, r3
 800ce86:	84c3      	strh	r3, [r0, #38]	@ 0x26
 800ce88:	b94b      	cbnz	r3, 800ce9e <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ce8a:	6802      	ldr	r2, [r0, #0]
 800ce8c:	68d3      	ldr	r3, [r2, #12]
 800ce8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce92:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ce94:	6802      	ldr	r2, [r0, #0]
 800ce96:	68d3      	ldr	r3, [r2, #12]
 800ce98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce9c:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800ce9e:	2000      	movs	r0, #0
 800cea0:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cea2:	6903      	ldr	r3, [r0, #16]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d1e4      	bne.n	800ce72 <UART_Transmit_IT+0x16>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800cea8:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ceaa:	881b      	ldrh	r3, [r3, #0]
 800ceac:	6802      	ldr	r2, [r0, #0]
 800ceae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceb2:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 800ceb4:	6a03      	ldr	r3, [r0, #32]
 800ceb6:	3302      	adds	r3, #2
 800ceb8:	6203      	str	r3, [r0, #32]
 800ceba:	e7e0      	b.n	800ce7e <UART_Transmit_IT+0x22>

0800cebc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cebc:	b510      	push	{r4, lr}
 800cebe:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cec0:	6802      	ldr	r2, [r0, #0]
 800cec2:	6913      	ldr	r3, [r2, #16]
 800cec4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800cec8:	68c1      	ldr	r1, [r0, #12]
 800ceca:	430b      	orrs	r3, r1
 800cecc:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800cece:	6883      	ldr	r3, [r0, #8]
 800ced0:	6902      	ldr	r2, [r0, #16]
 800ced2:	4313      	orrs	r3, r2
 800ced4:	6942      	ldr	r2, [r0, #20]
 800ced6:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800ced8:	6801      	ldr	r1, [r0, #0]
 800ceda:	68cb      	ldr	r3, [r1, #12]
 800cedc:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800cee0:	f023 030c 	bic.w	r3, r3, #12
 800cee4:	4313      	orrs	r3, r2
 800cee6:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cee8:	6802      	ldr	r2, [r0, #0]
 800ceea:	6953      	ldr	r3, [r2, #20]
 800ceec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cef0:	6981      	ldr	r1, [r0, #24]
 800cef2:	430b      	orrs	r3, r1
 800cef4:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 800cef6:	6802      	ldr	r2, [r0, #0]
 800cef8:	4b13      	ldr	r3, [pc, #76]	@ (800cf48 <UART_SetConfig+0x8c>)
 800cefa:	429a      	cmp	r2, r3
 800cefc:	d020      	beq.n	800cf40 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800cefe:	f7f9 fae3 	bl	80064c8 <HAL_RCC_GetPCLK1Freq>
 800cf02:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cf04:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800cf08:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800cf0c:	6863      	ldr	r3, [r4, #4]
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	fbb2 f2f3 	udiv	r2, r2, r3
 800cf14:	480d      	ldr	r0, [pc, #52]	@ (800cf4c <UART_SetConfig+0x90>)
 800cf16:	fba0 3102 	umull	r3, r1, r0, r2
 800cf1a:	0949      	lsrs	r1, r1, #5
 800cf1c:	2364      	movs	r3, #100	@ 0x64
 800cf1e:	fb03 2311 	mls	r3, r3, r1, r2
 800cf22:	011b      	lsls	r3, r3, #4
 800cf24:	3332      	adds	r3, #50	@ 0x32
 800cf26:	fba0 0303 	umull	r0, r3, r0, r3
 800cf2a:	095b      	lsrs	r3, r3, #5
 800cf2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800cf30:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800cf34:	f003 030f 	and.w	r3, r3, #15
 800cf38:	6821      	ldr	r1, [r4, #0]
 800cf3a:	4413      	add	r3, r2
 800cf3c:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800cf3e:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800cf40:	f7f9 fad2 	bl	80064e8 <HAL_RCC_GetPCLK2Freq>
 800cf44:	4602      	mov	r2, r0
 800cf46:	e7dd      	b.n	800cf04 <UART_SetConfig+0x48>
 800cf48:	40013800 	.word	0x40013800
 800cf4c:	51eb851f 	.word	0x51eb851f

0800cf50 <UART_WaitOnFlagUntilTimeout>:
{
 800cf50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cf54:	b083      	sub	sp, #12
 800cf56:	4605      	mov	r5, r0
 800cf58:	460e      	mov	r6, r1
 800cf5a:	4617      	mov	r7, r2
 800cf5c:	4699      	mov	r9, r3
 800cf5e:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cf62:	682b      	ldr	r3, [r5, #0]
 800cf64:	681c      	ldr	r4, [r3, #0]
 800cf66:	ea36 0404 	bics.w	r4, r6, r4
 800cf6a:	bf0c      	ite	eq
 800cf6c:	2401      	moveq	r4, #1
 800cf6e:	2400      	movne	r4, #0
 800cf70:	42bc      	cmp	r4, r7
 800cf72:	d128      	bne.n	800cfc6 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 800cf74:	f1b8 3fff 	cmp.w	r8, #4294967295
 800cf78:	d0f3      	beq.n	800cf62 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cf7a:	f7f6 fe03 	bl	8003b84 <HAL_GetTick>
 800cf7e:	eba0 0009 	sub.w	r0, r0, r9
 800cf82:	4540      	cmp	r0, r8
 800cf84:	d823      	bhi.n	800cfce <UART_WaitOnFlagUntilTimeout+0x7e>
 800cf86:	f1b8 0f00 	cmp.w	r8, #0
 800cf8a:	d022      	beq.n	800cfd2 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cf8c:	682b      	ldr	r3, [r5, #0]
 800cf8e:	68da      	ldr	r2, [r3, #12]
 800cf90:	f012 0f04 	tst.w	r2, #4
 800cf94:	d0e5      	beq.n	800cf62 <UART_WaitOnFlagUntilTimeout+0x12>
 800cf96:	2e80      	cmp	r6, #128	@ 0x80
 800cf98:	d0e3      	beq.n	800cf62 <UART_WaitOnFlagUntilTimeout+0x12>
 800cf9a:	2e40      	cmp	r6, #64	@ 0x40
 800cf9c:	d0e1      	beq.n	800cf62 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	f012 0f08 	tst.w	r2, #8
 800cfa4:	d0dd      	beq.n	800cf62 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 800cfa6:	2400      	movs	r4, #0
 800cfa8:	9401      	str	r4, [sp, #4]
 800cfaa:	681a      	ldr	r2, [r3, #0]
 800cfac:	9201      	str	r2, [sp, #4]
 800cfae:	685b      	ldr	r3, [r3, #4]
 800cfb0:	9301      	str	r3, [sp, #4]
 800cfb2:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	f7ff ff23 	bl	800ce00 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cfba:	2308      	movs	r3, #8
 800cfbc:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 800cfbe:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800cfc2:	2001      	movs	r0, #1
 800cfc4:	e000      	b.n	800cfc8 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 800cfc6:	2000      	movs	r0, #0
}
 800cfc8:	b003      	add	sp, #12
 800cfca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800cfce:	2003      	movs	r0, #3
 800cfd0:	e7fa      	b.n	800cfc8 <UART_WaitOnFlagUntilTimeout+0x78>
 800cfd2:	2003      	movs	r0, #3
 800cfd4:	e7f8      	b.n	800cfc8 <UART_WaitOnFlagUntilTimeout+0x78>
}
 800cfd6:	4770      	bx	lr

0800cfd8 <HAL_UART_Init>:
  if (huart == NULL)
 800cfd8:	b360      	cbz	r0, 800d034 <HAL_UART_Init+0x5c>
{
 800cfda:	b510      	push	{r4, lr}
 800cfdc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800cfde:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cfe2:	b313      	cbz	r3, 800d02a <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800cfe4:	2324      	movs	r3, #36	@ 0x24
 800cfe6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cfea:	6822      	ldr	r2, [r4, #0]
 800cfec:	68d3      	ldr	r3, [r2, #12]
 800cfee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cff2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800cff4:	4620      	mov	r0, r4
 800cff6:	f7ff ff61 	bl	800cebc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cffa:	6822      	ldr	r2, [r4, #0]
 800cffc:	6913      	ldr	r3, [r2, #16]
 800cffe:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800d002:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d004:	6822      	ldr	r2, [r4, #0]
 800d006:	6953      	ldr	r3, [r2, #20]
 800d008:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800d00c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800d00e:	6822      	ldr	r2, [r4, #0]
 800d010:	68d3      	ldr	r3, [r2, #12]
 800d012:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d016:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d018:	2000      	movs	r0, #0
 800d01a:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d01c:	2320      	movs	r3, #32
 800d01e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d022:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d026:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800d028:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800d02a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800d02e:	f7f6 fc8f 	bl	8003950 <HAL_UART_MspInit>
 800d032:	e7d7      	b.n	800cfe4 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800d034:	2001      	movs	r0, #1
}
 800d036:	4770      	bx	lr

0800d038 <HAL_HalfDuplex_Init>:
  if (huart == NULL)
 800d038:	2800      	cmp	r0, #0
 800d03a:	d031      	beq.n	800d0a0 <HAL_HalfDuplex_Init+0x68>
{
 800d03c:	b510      	push	{r4, lr}
 800d03e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800d040:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d044:	b33b      	cbz	r3, 800d096 <HAL_HalfDuplex_Init+0x5e>
  huart->gState = HAL_UART_STATE_BUSY;
 800d046:	2324      	movs	r3, #36	@ 0x24
 800d048:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800d04c:	6822      	ldr	r2, [r4, #0]
 800d04e:	68d3      	ldr	r3, [r2, #12]
 800d050:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d054:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800d056:	4620      	mov	r0, r4
 800d058:	f7ff ff30 	bl	800cebc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d05c:	6822      	ldr	r2, [r4, #0]
 800d05e:	6913      	ldr	r3, [r2, #16]
 800d060:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800d064:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800d066:	6822      	ldr	r2, [r4, #0]
 800d068:	6953      	ldr	r3, [r2, #20]
 800d06a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d06e:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800d070:	6822      	ldr	r2, [r4, #0]
 800d072:	6953      	ldr	r3, [r2, #20]
 800d074:	f043 0308 	orr.w	r3, r3, #8
 800d078:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800d07a:	6822      	ldr	r2, [r4, #0]
 800d07c:	68d3      	ldr	r3, [r2, #12]
 800d07e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d082:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d084:	2000      	movs	r0, #0
 800d086:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d088:	2320      	movs	r3, #32
 800d08a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d08e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d092:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800d094:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800d096:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800d09a:	f7f6 fc59 	bl	8003950 <HAL_UART_MspInit>
 800d09e:	e7d2      	b.n	800d046 <HAL_HalfDuplex_Init+0xe>
    return HAL_ERROR;
 800d0a0:	2001      	movs	r0, #1
}
 800d0a2:	4770      	bx	lr

0800d0a4 <HAL_LIN_Init>:
  if (huart == NULL)
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	d03c      	beq.n	800d122 <HAL_LIN_Init+0x7e>
{
 800d0a8:	b538      	push	{r3, r4, r5, lr}
 800d0aa:	460d      	mov	r5, r1
 800d0ac:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800d0ae:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d030      	beq.n	800d118 <HAL_LIN_Init+0x74>
  huart->gState = HAL_UART_STATE_BUSY;
 800d0b6:	2324      	movs	r3, #36	@ 0x24
 800d0b8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800d0bc:	6822      	ldr	r2, [r4, #0]
 800d0be:	68d3      	ldr	r3, [r2, #12]
 800d0c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d0c4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f7ff fef8 	bl	800cebc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 800d0cc:	6822      	ldr	r2, [r4, #0]
 800d0ce:	6913      	ldr	r3, [r2, #16]
 800d0d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d0d4:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800d0d6:	6822      	ldr	r2, [r4, #0]
 800d0d8:	6953      	ldr	r3, [r2, #20]
 800d0da:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800d0de:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800d0e0:	6822      	ldr	r2, [r4, #0]
 800d0e2:	6913      	ldr	r3, [r2, #16]
 800d0e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d0e8:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800d0ea:	6822      	ldr	r2, [r4, #0]
 800d0ec:	6913      	ldr	r3, [r2, #16]
 800d0ee:	f023 0320 	bic.w	r3, r3, #32
 800d0f2:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800d0f4:	6822      	ldr	r2, [r4, #0]
 800d0f6:	6913      	ldr	r3, [r2, #16]
 800d0f8:	432b      	orrs	r3, r5
 800d0fa:	6113      	str	r3, [r2, #16]
  __HAL_UART_ENABLE(huart);
 800d0fc:	6822      	ldr	r2, [r4, #0]
 800d0fe:	68d3      	ldr	r3, [r2, #12]
 800d100:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d104:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d106:	2000      	movs	r0, #0
 800d108:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d10a:	2320      	movs	r3, #32
 800d10c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d110:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d114:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800d116:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800d118:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800d11c:	f7f6 fc18 	bl	8003950 <HAL_UART_MspInit>
 800d120:	e7c9      	b.n	800d0b6 <HAL_LIN_Init+0x12>
    return HAL_ERROR;
 800d122:	2001      	movs	r0, #1
}
 800d124:	4770      	bx	lr

0800d126 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 800d126:	2800      	cmp	r0, #0
 800d128:	d041      	beq.n	800d1ae <HAL_MultiProcessor_Init+0x88>
{
 800d12a:	b570      	push	{r4, r5, r6, lr}
 800d12c:	460d      	mov	r5, r1
 800d12e:	4616      	mov	r6, r2
 800d130:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800d132:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d136:	2b00      	cmp	r3, #0
 800d138:	d034      	beq.n	800d1a4 <HAL_MultiProcessor_Init+0x7e>
  huart->gState = HAL_UART_STATE_BUSY;
 800d13a:	2324      	movs	r3, #36	@ 0x24
 800d13c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800d140:	6822      	ldr	r2, [r4, #0]
 800d142:	68d3      	ldr	r3, [r2, #12]
 800d144:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d148:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800d14a:	4620      	mov	r0, r4
 800d14c:	f7ff feb6 	bl	800cebc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d150:	6822      	ldr	r2, [r4, #0]
 800d152:	6913      	ldr	r3, [r2, #16]
 800d154:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800d158:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d15a:	6822      	ldr	r2, [r4, #0]
 800d15c:	6953      	ldr	r3, [r2, #20]
 800d15e:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800d162:	6153      	str	r3, [r2, #20]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800d164:	6822      	ldr	r2, [r4, #0]
 800d166:	6913      	ldr	r3, [r2, #16]
 800d168:	f023 030f 	bic.w	r3, r3, #15
 800d16c:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, Address);
 800d16e:	6823      	ldr	r3, [r4, #0]
 800d170:	691a      	ldr	r2, [r3, #16]
 800d172:	4315      	orrs	r5, r2
 800d174:	611d      	str	r5, [r3, #16]
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800d176:	6822      	ldr	r2, [r4, #0]
 800d178:	68d3      	ldr	r3, [r2, #12]
 800d17a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d17e:	60d3      	str	r3, [r2, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800d180:	6822      	ldr	r2, [r4, #0]
 800d182:	68d3      	ldr	r3, [r2, #12]
 800d184:	4333      	orrs	r3, r6
 800d186:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE(huart);
 800d188:	6822      	ldr	r2, [r4, #0]
 800d18a:	68d3      	ldr	r3, [r2, #12]
 800d18c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d190:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d192:	2000      	movs	r0, #0
 800d194:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d196:	2320      	movs	r3, #32
 800d198:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d19c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d1a0:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800d1a2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800d1a4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800d1a8:	f7f6 fbd2 	bl	8003950 <HAL_UART_MspInit>
 800d1ac:	e7c5      	b.n	800d13a <HAL_MultiProcessor_Init+0x14>
    return HAL_ERROR;
 800d1ae:	2001      	movs	r0, #1
}
 800d1b0:	4770      	bx	lr
}
 800d1b2:	4770      	bx	lr

0800d1b4 <HAL_UART_DeInit>:
  if (huart == NULL)
 800d1b4:	b1b0      	cbz	r0, 800d1e4 <HAL_UART_DeInit+0x30>
{
 800d1b6:	b510      	push	{r4, lr}
 800d1b8:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800d1ba:	2324      	movs	r3, #36	@ 0x24
 800d1bc:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800d1c0:	6802      	ldr	r2, [r0, #0]
 800d1c2:	68d3      	ldr	r3, [r2, #12]
 800d1c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d1c8:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 800d1ca:	f7f6 fc3d 	bl	8003a48 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1ce:	2000      	movs	r0, #0
 800d1d0:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800d1d2:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800d1d6:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1da:	6320      	str	r0, [r4, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d1dc:	6360      	str	r0, [r4, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800d1de:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 800d1e2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800d1e4:	2001      	movs	r0, #1
}
 800d1e6:	4770      	bx	lr

0800d1e8 <HAL_UART_Transmit>:
{
 800d1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ec:	b082      	sub	sp, #8
 800d1ee:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800d1f0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d1f4:	b2db      	uxtb	r3, r3
 800d1f6:	2b20      	cmp	r3, #32
 800d1f8:	d156      	bne.n	800d2a8 <HAL_UART_Transmit+0xc0>
 800d1fa:	4604      	mov	r4, r0
 800d1fc:	460d      	mov	r5, r1
 800d1fe:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800d200:	2900      	cmp	r1, #0
 800d202:	d055      	beq.n	800d2b0 <HAL_UART_Transmit+0xc8>
 800d204:	b90a      	cbnz	r2, 800d20a <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 800d206:	2001      	movs	r0, #1
 800d208:	e04f      	b.n	800d2aa <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d20a:	2300      	movs	r3, #0
 800d20c:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d20e:	2321      	movs	r3, #33	@ 0x21
 800d210:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 800d214:	f7f6 fcb6 	bl	8003b84 <HAL_GetTick>
 800d218:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800d21a:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d21e:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d222:	68a3      	ldr	r3, [r4, #8]
 800d224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d228:	d002      	beq.n	800d230 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800d22a:	f04f 0800 	mov.w	r8, #0
 800d22e:	e014      	b.n	800d25a <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d230:	6923      	ldr	r3, [r4, #16]
 800d232:	b32b      	cbz	r3, 800d280 <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 800d234:	f04f 0800 	mov.w	r8, #0
 800d238:	e00f      	b.n	800d25a <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 800d23a:	2320      	movs	r3, #32
 800d23c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 800d240:	2003      	movs	r0, #3
 800d242:	e032      	b.n	800d2aa <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d244:	f838 3b02 	ldrh.w	r3, [r8], #2
 800d248:	6822      	ldr	r2, [r4, #0]
 800d24a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d24e:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 800d250:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800d252:	b292      	uxth	r2, r2
 800d254:	3a01      	subs	r2, #1
 800d256:	b292      	uxth	r2, r2
 800d258:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d25a:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	b193      	cbz	r3, 800d286 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d260:	9600      	str	r6, [sp, #0]
 800d262:	463b      	mov	r3, r7
 800d264:	2200      	movs	r2, #0
 800d266:	2180      	movs	r1, #128	@ 0x80
 800d268:	4620      	mov	r0, r4
 800d26a:	f7ff fe71 	bl	800cf50 <UART_WaitOnFlagUntilTimeout>
 800d26e:	2800      	cmp	r0, #0
 800d270:	d1e3      	bne.n	800d23a <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 800d272:	2d00      	cmp	r5, #0
 800d274:	d0e6      	beq.n	800d244 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d276:	f815 2b01 	ldrb.w	r2, [r5], #1
 800d27a:	6823      	ldr	r3, [r4, #0]
 800d27c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d27e:	e7e7      	b.n	800d250 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800d280:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800d282:	2500      	movs	r5, #0
 800d284:	e7e9      	b.n	800d25a <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d286:	9600      	str	r6, [sp, #0]
 800d288:	463b      	mov	r3, r7
 800d28a:	2200      	movs	r2, #0
 800d28c:	2140      	movs	r1, #64	@ 0x40
 800d28e:	4620      	mov	r0, r4
 800d290:	f7ff fe5e 	bl	800cf50 <UART_WaitOnFlagUntilTimeout>
 800d294:	b918      	cbnz	r0, 800d29e <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 800d296:	2320      	movs	r3, #32
 800d298:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800d29c:	e005      	b.n	800d2aa <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 800d29e:	2320      	movs	r3, #32
 800d2a0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 800d2a4:	2003      	movs	r0, #3
 800d2a6:	e000      	b.n	800d2aa <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 800d2a8:	2002      	movs	r0, #2
}
 800d2aa:	b002      	add	sp, #8
 800d2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800d2b0:	2001      	movs	r0, #1
 800d2b2:	e7fa      	b.n	800d2aa <HAL_UART_Transmit+0xc2>

0800d2b4 <HAL_UART_Receive>:
{
 800d2b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2b8:	b082      	sub	sp, #8
 800d2ba:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800d2bc:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d2c0:	b2db      	uxtb	r3, r3
 800d2c2:	2b20      	cmp	r3, #32
 800d2c4:	d159      	bne.n	800d37a <HAL_UART_Receive+0xc6>
 800d2c6:	4604      	mov	r4, r0
 800d2c8:	460d      	mov	r5, r1
 800d2ca:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800d2cc:	2900      	cmp	r1, #0
 800d2ce:	d058      	beq.n	800d382 <HAL_UART_Receive+0xce>
 800d2d0:	b90a      	cbnz	r2, 800d2d6 <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 800d2d2:	2001      	movs	r0, #1
 800d2d4:	e052      	b.n	800d37c <HAL_UART_Receive+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2da:	2222      	movs	r2, #34	@ 0x22
 800d2dc:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2e0:	6303      	str	r3, [r0, #48]	@ 0x30
    tickstart = HAL_GetTick();
 800d2e2:	f7f6 fc4f 	bl	8003b84 <HAL_GetTick>
 800d2e6:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 800d2e8:	f8a4 802c 	strh.w	r8, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d2ec:	f8a4 802e 	strh.w	r8, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2f0:	68a3      	ldr	r3, [r4, #8]
 800d2f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2f6:	d002      	beq.n	800d2fe <HAL_UART_Receive+0x4a>
      pdata16bits = NULL;
 800d2f8:	f04f 0800 	mov.w	r8, #0
 800d2fc:	e01c      	b.n	800d338 <HAL_UART_Receive+0x84>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2fe:	6923      	ldr	r3, [r4, #16]
 800d300:	b113      	cbz	r3, 800d308 <HAL_UART_Receive+0x54>
      pdata16bits = NULL;
 800d302:	f04f 0800 	mov.w	r8, #0
 800d306:	e017      	b.n	800d338 <HAL_UART_Receive+0x84>
      pdata16bits = (uint16_t *) pData;
 800d308:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800d30a:	2500      	movs	r5, #0
 800d30c:	e014      	b.n	800d338 <HAL_UART_Receive+0x84>
        huart->RxState = HAL_UART_STATE_READY;
 800d30e:	2320      	movs	r3, #32
 800d310:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        return HAL_TIMEOUT;
 800d314:	2003      	movs	r0, #3
 800d316:	e031      	b.n	800d37c <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800d318:	6823      	ldr	r3, [r4, #0]
 800d31a:	685b      	ldr	r3, [r3, #4]
 800d31c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d320:	f828 3b02 	strh.w	r3, [r8], #2
        pdata16bits++;
 800d324:	e003      	b.n	800d32e <HAL_UART_Receive+0x7a>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d326:	6823      	ldr	r3, [r4, #0]
 800d328:	685b      	ldr	r3, [r3, #4]
 800d32a:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 800d32c:	3501      	adds	r5, #1
      huart->RxXferCount--;
 800d32e:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d330:	b292      	uxth	r2, r2
 800d332:	3a01      	subs	r2, #1
 800d334:	b292      	uxth	r2, r2
 800d336:	85e2      	strh	r2, [r4, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800d338:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800d33a:	b29b      	uxth	r3, r3
 800d33c:	b1c3      	cbz	r3, 800d370 <HAL_UART_Receive+0xbc>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d33e:	9600      	str	r6, [sp, #0]
 800d340:	463b      	mov	r3, r7
 800d342:	2200      	movs	r2, #0
 800d344:	2120      	movs	r1, #32
 800d346:	4620      	mov	r0, r4
 800d348:	f7ff fe02 	bl	800cf50 <UART_WaitOnFlagUntilTimeout>
 800d34c:	2800      	cmp	r0, #0
 800d34e:	d1de      	bne.n	800d30e <HAL_UART_Receive+0x5a>
      if (pdata8bits == NULL)
 800d350:	2d00      	cmp	r5, #0
 800d352:	d0e1      	beq.n	800d318 <HAL_UART_Receive+0x64>
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d354:	68a3      	ldr	r3, [r4, #8]
 800d356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d35a:	d0e4      	beq.n	800d326 <HAL_UART_Receive+0x72>
 800d35c:	b913      	cbnz	r3, 800d364 <HAL_UART_Receive+0xb0>
 800d35e:	6923      	ldr	r3, [r4, #16]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d0e0      	beq.n	800d326 <HAL_UART_Receive+0x72>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d364:	6823      	ldr	r3, [r4, #0]
 800d366:	685b      	ldr	r3, [r3, #4]
 800d368:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d36c:	702b      	strb	r3, [r5, #0]
 800d36e:	e7dd      	b.n	800d32c <HAL_UART_Receive+0x78>
    huart->RxState = HAL_UART_STATE_READY;
 800d370:	2320      	movs	r3, #32
 800d372:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800d376:	2000      	movs	r0, #0
 800d378:	e000      	b.n	800d37c <HAL_UART_Receive+0xc8>
    return HAL_BUSY;
 800d37a:	2002      	movs	r0, #2
}
 800d37c:	b002      	add	sp, #8
 800d37e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800d382:	2001      	movs	r0, #1
 800d384:	e7fa      	b.n	800d37c <HAL_UART_Receive+0xc8>

0800d386 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800d386:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	2b20      	cmp	r3, #32
 800d38e:	d110      	bne.n	800d3b2 <HAL_UART_Transmit_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 800d390:	b189      	cbz	r1, 800d3b6 <HAL_UART_Transmit_IT+0x30>
 800d392:	b192      	cbz	r2, 800d3ba <HAL_UART_Transmit_IT+0x34>
    huart->pTxBuffPtr = pData;
 800d394:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800d396:	8482      	strh	r2, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d398:	84c2      	strh	r2, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d39a:	2300      	movs	r3, #0
 800d39c:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d39e:	2221      	movs	r2, #33	@ 0x21
 800d3a0:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800d3a4:	6801      	ldr	r1, [r0, #0]
 800d3a6:	68ca      	ldr	r2, [r1, #12]
 800d3a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d3ac:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	4770      	bx	lr
    return HAL_BUSY;
 800d3b2:	2002      	movs	r0, #2
 800d3b4:	4770      	bx	lr
      return HAL_ERROR;
 800d3b6:	2001      	movs	r0, #1
 800d3b8:	4770      	bx	lr
 800d3ba:	2001      	movs	r0, #1
}
 800d3bc:	4770      	bx	lr
	...

0800d3c0 <HAL_UART_Transmit_DMA>:
{
 800d3c0:	b538      	push	{r3, r4, r5, lr}
 800d3c2:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800d3c4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800d3c8:	b2d2      	uxtb	r2, r2
 800d3ca:	2a20      	cmp	r2, #32
 800d3cc:	d12f      	bne.n	800d42e <HAL_UART_Transmit_DMA+0x6e>
 800d3ce:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800d3d0:	2900      	cmp	r1, #0
 800d3d2:	d02e      	beq.n	800d432 <HAL_UART_Transmit_DMA+0x72>
 800d3d4:	b90b      	cbnz	r3, 800d3da <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 800d3d6:	2001      	movs	r0, #1
}
 800d3d8:	bd38      	pop	{r3, r4, r5, pc}
    huart->pTxBuffPtr = pData;
 800d3da:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800d3dc:	8483      	strh	r3, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d3de:	84c3      	strh	r3, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	6442      	str	r2, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d3e4:	2021      	movs	r0, #33	@ 0x21
 800d3e6:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d3ea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d3ec:	4d12      	ldr	r5, [pc, #72]	@ (800d438 <HAL_UART_Transmit_DMA+0x78>)
 800d3ee:	6285      	str	r5, [r0, #40]	@ 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d3f0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d3f2:	4d12      	ldr	r5, [pc, #72]	@ (800d43c <HAL_UART_Transmit_DMA+0x7c>)
 800d3f4:	62c5      	str	r5, [r0, #44]	@ 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d3f6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d3f8:	4d11      	ldr	r5, [pc, #68]	@ (800d440 <HAL_UART_Transmit_DMA+0x80>)
 800d3fa:	6305      	str	r5, [r0, #48]	@ 0x30
    huart->hdmatx->XferAbortCallback = NULL;
 800d3fc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d3fe:	6342      	str	r2, [r0, #52]	@ 0x34
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800d400:	6822      	ldr	r2, [r4, #0]
 800d402:	3204      	adds	r2, #4
 800d404:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d406:	f7f6 fe6a 	bl	80040de <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800d40a:	6823      	ldr	r3, [r4, #0]
 800d40c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d410:	601a      	str	r2, [r3, #0]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d412:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d414:	f102 0314 	add.w	r3, r2, #20
 800d418:	e853 3f00 	ldrex	r3, [r3]
 800d41c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d420:	3214      	adds	r2, #20
 800d422:	e842 3100 	strex	r1, r3, [r2]
 800d426:	2900      	cmp	r1, #0
 800d428:	d1f3      	bne.n	800d412 <HAL_UART_Transmit_DMA+0x52>
    return HAL_OK;
 800d42a:	2000      	movs	r0, #0
 800d42c:	e7d4      	b.n	800d3d8 <HAL_UART_Transmit_DMA+0x18>
    return HAL_BUSY;
 800d42e:	2002      	movs	r0, #2
 800d430:	e7d2      	b.n	800d3d8 <HAL_UART_Transmit_DMA+0x18>
      return HAL_ERROR;
 800d432:	2001      	movs	r0, #1
 800d434:	e7d0      	b.n	800d3d8 <HAL_UART_Transmit_DMA+0x18>
 800d436:	bf00      	nop
 800d438:	0800d91d 	.word	0x0800d91d
 800d43c:	0800d985 	.word	0x0800d985
 800d440:	0800d995 	.word	0x0800d995

0800d444 <HAL_UART_DMAPause>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d444:	6803      	ldr	r3, [r0, #0]
 800d446:	695a      	ldr	r2, [r3, #20]
 800d448:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d44c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d450:	b2db      	uxtb	r3, r3
 800d452:	2b21      	cmp	r3, #33	@ 0x21
 800d454:	d00a      	beq.n	800d46c <HAL_UART_DMAPause+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d456:	6803      	ldr	r3, [r0, #0]
 800d458:	695a      	ldr	r2, [r3, #20]
 800d45a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d45e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d462:	b2db      	uxtb	r3, r3
 800d464:	2b22      	cmp	r3, #34	@ 0x22
 800d466:	d010      	beq.n	800d48a <HAL_UART_DMAPause+0x46>
}
 800d468:	2000      	movs	r0, #0
 800d46a:	4770      	bx	lr
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d46c:	2a00      	cmp	r2, #0
 800d46e:	d0f2      	beq.n	800d456 <HAL_UART_DMAPause+0x12>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d470:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d472:	f102 0314 	add.w	r3, r2, #20
 800d476:	e853 3f00 	ldrex	r3, [r3]
 800d47a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d47e:	3214      	adds	r2, #20
 800d480:	e842 3100 	strex	r1, r3, [r2]
 800d484:	2900      	cmp	r1, #0
 800d486:	d1f3      	bne.n	800d470 <HAL_UART_DMAPause+0x2c>
 800d488:	e7e5      	b.n	800d456 <HAL_UART_DMAPause+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d48a:	2a00      	cmp	r2, #0
 800d48c:	d0ec      	beq.n	800d468 <HAL_UART_DMAPause+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d48e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d490:	f102 030c 	add.w	r3, r2, #12
 800d494:	e853 3f00 	ldrex	r3, [r3]
 800d498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d49c:	320c      	adds	r2, #12
 800d49e:	e842 3100 	strex	r1, r3, [r2]
 800d4a2:	2900      	cmp	r1, #0
 800d4a4:	d1f3      	bne.n	800d48e <HAL_UART_DMAPause+0x4a>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4a6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4a8:	f102 0314 	add.w	r3, r2, #20
 800d4ac:	e853 3f00 	ldrex	r3, [r3]
 800d4b0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4b4:	3214      	adds	r2, #20
 800d4b6:	e842 3100 	strex	r1, r3, [r2]
 800d4ba:	2900      	cmp	r1, #0
 800d4bc:	d1f3      	bne.n	800d4a6 <HAL_UART_DMAPause+0x62>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d4be:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4c0:	f102 0314 	add.w	r3, r2, #20
 800d4c4:	e853 3f00 	ldrex	r3, [r3]
 800d4c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4cc:	3214      	adds	r2, #20
 800d4ce:	e842 3100 	strex	r1, r3, [r2]
 800d4d2:	2900      	cmp	r1, #0
 800d4d4:	d1f3      	bne.n	800d4be <HAL_UART_DMAPause+0x7a>
 800d4d6:	e7c7      	b.n	800d468 <HAL_UART_DMAPause+0x24>

0800d4d8 <HAL_UART_DMAResume>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d4d8:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d4dc:	b2db      	uxtb	r3, r3
 800d4de:	2b21      	cmp	r3, #33	@ 0x21
 800d4e0:	d006      	beq.n	800d4f0 <HAL_UART_DMAResume+0x18>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d4e2:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	2b22      	cmp	r3, #34	@ 0x22
 800d4ea:	d00e      	beq.n	800d50a <HAL_UART_DMAResume+0x32>
}
 800d4ec:	2000      	movs	r0, #0
 800d4ee:	4770      	bx	lr
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d4f0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4f2:	f102 0314 	add.w	r3, r2, #20
 800d4f6:	e853 3f00 	ldrex	r3, [r3]
 800d4fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4fe:	3214      	adds	r2, #20
 800d500:	e842 3100 	strex	r1, r3, [r2]
 800d504:	2900      	cmp	r1, #0
 800d506:	d1f3      	bne.n	800d4f0 <HAL_UART_DMAResume+0x18>
 800d508:	e7eb      	b.n	800d4e2 <HAL_UART_DMAResume+0xa>
{
 800d50a:	b082      	sub	sp, #8
    __HAL_UART_CLEAR_OREFLAG(huart);
 800d50c:	2300      	movs	r3, #0
 800d50e:	9301      	str	r3, [sp, #4]
 800d510:	6803      	ldr	r3, [r0, #0]
 800d512:	681a      	ldr	r2, [r3, #0]
 800d514:	9201      	str	r2, [sp, #4]
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	9301      	str	r3, [sp, #4]
 800d51a:	9b01      	ldr	r3, [sp, #4]
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d51c:	6903      	ldr	r3, [r0, #16]
 800d51e:	b15b      	cbz	r3, 800d538 <HAL_UART_DMAResume+0x60>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d520:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d522:	f102 030c 	add.w	r3, r2, #12
 800d526:	e853 3f00 	ldrex	r3, [r3]
 800d52a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d52e:	320c      	adds	r2, #12
 800d530:	e842 3100 	strex	r1, r3, [r2]
 800d534:	2900      	cmp	r1, #0
 800d536:	d1f3      	bne.n	800d520 <HAL_UART_DMAResume+0x48>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d538:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d53a:	f102 0314 	add.w	r3, r2, #20
 800d53e:	e853 3f00 	ldrex	r3, [r3]
 800d542:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d546:	3214      	adds	r2, #20
 800d548:	e842 3100 	strex	r1, r3, [r2]
 800d54c:	2900      	cmp	r1, #0
 800d54e:	d1f3      	bne.n	800d538 <HAL_UART_DMAResume+0x60>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d550:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d552:	f102 0314 	add.w	r3, r2, #20
 800d556:	e853 3f00 	ldrex	r3, [r3]
 800d55a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d55e:	3214      	adds	r2, #20
 800d560:	e842 3100 	strex	r1, r3, [r2]
 800d564:	2900      	cmp	r1, #0
 800d566:	d1f3      	bne.n	800d550 <HAL_UART_DMAResume+0x78>
}
 800d568:	2000      	movs	r0, #0
 800d56a:	b002      	add	sp, #8
 800d56c:	4770      	bx	lr

0800d56e <HAL_UART_DMAStop>:
{
 800d56e:	b510      	push	{r4, lr}
 800d570:	4604      	mov	r4, r0
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d572:	6803      	ldr	r3, [r0, #0]
 800d574:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d576:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d57a:	b2db      	uxtb	r3, r3
 800d57c:	2b21      	cmp	r3, #33	@ 0x21
 800d57e:	d00a      	beq.n	800d596 <HAL_UART_DMAStop+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d580:	6823      	ldr	r3, [r4, #0]
 800d582:	695a      	ldr	r2, [r3, #20]
 800d584:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d588:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800d58c:	b2db      	uxtb	r3, r3
 800d58e:	2b22      	cmp	r3, #34	@ 0x22
 800d590:	d019      	beq.n	800d5c6 <HAL_UART_DMAStop+0x58>
}
 800d592:	2000      	movs	r0, #0
 800d594:	bd10      	pop	{r4, pc}
 800d596:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d59a:	2a00      	cmp	r2, #0
 800d59c:	d0f0      	beq.n	800d580 <HAL_UART_DMAStop+0x12>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d59e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5a0:	f102 0314 	add.w	r3, r2, #20
 800d5a4:	e853 3f00 	ldrex	r3, [r3]
 800d5a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ac:	3214      	adds	r2, #20
 800d5ae:	e842 3100 	strex	r1, r3, [r2]
 800d5b2:	2900      	cmp	r1, #0
 800d5b4:	d1f3      	bne.n	800d59e <HAL_UART_DMAStop+0x30>
    if (huart->hdmatx != NULL)
 800d5b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d5b8:	b108      	cbz	r0, 800d5be <HAL_UART_DMAStop+0x50>
      HAL_DMA_Abort(huart->hdmatx);
 800d5ba:	f7f6 fdcb 	bl	8004154 <HAL_DMA_Abort>
    UART_EndTxTransfer(huart);
 800d5be:	4620      	mov	r0, r4
 800d5c0:	f7ff fc0e 	bl	800cde0 <UART_EndTxTransfer>
 800d5c4:	e7dc      	b.n	800d580 <HAL_UART_DMAStop+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d5c6:	2a00      	cmp	r2, #0
 800d5c8:	d0e3      	beq.n	800d592 <HAL_UART_DMAStop+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d5ca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5cc:	f102 0314 	add.w	r3, r2, #20
 800d5d0:	e853 3f00 	ldrex	r3, [r3]
 800d5d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5d8:	3214      	adds	r2, #20
 800d5da:	e842 3100 	strex	r1, r3, [r2]
 800d5de:	2900      	cmp	r1, #0
 800d5e0:	d1f3      	bne.n	800d5ca <HAL_UART_DMAStop+0x5c>
    if (huart->hdmarx != NULL)
 800d5e2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d5e4:	b108      	cbz	r0, 800d5ea <HAL_UART_DMAStop+0x7c>
      HAL_DMA_Abort(huart->hdmarx);
 800d5e6:	f7f6 fdb5 	bl	8004154 <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 800d5ea:	4620      	mov	r0, r4
 800d5ec:	f7ff fc08 	bl	800ce00 <UART_EndRxTransfer>
 800d5f0:	e7cf      	b.n	800d592 <HAL_UART_DMAStop+0x24>

0800d5f2 <HAL_UARTEx_ReceiveToIdle>:
{
 800d5f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d5f6:	b083      	sub	sp, #12
 800d5f8:	461e      	mov	r6, r3
 800d5fa:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
  if (huart->RxState == HAL_UART_STATE_READY)
 800d5fc:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d600:	b2db      	uxtb	r3, r3
 800d602:	2b20      	cmp	r3, #32
 800d604:	d17f      	bne.n	800d706 <HAL_UARTEx_ReceiveToIdle+0x114>
 800d606:	4604      	mov	r4, r0
 800d608:	460d      	mov	r5, r1
 800d60a:	4691      	mov	r9, r2
    if ((pData == NULL) || (Size == 0U))
 800d60c:	2900      	cmp	r1, #0
 800d60e:	d07e      	beq.n	800d70e <HAL_UARTEx_ReceiveToIdle+0x11c>
 800d610:	b90a      	cbnz	r2, 800d616 <HAL_UARTEx_ReceiveToIdle+0x24>
      return  HAL_ERROR;
 800d612:	2001      	movs	r0, #1
 800d614:	e078      	b.n	800d708 <HAL_UARTEx_ReceiveToIdle+0x116>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d616:	2300      	movs	r3, #0
 800d618:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d61a:	2222      	movs	r2, #34	@ 0x22
 800d61c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d620:	2201      	movs	r2, #1
 800d622:	6302      	str	r2, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d624:	6343      	str	r3, [r0, #52]	@ 0x34
    tickstart = HAL_GetTick();
 800d626:	f7f6 faad 	bl	8003b84 <HAL_GetTick>
 800d62a:	4680      	mov	r8, r0
    huart->RxXferSize  = Size;
 800d62c:	f8a4 902c 	strh.w	r9, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d630:	f8a4 902e 	strh.w	r9, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d634:	68a3      	ldr	r3, [r4, #8]
 800d636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d63a:	d004      	beq.n	800d646 <HAL_UARTEx_ReceiveToIdle+0x54>
      pdata16bits = NULL;
 800d63c:	f04f 0900 	mov.w	r9, #0
    *RxLen = 0U;
 800d640:	2300      	movs	r3, #0
 800d642:	8033      	strh	r3, [r6, #0]
    while (huart->RxXferCount > 0U)
 800d644:	e022      	b.n	800d68c <HAL_UARTEx_ReceiveToIdle+0x9a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d646:	6923      	ldr	r3, [r4, #16]
 800d648:	b113      	cbz	r3, 800d650 <HAL_UARTEx_ReceiveToIdle+0x5e>
      pdata16bits = NULL;
 800d64a:	f04f 0900 	mov.w	r9, #0
 800d64e:	e7f7      	b.n	800d640 <HAL_UARTEx_ReceiveToIdle+0x4e>
      pdata16bits = (uint16_t *) pData;
 800d650:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 800d652:	2500      	movs	r5, #0
 800d654:	e7f4      	b.n	800d640 <HAL_UARTEx_ReceiveToIdle+0x4e>
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d656:	2302      	movs	r3, #2
 800d658:	6363      	str	r3, [r4, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 800d65a:	2320      	movs	r3, #32
 800d65c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          return HAL_OK;
 800d660:	2000      	movs	r0, #0
 800d662:	e051      	b.n	800d708 <HAL_UARTEx_ReceiveToIdle+0x116>
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d664:	6853      	ldr	r3, [r2, #4]
 800d666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d66a:	f829 3b02 	strh.w	r3, [r9], #2
          pdata16bits++;
 800d66e:	e002      	b.n	800d676 <HAL_UARTEx_ReceiveToIdle+0x84>
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d670:	6853      	ldr	r3, [r2, #4]
 800d672:	702b      	strb	r3, [r5, #0]
          pdata8bits++;
 800d674:	3501      	adds	r5, #1
        *RxLen += 1U;
 800d676:	8833      	ldrh	r3, [r6, #0]
 800d678:	3301      	adds	r3, #1
 800d67a:	8033      	strh	r3, [r6, #0]
        huart->RxXferCount--;
 800d67c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800d67e:	b29b      	uxth	r3, r3
 800d680:	3b01      	subs	r3, #1
 800d682:	b29b      	uxth	r3, r3
 800d684:	85e3      	strh	r3, [r4, #46]	@ 0x2e
      if (Timeout != HAL_MAX_DELAY)
 800d686:	f1b7 3fff 	cmp.w	r7, #4294967295
 800d68a:	d125      	bne.n	800d6d8 <HAL_UARTEx_ReceiveToIdle+0xe6>
    while (huart->RxXferCount > 0U)
 800d68c:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d68e:	b292      	uxth	r2, r2
 800d690:	2a00      	cmp	r2, #0
 800d692:	d02e      	beq.n	800d6f2 <HAL_UARTEx_ReceiveToIdle+0x100>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d694:	6822      	ldr	r2, [r4, #0]
 800d696:	6813      	ldr	r3, [r2, #0]
 800d698:	f013 0f10 	tst.w	r3, #16
 800d69c:	d009      	beq.n	800d6b2 <HAL_UARTEx_ReceiveToIdle+0xc0>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d69e:	2300      	movs	r3, #0
 800d6a0:	9301      	str	r3, [sp, #4]
 800d6a2:	6813      	ldr	r3, [r2, #0]
 800d6a4:	9301      	str	r3, [sp, #4]
 800d6a6:	6853      	ldr	r3, [r2, #4]
 800d6a8:	9301      	str	r3, [sp, #4]
 800d6aa:	9b01      	ldr	r3, [sp, #4]
        if (*RxLen > 0U)
 800d6ac:	8833      	ldrh	r3, [r6, #0]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d1d1      	bne.n	800d656 <HAL_UARTEx_ReceiveToIdle+0x64>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 800d6b2:	6813      	ldr	r3, [r2, #0]
 800d6b4:	f013 0f20 	tst.w	r3, #32
 800d6b8:	d0e5      	beq.n	800d686 <HAL_UARTEx_ReceiveToIdle+0x94>
        if (pdata8bits == NULL)
 800d6ba:	2d00      	cmp	r5, #0
 800d6bc:	d0d2      	beq.n	800d664 <HAL_UARTEx_ReceiveToIdle+0x72>
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d6be:	68a3      	ldr	r3, [r4, #8]
 800d6c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6c4:	d0d4      	beq.n	800d670 <HAL_UARTEx_ReceiveToIdle+0x7e>
 800d6c6:	b913      	cbnz	r3, 800d6ce <HAL_UARTEx_ReceiveToIdle+0xdc>
 800d6c8:	6923      	ldr	r3, [r4, #16]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d0d0      	beq.n	800d670 <HAL_UARTEx_ReceiveToIdle+0x7e>
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d6ce:	6853      	ldr	r3, [r2, #4]
 800d6d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d6d4:	702b      	strb	r3, [r5, #0]
 800d6d6:	e7cd      	b.n	800d674 <HAL_UARTEx_ReceiveToIdle+0x82>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d6d8:	f7f6 fa54 	bl	8003b84 <HAL_GetTick>
 800d6dc:	eba0 0008 	sub.w	r0, r0, r8
 800d6e0:	42b8      	cmp	r0, r7
 800d6e2:	d801      	bhi.n	800d6e8 <HAL_UARTEx_ReceiveToIdle+0xf6>
 800d6e4:	2f00      	cmp	r7, #0
 800d6e6:	d1d1      	bne.n	800d68c <HAL_UARTEx_ReceiveToIdle+0x9a>
          huart->RxState = HAL_UART_STATE_READY;
 800d6e8:	2320      	movs	r3, #32
 800d6ea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          return HAL_TIMEOUT;
 800d6ee:	2003      	movs	r0, #3
 800d6f0:	e00a      	b.n	800d708 <HAL_UARTEx_ReceiveToIdle+0x116>
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800d6f2:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 800d6f4:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d6f6:	b292      	uxth	r2, r2
 800d6f8:	1a9b      	subs	r3, r3, r2
 800d6fa:	8033      	strh	r3, [r6, #0]
    huart->RxState = HAL_UART_STATE_READY;
 800d6fc:	2320      	movs	r3, #32
 800d6fe:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800d702:	2000      	movs	r0, #0
 800d704:	e000      	b.n	800d708 <HAL_UARTEx_ReceiveToIdle+0x116>
    return HAL_BUSY;
 800d706:	2002      	movs	r0, #2
}
 800d708:	b003      	add	sp, #12
 800d70a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800d70e:	2001      	movs	r0, #1
 800d710:	e7fa      	b.n	800d708 <HAL_UARTEx_ReceiveToIdle+0x116>

0800d712 <HAL_UARTEx_GetRxEventType>:
  return(huart->RxEventType);
 800d712:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 800d714:	4770      	bx	lr

0800d716 <HAL_UART_Abort>:
{
 800d716:	b510      	push	{r4, lr}
 800d718:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d71a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d71c:	f102 030c 	add.w	r3, r2, #12
 800d720:	e853 3f00 	ldrex	r3, [r3]
 800d724:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d728:	320c      	adds	r2, #12
 800d72a:	e842 3100 	strex	r1, r3, [r2]
 800d72e:	2900      	cmp	r1, #0
 800d730:	d1f3      	bne.n	800d71a <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d732:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d734:	f102 0314 	add.w	r3, r2, #20
 800d738:	e853 3f00 	ldrex	r3, [r3]
 800d73c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d740:	3214      	adds	r2, #20
 800d742:	e842 3100 	strex	r1, r3, [r2]
 800d746:	2900      	cmp	r1, #0
 800d748:	d1f3      	bne.n	800d732 <HAL_UART_Abort+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d74a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d74c:	2b01      	cmp	r3, #1
 800d74e:	d03c      	beq.n	800d7ca <HAL_UART_Abort+0xb4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d750:	6823      	ldr	r3, [r4, #0]
 800d752:	695b      	ldr	r3, [r3, #20]
 800d754:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d758:	d013      	beq.n	800d782 <HAL_UART_Abort+0x6c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d75a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d75c:	f102 0314 	add.w	r3, r2, #20
 800d760:	e853 3f00 	ldrex	r3, [r3]
 800d764:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d768:	3214      	adds	r2, #20
 800d76a:	e842 3100 	strex	r1, r3, [r2]
 800d76e:	2900      	cmp	r1, #0
 800d770:	d1f3      	bne.n	800d75a <HAL_UART_Abort+0x44>
    if (huart->hdmatx != NULL)
 800d772:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d774:	b12b      	cbz	r3, 800d782 <HAL_UART_Abort+0x6c>
      huart->hdmatx->XferAbortCallback = NULL;
 800d776:	2200      	movs	r2, #0
 800d778:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d77a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d77c:	f7f6 fcea 	bl	8004154 <HAL_DMA_Abort>
 800d780:	bb80      	cbnz	r0, 800d7e4 <HAL_UART_Abort+0xce>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d782:	6823      	ldr	r3, [r4, #0]
 800d784:	695b      	ldr	r3, [r3, #20]
 800d786:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d78a:	d013      	beq.n	800d7b4 <HAL_UART_Abort+0x9e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d78c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d78e:	f102 0314 	add.w	r3, r2, #20
 800d792:	e853 3f00 	ldrex	r3, [r3]
 800d796:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d79a:	3214      	adds	r2, #20
 800d79c:	e842 3100 	strex	r1, r3, [r2]
 800d7a0:	2900      	cmp	r1, #0
 800d7a2:	d1f3      	bne.n	800d78c <HAL_UART_Abort+0x76>
    if (huart->hdmarx != NULL)
 800d7a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d7a6:	b12b      	cbz	r3, 800d7b4 <HAL_UART_Abort+0x9e>
      huart->hdmarx->XferAbortCallback = NULL;
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d7ac:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d7ae:	f7f6 fcd1 	bl	8004154 <HAL_DMA_Abort>
 800d7b2:	bb00      	cbnz	r0, 800d7f6 <HAL_UART_Abort+0xe0>
  huart->TxXferCount = 0x00U;
 800d7b4:	2000      	movs	r0, #0
 800d7b6:	84e0      	strh	r0, [r4, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d7b8:	85e0      	strh	r0, [r4, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7ba:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_READY;
 800d7bc:	2320      	movs	r3, #32
 800d7be:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800d7c2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7c6:	6320      	str	r0, [r4, #48]	@ 0x30
}
 800d7c8:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d7ca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7cc:	f102 030c 	add.w	r3, r2, #12
 800d7d0:	e853 3f00 	ldrex	r3, [r3]
 800d7d4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7d8:	320c      	adds	r2, #12
 800d7da:	e842 3100 	strex	r1, r3, [r2]
 800d7de:	2900      	cmp	r1, #0
 800d7e0:	d1f3      	bne.n	800d7ca <HAL_UART_Abort+0xb4>
 800d7e2:	e7b5      	b.n	800d750 <HAL_UART_Abort+0x3a>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d7e4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d7e6:	f7f7 fa02 	bl	8004bee <HAL_DMA_GetError>
 800d7ea:	2820      	cmp	r0, #32
 800d7ec:	d1c9      	bne.n	800d782 <HAL_UART_Abort+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d7ee:	2310      	movs	r3, #16
 800d7f0:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d7f2:	2003      	movs	r0, #3
 800d7f4:	e7e8      	b.n	800d7c8 <HAL_UART_Abort+0xb2>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d7f6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d7f8:	f7f7 f9f9 	bl	8004bee <HAL_DMA_GetError>
 800d7fc:	2820      	cmp	r0, #32
 800d7fe:	d1d9      	bne.n	800d7b4 <HAL_UART_Abort+0x9e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d800:	2310      	movs	r3, #16
 800d802:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d804:	2003      	movs	r0, #3
 800d806:	e7df      	b.n	800d7c8 <HAL_UART_Abort+0xb2>

0800d808 <HAL_UART_AbortTransmit>:
{
 800d808:	b510      	push	{r4, lr}
 800d80a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d80c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d80e:	f102 030c 	add.w	r3, r2, #12
 800d812:	e853 3f00 	ldrex	r3, [r3]
 800d816:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d81a:	320c      	adds	r2, #12
 800d81c:	e842 3100 	strex	r1, r3, [r2]
 800d820:	2900      	cmp	r1, #0
 800d822:	d1f3      	bne.n	800d80c <HAL_UART_AbortTransmit+0x4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d824:	6823      	ldr	r3, [r4, #0]
 800d826:	695b      	ldr	r3, [r3, #20]
 800d828:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d82c:	d013      	beq.n	800d856 <HAL_UART_AbortTransmit+0x4e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d82e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d830:	f102 0314 	add.w	r3, r2, #20
 800d834:	e853 3f00 	ldrex	r3, [r3]
 800d838:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d83c:	3214      	adds	r2, #20
 800d83e:	e842 3100 	strex	r1, r3, [r2]
 800d842:	2900      	cmp	r1, #0
 800d844:	d1f3      	bne.n	800d82e <HAL_UART_AbortTransmit+0x26>
    if (huart->hdmatx != NULL)
 800d846:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d848:	b12b      	cbz	r3, 800d856 <HAL_UART_AbortTransmit+0x4e>
      huart->hdmatx->XferAbortCallback = NULL;
 800d84a:	2200      	movs	r2, #0
 800d84c:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d84e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d850:	f7f6 fc80 	bl	8004154 <HAL_DMA_Abort>
 800d854:	b928      	cbnz	r0, 800d862 <HAL_UART_AbortTransmit+0x5a>
  huart->TxXferCount = 0x00U;
 800d856:	2000      	movs	r0, #0
 800d858:	84e0      	strh	r0, [r4, #38]	@ 0x26
  huart->gState = HAL_UART_STATE_READY;
 800d85a:	2320      	movs	r3, #32
 800d85c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 800d860:	bd10      	pop	{r4, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d862:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d864:	f7f7 f9c3 	bl	8004bee <HAL_DMA_GetError>
 800d868:	2820      	cmp	r0, #32
 800d86a:	d1f4      	bne.n	800d856 <HAL_UART_AbortTransmit+0x4e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d86c:	2310      	movs	r3, #16
 800d86e:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d870:	2003      	movs	r0, #3
 800d872:	e7f5      	b.n	800d860 <HAL_UART_AbortTransmit+0x58>

0800d874 <HAL_UART_AbortReceive>:
{
 800d874:	b510      	push	{r4, lr}
 800d876:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d878:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d87a:	f102 030c 	add.w	r3, r2, #12
 800d87e:	e853 3f00 	ldrex	r3, [r3]
 800d882:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d886:	320c      	adds	r2, #12
 800d888:	e842 3100 	strex	r1, r3, [r2]
 800d88c:	2900      	cmp	r1, #0
 800d88e:	d1f3      	bne.n	800d878 <HAL_UART_AbortReceive+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d890:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d892:	f102 0314 	add.w	r3, r2, #20
 800d896:	e853 3f00 	ldrex	r3, [r3]
 800d89a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d89e:	3214      	adds	r2, #20
 800d8a0:	e842 3100 	strex	r1, r3, [r2]
 800d8a4:	2900      	cmp	r1, #0
 800d8a6:	d1f3      	bne.n	800d890 <HAL_UART_AbortReceive+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8a8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d8aa:	2b01      	cmp	r3, #1
 800d8ac:	d01f      	beq.n	800d8ee <HAL_UART_AbortReceive+0x7a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d8ae:	6823      	ldr	r3, [r4, #0]
 800d8b0:	695b      	ldr	r3, [r3, #20]
 800d8b2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d8b6:	d013      	beq.n	800d8e0 <HAL_UART_AbortReceive+0x6c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ba:	f102 0314 	add.w	r3, r2, #20
 800d8be:	e853 3f00 	ldrex	r3, [r3]
 800d8c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c6:	3214      	adds	r2, #20
 800d8c8:	e842 3100 	strex	r1, r3, [r2]
 800d8cc:	2900      	cmp	r1, #0
 800d8ce:	d1f3      	bne.n	800d8b8 <HAL_UART_AbortReceive+0x44>
    if (huart->hdmarx != NULL)
 800d8d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d8d2:	b12b      	cbz	r3, 800d8e0 <HAL_UART_AbortReceive+0x6c>
      huart->hdmarx->XferAbortCallback = NULL;
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d8d8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d8da:	f7f6 fc3b 	bl	8004154 <HAL_DMA_Abort>
 800d8de:	b998      	cbnz	r0, 800d908 <HAL_UART_AbortReceive+0x94>
  huart->RxXferCount = 0x00U;
 800d8e0:	2000      	movs	r0, #0
 800d8e2:	85e0      	strh	r0, [r4, #46]	@ 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 800d8e4:	2320      	movs	r3, #32
 800d8e6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8ea:	6320      	str	r0, [r4, #48]	@ 0x30
}
 800d8ec:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d8ee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8f0:	f102 030c 	add.w	r3, r2, #12
 800d8f4:	e853 3f00 	ldrex	r3, [r3]
 800d8f8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8fc:	320c      	adds	r2, #12
 800d8fe:	e842 3100 	strex	r1, r3, [r2]
 800d902:	2900      	cmp	r1, #0
 800d904:	d1f3      	bne.n	800d8ee <HAL_UART_AbortReceive+0x7a>
 800d906:	e7d2      	b.n	800d8ae <HAL_UART_AbortReceive+0x3a>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d908:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d90a:	f7f7 f970 	bl	8004bee <HAL_DMA_GetError>
 800d90e:	2820      	cmp	r0, #32
 800d910:	d1e6      	bne.n	800d8e0 <HAL_UART_AbortReceive+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d912:	2310      	movs	r3, #16
 800d914:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d916:	2003      	movs	r0, #3
 800d918:	e7e8      	b.n	800d8ec <HAL_UART_AbortReceive+0x78>

0800d91a <HAL_UART_TxCpltCallback>:
}
 800d91a:	4770      	bx	lr

0800d91c <UART_DMATransmitCplt>:
{
 800d91c:	b508      	push	{r3, lr}
 800d91e:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d920:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	f013 0f20 	tst.w	r3, #32
 800d92a:	d11a      	bne.n	800d962 <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 800d92c:	2300      	movs	r3, #0
 800d92e:	84c3      	strh	r3, [r0, #38]	@ 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d930:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d932:	f102 0314 	add.w	r3, r2, #20
 800d936:	e853 3f00 	ldrex	r3, [r3]
 800d93a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d93e:	3214      	adds	r2, #20
 800d940:	e842 3100 	strex	r1, r3, [r2]
 800d944:	2900      	cmp	r1, #0
 800d946:	d1f3      	bne.n	800d930 <UART_DMATransmitCplt+0x14>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d948:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d94a:	f102 030c 	add.w	r3, r2, #12
 800d94e:	e853 3f00 	ldrex	r3, [r3]
 800d952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d956:	320c      	adds	r2, #12
 800d958:	e842 3100 	strex	r1, r3, [r2]
 800d95c:	2900      	cmp	r1, #0
 800d95e:	d1f3      	bne.n	800d948 <UART_DMATransmitCplt+0x2c>
}
 800d960:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800d962:	f7ff ffda 	bl	800d91a <HAL_UART_TxCpltCallback>
}
 800d966:	e7fb      	b.n	800d960 <UART_DMATransmitCplt+0x44>

0800d968 <UART_EndTransmit_IT>:
{
 800d968:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d96a:	6801      	ldr	r1, [r0, #0]
 800d96c:	68ca      	ldr	r2, [r1, #12]
 800d96e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d972:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 800d974:	2220      	movs	r2, #32
 800d976:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800d97a:	f7ff ffce 	bl	800d91a <HAL_UART_TxCpltCallback>
}
 800d97e:	2000      	movs	r0, #0
 800d980:	bd08      	pop	{r3, pc}

0800d982 <HAL_UART_TxHalfCpltCallback>:
}
 800d982:	4770      	bx	lr

0800d984 <UART_DMATxHalfCplt>:
{
 800d984:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800d986:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800d988:	f7ff fffb 	bl	800d982 <HAL_UART_TxHalfCpltCallback>
}
 800d98c:	bd08      	pop	{r3, pc}
}
 800d98e:	4770      	bx	lr

0800d990 <HAL_UART_RxHalfCpltCallback>:
}
 800d990:	4770      	bx	lr

0800d992 <HAL_UART_ErrorCallback>:
}
 800d992:	4770      	bx	lr

0800d994 <UART_DMAError>:
{
 800d994:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d996:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d998:	6823      	ldr	r3, [r4, #0]
 800d99a:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d99c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	2b21      	cmp	r3, #33	@ 0x21
 800d9a4:	d010      	beq.n	800d9c8 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d9a6:	6823      	ldr	r3, [r4, #0]
 800d9a8:	695a      	ldr	r2, [r3, #20]
 800d9aa:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d9ae:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800d9b2:	b2db      	uxtb	r3, r3
 800d9b4:	2b22      	cmp	r3, #34	@ 0x22
 800d9b6:	d011      	beq.n	800d9dc <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d9b8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800d9ba:	f043 0310 	orr.w	r3, r3, #16
 800d9be:	6463      	str	r3, [r4, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 800d9c0:	4620      	mov	r0, r4
 800d9c2:	f7ff ffe6 	bl	800d992 <HAL_UART_ErrorCallback>
}
 800d9c6:	bd10      	pop	{r4, pc}
 800d9c8:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d9cc:	2a00      	cmp	r2, #0
 800d9ce:	d0ea      	beq.n	800d9a6 <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	84e3      	strh	r3, [r4, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800d9d4:	4620      	mov	r0, r4
 800d9d6:	f7ff fa03 	bl	800cde0 <UART_EndTxTransfer>
 800d9da:	e7e4      	b.n	800d9a6 <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d9dc:	2a00      	cmp	r2, #0
 800d9de:	d0eb      	beq.n	800d9b8 <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800d9e4:	4620      	mov	r0, r4
 800d9e6:	f7ff fa0b 	bl	800ce00 <UART_EndRxTransfer>
 800d9ea:	e7e5      	b.n	800d9b8 <UART_DMAError+0x24>

0800d9ec <UART_DMAAbortOnError>:
{
 800d9ec:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d9ee:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d9f4:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800d9f6:	f7ff ffcc 	bl	800d992 <HAL_UART_ErrorCallback>
}
 800d9fa:	bd08      	pop	{r3, pc}

0800d9fc <HAL_UART_AbortCpltCallback>:
}
 800d9fc:	4770      	bx	lr
	...

0800da00 <HAL_UART_Abort_IT>:
{
 800da00:	b538      	push	{r3, r4, r5, lr}
 800da02:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800da04:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da06:	f102 030c 	add.w	r3, r2, #12
 800da0a:	e853 3f00 	ldrex	r3, [r3]
 800da0e:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da12:	320c      	adds	r2, #12
 800da14:	e842 3100 	strex	r1, r3, [r2]
 800da18:	2900      	cmp	r1, #0
 800da1a:	d1f3      	bne.n	800da04 <HAL_UART_Abort_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da1c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da1e:	f102 0314 	add.w	r3, r2, #20
 800da22:	e853 3f00 	ldrex	r3, [r3]
 800da26:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da2a:	3214      	adds	r2, #20
 800da2c:	e842 3100 	strex	r1, r3, [r2]
 800da30:	2900      	cmp	r1, #0
 800da32:	d1f3      	bne.n	800da1c <HAL_UART_Abort_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da34:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800da36:	2b01      	cmp	r3, #1
 800da38:	d02e      	beq.n	800da98 <HAL_UART_Abort_IT+0x98>
  if (huart->hdmatx != NULL)
 800da3a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800da3c:	b133      	cbz	r3, 800da4c <HAL_UART_Abort_IT+0x4c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800da3e:	6822      	ldr	r2, [r4, #0]
 800da40:	6952      	ldr	r2, [r2, #20]
 800da42:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800da46:	d034      	beq.n	800dab2 <HAL_UART_Abort_IT+0xb2>
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800da48:	4a34      	ldr	r2, [pc, #208]	@ (800db1c <HAL_UART_Abort_IT+0x11c>)
 800da4a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmarx != NULL)
 800da4c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800da4e:	b133      	cbz	r3, 800da5e <HAL_UART_Abort_IT+0x5e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da50:	6822      	ldr	r2, [r4, #0]
 800da52:	6952      	ldr	r2, [r2, #20]
 800da54:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800da58:	d02e      	beq.n	800dab8 <HAL_UART_Abort_IT+0xb8>
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800da5a:	4a31      	ldr	r2, [pc, #196]	@ (800db20 <HAL_UART_Abort_IT+0x120>)
 800da5c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800da5e:	6823      	ldr	r3, [r4, #0]
 800da60:	695b      	ldr	r3, [r3, #20]
 800da62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da66:	d02a      	beq.n	800dabe <HAL_UART_Abort_IT+0xbe>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800da68:	6821      	ldr	r1, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da6a:	f101 0314 	add.w	r3, r1, #20
 800da6e:	e853 3f00 	ldrex	r3, [r3]
 800da72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da76:	3114      	adds	r1, #20
 800da78:	e841 3200 	strex	r2, r3, [r1]
 800da7c:	4615      	mov	r5, r2
 800da7e:	2a00      	cmp	r2, #0
 800da80:	d1f2      	bne.n	800da68 <HAL_UART_Abort_IT+0x68>
    if (huart->hdmatx != NULL)
 800da82:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800da84:	2800      	cmp	r0, #0
 800da86:	d042      	beq.n	800db0e <HAL_UART_Abort_IT+0x10e>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800da88:	f7f6 fb88 	bl	800419c <HAL_DMA_Abort_IT>
 800da8c:	b1c0      	cbz	r0, 800dac0 <HAL_UART_Abort_IT+0xc0>
        huart->hdmatx->XferAbortCallback = NULL;
 800da8e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800da90:	2200      	movs	r2, #0
 800da92:	635a      	str	r2, [r3, #52]	@ 0x34
  uint32_t AbortCplt = 0x01U;
 800da94:	2501      	movs	r5, #1
 800da96:	e013      	b.n	800dac0 <HAL_UART_Abort_IT+0xc0>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800da98:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da9a:	f102 030c 	add.w	r3, r2, #12
 800da9e:	e853 3f00 	ldrex	r3, [r3]
 800daa2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daa6:	320c      	adds	r2, #12
 800daa8:	e842 3100 	strex	r1, r3, [r2]
 800daac:	2900      	cmp	r1, #0
 800daae:	d1f3      	bne.n	800da98 <HAL_UART_Abort_IT+0x98>
 800dab0:	e7c3      	b.n	800da3a <HAL_UART_Abort_IT+0x3a>
      huart->hdmatx->XferAbortCallback = NULL;
 800dab2:	2200      	movs	r2, #0
 800dab4:	635a      	str	r2, [r3, #52]	@ 0x34
 800dab6:	e7c9      	b.n	800da4c <HAL_UART_Abort_IT+0x4c>
      huart->hdmarx->XferAbortCallback = NULL;
 800dab8:	2200      	movs	r2, #0
 800daba:	635a      	str	r2, [r3, #52]	@ 0x34
 800dabc:	e7cf      	b.n	800da5e <HAL_UART_Abort_IT+0x5e>
  uint32_t AbortCplt = 0x01U;
 800dabe:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dac0:	6823      	ldr	r3, [r4, #0]
 800dac2:	695b      	ldr	r3, [r3, #20]
 800dac4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800dac8:	d023      	beq.n	800db12 <HAL_UART_Abort_IT+0x112>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800daca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dacc:	f102 0314 	add.w	r3, r2, #20
 800dad0:	e853 3f00 	ldrex	r3, [r3]
 800dad4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dad8:	3214      	adds	r2, #20
 800dada:	e842 3100 	strex	r1, r3, [r2]
 800dade:	2900      	cmp	r1, #0
 800dae0:	d1f3      	bne.n	800daca <HAL_UART_Abort_IT+0xca>
    if (huart->hdmarx != NULL)
 800dae2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dae4:	b1a8      	cbz	r0, 800db12 <HAL_UART_Abort_IT+0x112>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dae6:	f7f6 fb59 	bl	800419c <HAL_DMA_Abort_IT>
 800daea:	b1a0      	cbz	r0, 800db16 <HAL_UART_Abort_IT+0x116>
        huart->hdmarx->XferAbortCallback = NULL;
 800daec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800daee:	2200      	movs	r2, #0
 800daf0:	635a      	str	r2, [r3, #52]	@ 0x34
    huart->TxXferCount = 0x00U;
 800daf2:	2300      	movs	r3, #0
 800daf4:	84e3      	strh	r3, [r4, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 800daf6:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800daf8:	6463      	str	r3, [r4, #68]	@ 0x44
    huart->gState  = HAL_UART_STATE_READY;
 800dafa:	2220      	movs	r2, #32
 800dafc:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 800db00:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db04:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_UART_AbortCpltCallback(huart);
 800db06:	4620      	mov	r0, r4
 800db08:	f7ff ff78 	bl	800d9fc <HAL_UART_AbortCpltCallback>
 800db0c:	e003      	b.n	800db16 <HAL_UART_Abort_IT+0x116>
  uint32_t AbortCplt = 0x01U;
 800db0e:	2501      	movs	r5, #1
 800db10:	e7d6      	b.n	800dac0 <HAL_UART_Abort_IT+0xc0>
  if (AbortCplt == 0x01U)
 800db12:	2d01      	cmp	r5, #1
 800db14:	d0ed      	beq.n	800daf2 <HAL_UART_Abort_IT+0xf2>
}
 800db16:	2000      	movs	r0, #0
 800db18:	bd38      	pop	{r3, r4, r5, pc}
 800db1a:	bf00      	nop
 800db1c:	0800db51 	.word	0x0800db51
 800db20:	0800db25 	.word	0x0800db25

0800db24 <UART_DMARxAbortCallback>:
{
 800db24:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db26:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->hdmarx->XferAbortCallback = NULL;
 800db28:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800db2a:	2200      	movs	r2, #0
 800db2c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmatx != NULL)
 800db2e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800db30:	b10b      	cbz	r3, 800db36 <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 800db32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db34:	b95b      	cbnz	r3, 800db4e <UART_DMARxAbortCallback+0x2a>
  huart->TxXferCount = 0x00U;
 800db36:	2300      	movs	r3, #0
 800db38:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800db3a:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db3c:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->gState  = HAL_UART_STATE_READY;
 800db3e:	2220      	movs	r2, #32
 800db40:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800db44:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db48:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortCpltCallback(huart);
 800db4a:	f7ff ff57 	bl	800d9fc <HAL_UART_AbortCpltCallback>
}
 800db4e:	bd08      	pop	{r3, pc}

0800db50 <UART_DMATxAbortCallback>:
{
 800db50:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db52:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->hdmatx->XferAbortCallback = NULL;
 800db54:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800db56:	2200      	movs	r2, #0
 800db58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmarx != NULL)
 800db5a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800db5c:	b10b      	cbz	r3, 800db62 <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 800db5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db60:	b95b      	cbnz	r3, 800db7a <UART_DMATxAbortCallback+0x2a>
  huart->TxXferCount = 0x00U;
 800db62:	2300      	movs	r3, #0
 800db64:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800db66:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db68:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->gState  = HAL_UART_STATE_READY;
 800db6a:	2220      	movs	r2, #32
 800db6c:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800db70:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db74:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortCpltCallback(huart);
 800db76:	f7ff ff41 	bl	800d9fc <HAL_UART_AbortCpltCallback>
}
 800db7a:	bd08      	pop	{r3, pc}

0800db7c <HAL_UART_AbortTransmitCpltCallback>:
}
 800db7c:	4770      	bx	lr
	...

0800db80 <HAL_UART_AbortTransmit_IT>:
{
 800db80:	b510      	push	{r4, lr}
 800db82:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800db84:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db86:	f102 030c 	add.w	r3, r2, #12
 800db8a:	e853 3f00 	ldrex	r3, [r3]
 800db8e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db92:	320c      	adds	r2, #12
 800db94:	e842 3100 	strex	r1, r3, [r2]
 800db98:	2900      	cmp	r1, #0
 800db9a:	d1f3      	bne.n	800db84 <HAL_UART_AbortTransmit_IT+0x4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800db9c:	6823      	ldr	r3, [r4, #0]
 800db9e:	695b      	ldr	r3, [r3, #20]
 800dba0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dba4:	d020      	beq.n	800dbe8 <HAL_UART_AbortTransmit_IT+0x68>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dba6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dba8:	f102 0314 	add.w	r3, r2, #20
 800dbac:	e853 3f00 	ldrex	r3, [r3]
 800dbb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbb4:	3214      	adds	r2, #20
 800dbb6:	e842 3100 	strex	r1, r3, [r2]
 800dbba:	2900      	cmp	r1, #0
 800dbbc:	d1f3      	bne.n	800dba6 <HAL_UART_AbortTransmit_IT+0x26>
    if (huart->hdmatx != NULL)
 800dbbe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800dbc0:	b14b      	cbz	r3, 800dbd6 <HAL_UART_AbortTransmit_IT+0x56>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800dbc2:	4a0e      	ldr	r2, [pc, #56]	@ (800dbfc <HAL_UART_AbortTransmit_IT+0x7c>)
 800dbc4:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800dbc6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800dbc8:	f7f6 fae8 	bl	800419c <HAL_DMA_Abort_IT>
 800dbcc:	b1a0      	cbz	r0, 800dbf8 <HAL_UART_AbortTransmit_IT+0x78>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800dbce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800dbd0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800dbd2:	4798      	blx	r3
 800dbd4:	e010      	b.n	800dbf8 <HAL_UART_AbortTransmit_IT+0x78>
      huart->TxXferCount = 0x00U;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	84e3      	strh	r3, [r4, #38]	@ 0x26
      huart->gState = HAL_UART_STATE_READY;
 800dbda:	2320      	movs	r3, #32
 800dbdc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      HAL_UART_AbortTransmitCpltCallback(huart);
 800dbe0:	4620      	mov	r0, r4
 800dbe2:	f7ff ffcb 	bl	800db7c <HAL_UART_AbortTransmitCpltCallback>
 800dbe6:	e007      	b.n	800dbf8 <HAL_UART_AbortTransmit_IT+0x78>
    huart->TxXferCount = 0x00U;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	84e3      	strh	r3, [r4, #38]	@ 0x26
    huart->gState = HAL_UART_STATE_READY;
 800dbec:	2320      	movs	r3, #32
 800dbee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    HAL_UART_AbortTransmitCpltCallback(huart);
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	f7ff ffc2 	bl	800db7c <HAL_UART_AbortTransmitCpltCallback>
}
 800dbf8:	2000      	movs	r0, #0
 800dbfa:	bd10      	pop	{r4, pc}
 800dbfc:	0800dc01 	.word	0x0800dc01

0800dc00 <UART_DMATxOnlyAbortCallback>:
{
 800dc00:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc02:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->TxXferCount = 0x00U;
 800dc04:	2300      	movs	r3, #0
 800dc06:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->gState = HAL_UART_STATE_READY;
 800dc08:	2320      	movs	r3, #32
 800dc0a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  HAL_UART_AbortTransmitCpltCallback(huart);
 800dc0e:	f7ff ffb5 	bl	800db7c <HAL_UART_AbortTransmitCpltCallback>
}
 800dc12:	bd08      	pop	{r3, pc}

0800dc14 <HAL_UART_AbortReceiveCpltCallback>:
}
 800dc14:	4770      	bx	lr
	...

0800dc18 <HAL_UART_AbortReceive_IT>:
{
 800dc18:	b510      	push	{r4, lr}
 800dc1a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dc1c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc1e:	f102 030c 	add.w	r3, r2, #12
 800dc22:	e853 3f00 	ldrex	r3, [r3]
 800dc26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc2a:	320c      	adds	r2, #12
 800dc2c:	e842 3100 	strex	r1, r3, [r2]
 800dc30:	2900      	cmp	r1, #0
 800dc32:	d1f3      	bne.n	800dc1c <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc34:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc36:	f102 0314 	add.w	r3, r2, #20
 800dc3a:	e853 3f00 	ldrex	r3, [r3]
 800dc3e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc42:	3214      	adds	r2, #20
 800dc44:	e842 3100 	strex	r1, r3, [r2]
 800dc48:	2900      	cmp	r1, #0
 800dc4a:	d1f3      	bne.n	800dc34 <HAL_UART_AbortReceive_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc4c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800dc4e:	2b01      	cmp	r3, #1
 800dc50:	d01c      	beq.n	800dc8c <HAL_UART_AbortReceive_IT+0x74>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc52:	6823      	ldr	r3, [r4, #0]
 800dc54:	695b      	ldr	r3, [r3, #20]
 800dc56:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800dc5a:	d02e      	beq.n	800dcba <HAL_UART_AbortReceive_IT+0xa2>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dc5c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc5e:	f102 0314 	add.w	r3, r2, #20
 800dc62:	e853 3f00 	ldrex	r3, [r3]
 800dc66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc6a:	3214      	adds	r2, #20
 800dc6c:	e842 3100 	strex	r1, r3, [r2]
 800dc70:	2900      	cmp	r1, #0
 800dc72:	d1f3      	bne.n	800dc5c <HAL_UART_AbortReceive_IT+0x44>
    if (huart->hdmarx != NULL)
 800dc74:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800dc76:	b1b3      	cbz	r3, 800dca6 <HAL_UART_AbortReceive_IT+0x8e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800dc78:	4a15      	ldr	r2, [pc, #84]	@ (800dcd0 <HAL_UART_AbortReceive_IT+0xb8>)
 800dc7a:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dc7c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dc7e:	f7f6 fa8d 	bl	800419c <HAL_DMA_Abort_IT>
 800dc82:	b318      	cbz	r0, 800dccc <HAL_UART_AbortReceive_IT+0xb4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dc84:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dc86:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800dc88:	4798      	blx	r3
 800dc8a:	e01f      	b.n	800dccc <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800dc8c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc8e:	f102 030c 	add.w	r3, r2, #12
 800dc92:	e853 3f00 	ldrex	r3, [r3]
 800dc96:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc9a:	320c      	adds	r2, #12
 800dc9c:	e842 3100 	strex	r1, r3, [r2]
 800dca0:	2900      	cmp	r1, #0
 800dca2:	d1f3      	bne.n	800dc8c <HAL_UART_AbortReceive_IT+0x74>
 800dca4:	e7d5      	b.n	800dc52 <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 800dca6:	2300      	movs	r3, #0
 800dca8:	85e3      	strh	r3, [r4, #46]	@ 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 800dcaa:	2220      	movs	r2, #32
 800dcac:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcb0:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_UART_AbortReceiveCpltCallback(huart);
 800dcb2:	4620      	mov	r0, r4
 800dcb4:	f7ff ffae 	bl	800dc14 <HAL_UART_AbortReceiveCpltCallback>
 800dcb8:	e008      	b.n	800dccc <HAL_UART_AbortReceive_IT+0xb4>
    huart->RxXferCount = 0x00U;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 800dcbe:	2220      	movs	r2, #32
 800dcc0:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcc4:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_UART_AbortReceiveCpltCallback(huart);
 800dcc6:	4620      	mov	r0, r4
 800dcc8:	f7ff ffa4 	bl	800dc14 <HAL_UART_AbortReceiveCpltCallback>
}
 800dccc:	2000      	movs	r0, #0
 800dcce:	bd10      	pop	{r4, pc}
 800dcd0:	0800dcd5 	.word	0x0800dcd5

0800dcd4 <UART_DMARxOnlyAbortCallback>:
{
 800dcd4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcd6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 800dcdc:	2220      	movs	r2, #32
 800dcde:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dce2:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortReceiveCpltCallback(huart);
 800dce4:	f7ff ff96 	bl	800dc14 <HAL_UART_AbortReceiveCpltCallback>
}
 800dce8:	bd08      	pop	{r3, pc}

0800dcea <HAL_UARTEx_RxEventCallback>:
}
 800dcea:	4770      	bx	lr

0800dcec <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dcec:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800dcf0:	b2db      	uxtb	r3, r3
 800dcf2:	2b22      	cmp	r3, #34	@ 0x22
 800dcf4:	d169      	bne.n	800ddca <UART_Receive_IT+0xde>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dcf6:	6883      	ldr	r3, [r0, #8]
 800dcf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcfc:	d04f      	beq.n	800dd9e <UART_Receive_IT+0xb2>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800dcfe:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800dd00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd04:	d004      	beq.n	800dd10 <UART_Receive_IT+0x24>
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d156      	bne.n	800ddb8 <UART_Receive_IT+0xcc>
 800dd0a:	6903      	ldr	r3, [r0, #16]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d153      	bne.n	800ddb8 <UART_Receive_IT+0xcc>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800dd10:	6803      	ldr	r3, [r0, #0]
 800dd12:	685b      	ldr	r3, [r3, #4]
 800dd14:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800dd16:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800dd18:	3301      	adds	r3, #1
 800dd1a:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 800dd1c:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	3b01      	subs	r3, #1
 800dd22:	b29b      	uxth	r3, r3
 800dd24:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d151      	bne.n	800ddce <UART_Receive_IT+0xe2>
{
 800dd2a:	b500      	push	{lr}
 800dd2c:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800dd2e:	6802      	ldr	r2, [r0, #0]
 800dd30:	68d3      	ldr	r3, [r2, #12]
 800dd32:	f023 0320 	bic.w	r3, r3, #32
 800dd36:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800dd38:	6802      	ldr	r2, [r0, #0]
 800dd3a:	68d3      	ldr	r3, [r2, #12]
 800dd3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd40:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800dd42:	6802      	ldr	r2, [r0, #0]
 800dd44:	6953      	ldr	r3, [r2, #20]
 800dd46:	f023 0301 	bic.w	r3, r3, #1
 800dd4a:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800dd4c:	2320      	movs	r3, #32
 800dd4e:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd52:	2300      	movs	r3, #0
 800dd54:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd56:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800dd58:	2b01      	cmp	r3, #1
 800dd5a:	d133      	bne.n	800ddc4 <UART_Receive_IT+0xd8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd60:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd62:	f102 030c 	add.w	r3, r2, #12
 800dd66:	e853 3f00 	ldrex	r3, [r3]
 800dd6a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6e:	320c      	adds	r2, #12
 800dd70:	e842 3100 	strex	r1, r3, [r2]
 800dd74:	2900      	cmp	r1, #0
 800dd76:	d1f3      	bne.n	800dd60 <UART_Receive_IT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800dd78:	6803      	ldr	r3, [r0, #0]
 800dd7a:	681a      	ldr	r2, [r3, #0]
 800dd7c:	f012 0f10 	tst.w	r2, #16
 800dd80:	d006      	beq.n	800dd90 <UART_Receive_IT+0xa4>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dd82:	2200      	movs	r2, #0
 800dd84:	9201      	str	r2, [sp, #4]
 800dd86:	681a      	ldr	r2, [r3, #0]
 800dd88:	9201      	str	r2, [sp, #4]
 800dd8a:	685b      	ldr	r3, [r3, #4]
 800dd8c:	9301      	str	r3, [sp, #4]
 800dd8e:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dd90:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800dd92:	f7ff ffaa 	bl	800dcea <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 800dd96:	2000      	movs	r0, #0
}
 800dd98:	b003      	add	sp, #12
 800dd9a:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dd9e:	6902      	ldr	r2, [r0, #16]
 800dda0:	2a00      	cmp	r2, #0
 800dda2:	d1ac      	bne.n	800dcfe <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800dda4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800dda6:	6803      	ldr	r3, [r0, #0]
 800dda8:	685b      	ldr	r3, [r3, #4]
 800ddaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddae:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800ddb0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800ddb2:	3302      	adds	r3, #2
 800ddb4:	6283      	str	r3, [r0, #40]	@ 0x28
 800ddb6:	e7b1      	b.n	800dd1c <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ddb8:	6803      	ldr	r3, [r0, #0]
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ddc0:	7013      	strb	r3, [r2, #0]
 800ddc2:	e7a8      	b.n	800dd16 <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 800ddc4:	f7f4 fd6e 	bl	80028a4 <HAL_UART_RxCpltCallback>
 800ddc8:	e7e5      	b.n	800dd96 <UART_Receive_IT+0xaa>
    return HAL_BUSY;
 800ddca:	2002      	movs	r0, #2
 800ddcc:	4770      	bx	lr
    return HAL_OK;
 800ddce:	2000      	movs	r0, #0
}
 800ddd0:	4770      	bx	lr
	...

0800ddd4 <HAL_UART_IRQHandler>:
{
 800ddd4:	b510      	push	{r4, lr}
 800ddd6:	b082      	sub	sp, #8
 800ddd8:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ddda:	6802      	ldr	r2, [r0, #0]
 800dddc:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ddde:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dde0:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 800dde2:	f013 0f0f 	tst.w	r3, #15
 800dde6:	d109      	bne.n	800ddfc <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dde8:	f013 0f20 	tst.w	r3, #32
 800ddec:	d00c      	beq.n	800de08 <HAL_UART_IRQHandler+0x34>
 800ddee:	f010 0f20 	tst.w	r0, #32
 800ddf2:	d009      	beq.n	800de08 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 800ddf4:	4620      	mov	r0, r4
 800ddf6:	f7ff ff79 	bl	800dcec <UART_Receive_IT>
      return;
 800ddfa:	e016      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ddfc:	f011 0101 	ands.w	r1, r1, #1
 800de00:	d115      	bne.n	800de2e <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800de02:	f410 7f90 	tst.w	r0, #288	@ 0x120
 800de06:	d112      	bne.n	800de2e <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de08:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800de0a:	2901      	cmp	r1, #1
 800de0c:	d079      	beq.n	800df02 <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800de0e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de12:	d003      	beq.n	800de1c <HAL_UART_IRQHandler+0x48>
 800de14:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800de18:	f040 8113 	bne.w	800e042 <HAL_UART_IRQHandler+0x26e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800de1c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800de20:	d003      	beq.n	800de2a <HAL_UART_IRQHandler+0x56>
 800de22:	f010 0f40 	tst.w	r0, #64	@ 0x40
 800de26:	f040 8110 	bne.w	800e04a <HAL_UART_IRQHandler+0x276>
}
 800de2a:	b002      	add	sp, #8
 800de2c:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800de2e:	f013 0f01 	tst.w	r3, #1
 800de32:	d006      	beq.n	800de42 <HAL_UART_IRQHandler+0x6e>
 800de34:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800de38:	d003      	beq.n	800de42 <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800de3a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800de3c:	f042 0201 	orr.w	r2, r2, #1
 800de40:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800de42:	f013 0f04 	tst.w	r3, #4
 800de46:	d004      	beq.n	800de52 <HAL_UART_IRQHandler+0x7e>
 800de48:	b119      	cbz	r1, 800de52 <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800de4a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800de4c:	f042 0202 	orr.w	r2, r2, #2
 800de50:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800de52:	f013 0f02 	tst.w	r3, #2
 800de56:	d004      	beq.n	800de62 <HAL_UART_IRQHandler+0x8e>
 800de58:	b119      	cbz	r1, 800de62 <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800de5a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800de5c:	f042 0204 	orr.w	r2, r2, #4
 800de60:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800de62:	f013 0f08 	tst.w	r3, #8
 800de66:	d007      	beq.n	800de78 <HAL_UART_IRQHandler+0xa4>
 800de68:	f010 0f20 	tst.w	r0, #32
 800de6c:	d100      	bne.n	800de70 <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800de6e:	b119      	cbz	r1, 800de78 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800de70:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800de72:	f042 0208 	orr.w	r2, r2, #8
 800de76:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800de78:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800de7a:	2a00      	cmp	r2, #0
 800de7c:	d0d5      	beq.n	800de2a <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800de7e:	f013 0f20 	tst.w	r3, #32
 800de82:	d002      	beq.n	800de8a <HAL_UART_IRQHandler+0xb6>
 800de84:	f010 0f20 	tst.w	r0, #32
 800de88:	d129      	bne.n	800dede <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800de8a:	6823      	ldr	r3, [r4, #0]
 800de8c:	695b      	ldr	r3, [r3, #20]
 800de8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800de92:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800de94:	f012 0f08 	tst.w	r2, #8
 800de98:	d100      	bne.n	800de9c <HAL_UART_IRQHandler+0xc8>
 800de9a:	b363      	cbz	r3, 800def6 <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800de9c:	4620      	mov	r0, r4
 800de9e:	f7fe ffaf 	bl	800ce00 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dea2:	6823      	ldr	r3, [r4, #0]
 800dea4:	695b      	ldr	r3, [r3, #20]
 800dea6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800deaa:	d020      	beq.n	800deee <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800deac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deae:	f102 0314 	add.w	r3, r2, #20
 800deb2:	e853 3f00 	ldrex	r3, [r3]
 800deb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deba:	3214      	adds	r2, #20
 800debc:	e842 3100 	strex	r1, r3, [r2]
 800dec0:	2900      	cmp	r1, #0
 800dec2:	d1f3      	bne.n	800deac <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 800dec4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800dec6:	b173      	cbz	r3, 800dee6 <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dec8:	4a62      	ldr	r2, [pc, #392]	@ (800e054 <HAL_UART_IRQHandler+0x280>)
 800deca:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800decc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dece:	f7f6 f965 	bl	800419c <HAL_DMA_Abort_IT>
 800ded2:	2800      	cmp	r0, #0
 800ded4:	d0a9      	beq.n	800de2a <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ded6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800ded8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800deda:	4798      	blx	r3
 800dedc:	e7a5      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 800dede:	4620      	mov	r0, r4
 800dee0:	f7ff ff04 	bl	800dcec <UART_Receive_IT>
 800dee4:	e7d1      	b.n	800de8a <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 800dee6:	4620      	mov	r0, r4
 800dee8:	f7ff fd53 	bl	800d992 <HAL_UART_ErrorCallback>
 800deec:	e79d      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 800deee:	4620      	mov	r0, r4
 800def0:	f7ff fd4f 	bl	800d992 <HAL_UART_ErrorCallback>
 800def4:	e799      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 800def6:	4620      	mov	r0, r4
 800def8:	f7ff fd4b 	bl	800d992 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800defc:	2300      	movs	r3, #0
 800defe:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 800df00:	e793      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800df02:	f013 0f10 	tst.w	r3, #16
 800df06:	d082      	beq.n	800de0e <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800df08:	f010 0f10 	tst.w	r0, #16
 800df0c:	f43f af7f 	beq.w	800de0e <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800df10:	2300      	movs	r3, #0
 800df12:	9301      	str	r3, [sp, #4]
 800df14:	6813      	ldr	r3, [r2, #0]
 800df16:	9301      	str	r3, [sp, #4]
 800df18:	6853      	ldr	r3, [r2, #4]
 800df1a:	9301      	str	r3, [sp, #4]
 800df1c:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df1e:	6953      	ldr	r3, [r2, #20]
 800df20:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800df24:	d051      	beq.n	800dfca <HAL_UART_IRQHandler+0x1f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800df26:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800df28:	6813      	ldr	r3, [r2, #0]
 800df2a:	685b      	ldr	r3, [r3, #4]
 800df2c:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800df2e:	2b00      	cmp	r3, #0
 800df30:	f43f af7b 	beq.w	800de2a <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800df34:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800df36:	4299      	cmp	r1, r3
 800df38:	f67f af77 	bls.w	800de2a <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 800df3c:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800df3e:	6993      	ldr	r3, [r2, #24]
 800df40:	2b20      	cmp	r3, #32
 800df42:	d037      	beq.n	800dfb4 <HAL_UART_IRQHandler+0x1e0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df44:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df46:	f102 030c 	add.w	r3, r2, #12
 800df4a:	e853 3f00 	ldrex	r3, [r3]
 800df4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df52:	320c      	adds	r2, #12
 800df54:	e842 3100 	strex	r1, r3, [r2]
 800df58:	2900      	cmp	r1, #0
 800df5a:	d1f3      	bne.n	800df44 <HAL_UART_IRQHandler+0x170>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df5c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df5e:	f102 0314 	add.w	r3, r2, #20
 800df62:	e853 3f00 	ldrex	r3, [r3]
 800df66:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6a:	3214      	adds	r2, #20
 800df6c:	e842 3100 	strex	r1, r3, [r2]
 800df70:	2900      	cmp	r1, #0
 800df72:	d1f3      	bne.n	800df5c <HAL_UART_IRQHandler+0x188>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df74:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df76:	f102 0314 	add.w	r3, r2, #20
 800df7a:	e853 3f00 	ldrex	r3, [r3]
 800df7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df82:	3214      	adds	r2, #20
 800df84:	e842 3100 	strex	r1, r3, [r2]
 800df88:	2900      	cmp	r1, #0
 800df8a:	d1f3      	bne.n	800df74 <HAL_UART_IRQHandler+0x1a0>
          huart->RxState = HAL_UART_STATE_READY;
 800df8c:	2320      	movs	r3, #32
 800df8e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df92:	2300      	movs	r3, #0
 800df94:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df96:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df98:	f102 030c 	add.w	r3, r2, #12
 800df9c:	e853 3f00 	ldrex	r3, [r3]
 800dfa0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa4:	320c      	adds	r2, #12
 800dfa6:	e842 3100 	strex	r1, r3, [r2]
 800dfaa:	2900      	cmp	r1, #0
 800dfac:	d1f3      	bne.n	800df96 <HAL_UART_IRQHandler+0x1c2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dfae:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dfb0:	f7f6 f8d0 	bl	8004154 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dfb4:	2302      	movs	r3, #2
 800dfb6:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dfb8:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800dfba:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	1ac9      	subs	r1, r1, r3
 800dfc0:	b289      	uxth	r1, r1
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f7ff fe91 	bl	800dcea <HAL_UARTEx_RxEventCallback>
      return;
 800dfc8:	e72f      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dfca:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800dfcc:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800dfce:	b29b      	uxth	r3, r3
 800dfd0:	1ac9      	subs	r1, r1, r3
 800dfd2:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800dfd4:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800dfd6:	b29b      	uxth	r3, r3
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	f43f af26 	beq.w	800de2a <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 800dfde:	2900      	cmp	r1, #0
 800dfe0:	f43f af23 	beq.w	800de2a <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dfe4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfe6:	f102 030c 	add.w	r3, r2, #12
 800dfea:	e853 3f00 	ldrex	r3, [r3]
 800dfee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dff2:	320c      	adds	r2, #12
 800dff4:	e842 3000 	strex	r0, r3, [r2]
 800dff8:	2800      	cmp	r0, #0
 800dffa:	d1f3      	bne.n	800dfe4 <HAL_UART_IRQHandler+0x210>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dffc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dffe:	f102 0314 	add.w	r3, r2, #20
 800e002:	e853 3f00 	ldrex	r3, [r3]
 800e006:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e00a:	3214      	adds	r2, #20
 800e00c:	e842 3000 	strex	r0, r3, [r2]
 800e010:	2800      	cmp	r0, #0
 800e012:	d1f3      	bne.n	800dffc <HAL_UART_IRQHandler+0x228>
        huart->RxState = HAL_UART_STATE_READY;
 800e014:	2320      	movs	r3, #32
 800e016:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e01a:	2300      	movs	r3, #0
 800e01c:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e01e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e020:	f102 030c 	add.w	r3, r2, #12
 800e024:	e853 3f00 	ldrex	r3, [r3]
 800e028:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e02c:	320c      	adds	r2, #12
 800e02e:	e842 3000 	strex	r0, r3, [r2]
 800e032:	2800      	cmp	r0, #0
 800e034:	d1f3      	bne.n	800e01e <HAL_UART_IRQHandler+0x24a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e036:	2302      	movs	r3, #2
 800e038:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e03a:	4620      	mov	r0, r4
 800e03c:	f7ff fe55 	bl	800dcea <HAL_UARTEx_RxEventCallback>
      return;
 800e040:	e6f3      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 800e042:	4620      	mov	r0, r4
 800e044:	f7fe ff0a 	bl	800ce5c <UART_Transmit_IT>
    return;
 800e048:	e6ef      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 800e04a:	4620      	mov	r0, r4
 800e04c:	f7ff fc8c 	bl	800d968 <UART_EndTransmit_IT>
    return;
 800e050:	e6eb      	b.n	800de2a <HAL_UART_IRQHandler+0x56>
 800e052:	bf00      	nop
 800e054:	0800d9ed 	.word	0x0800d9ed

0800e058 <UART_DMARxHalfCplt>:
{
 800e058:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e05a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e05c:	2301      	movs	r3, #1
 800e05e:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e060:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800e062:	2b01      	cmp	r3, #1
 800e064:	d002      	beq.n	800e06c <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800e066:	f7ff fc93 	bl	800d990 <HAL_UART_RxHalfCpltCallback>
}
 800e06a:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e06c:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800e06e:	0849      	lsrs	r1, r1, #1
 800e070:	f7ff fe3b 	bl	800dcea <HAL_UARTEx_RxEventCallback>
 800e074:	e7f9      	b.n	800e06a <UART_DMARxHalfCplt+0x12>

0800e076 <UART_DMAReceiveCplt>:
{
 800e076:	b508      	push	{r3, lr}
 800e078:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e07a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f013 0f20 	tst.w	r3, #32
 800e084:	d12b      	bne.n	800e0de <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 800e086:	2300      	movs	r3, #0
 800e088:	85c3      	strh	r3, [r0, #46]	@ 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e08a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e08c:	f102 030c 	add.w	r3, r2, #12
 800e090:	e853 3f00 	ldrex	r3, [r3]
 800e094:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e098:	320c      	adds	r2, #12
 800e09a:	e842 3100 	strex	r1, r3, [r2]
 800e09e:	2900      	cmp	r1, #0
 800e0a0:	d1f3      	bne.n	800e08a <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0a2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0a4:	f102 0314 	add.w	r3, r2, #20
 800e0a8:	e853 3f00 	ldrex	r3, [r3]
 800e0ac:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0b0:	3214      	adds	r2, #20
 800e0b2:	e842 3100 	strex	r1, r3, [r2]
 800e0b6:	2900      	cmp	r1, #0
 800e0b8:	d1f3      	bne.n	800e0a2 <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e0ba:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0bc:	f102 0314 	add.w	r3, r2, #20
 800e0c0:	e853 3f00 	ldrex	r3, [r3]
 800e0c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0c8:	3214      	adds	r2, #20
 800e0ca:	e842 3100 	strex	r1, r3, [r2]
 800e0ce:	2900      	cmp	r1, #0
 800e0d0:	d1f3      	bne.n	800e0ba <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 800e0d2:	2320      	movs	r3, #32
 800e0d4:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e0d8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800e0da:	2b01      	cmp	r3, #1
 800e0dc:	d007      	beq.n	800e0ee <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e0e2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800e0e4:	2b01      	cmp	r3, #1
 800e0e6:	d00f      	beq.n	800e108 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 800e0e8:	f7f4 fbdc 	bl	80028a4 <HAL_UART_RxCpltCallback>
}
 800e0ec:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e0ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0f0:	f102 030c 	add.w	r3, r2, #12
 800e0f4:	e853 3f00 	ldrex	r3, [r3]
 800e0f8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fc:	320c      	adds	r2, #12
 800e0fe:	e842 3100 	strex	r1, r3, [r2]
 800e102:	2900      	cmp	r1, #0
 800e104:	d1f3      	bne.n	800e0ee <UART_DMAReceiveCplt+0x78>
 800e106:	e7ea      	b.n	800e0de <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e108:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800e10a:	f7ff fdee 	bl	800dcea <HAL_UARTEx_RxEventCallback>
 800e10e:	e7ed      	b.n	800e0ec <UART_DMAReceiveCplt+0x76>

0800e110 <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 800e110:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e114:	2b01      	cmp	r3, #1
 800e116:	d019      	beq.n	800e14c <HAL_LIN_SendBreak+0x3c>
 800e118:	2301      	movs	r3, #1
 800e11a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800e11e:	2324      	movs	r3, #36	@ 0x24
 800e120:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800e124:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e126:	f102 030c 	add.w	r3, r2, #12
 800e12a:	e853 3f00 	ldrex	r3, [r3]
 800e12e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e132:	320c      	adds	r2, #12
 800e134:	e842 3100 	strex	r1, r3, [r2]
 800e138:	2900      	cmp	r1, #0
 800e13a:	d1f3      	bne.n	800e124 <HAL_LIN_SendBreak+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800e13c:	2320      	movs	r3, #32
 800e13e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800e142:	2300      	movs	r3, #0
 800e144:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800e148:	4618      	mov	r0, r3
 800e14a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800e14c:	2002      	movs	r0, #2
}
 800e14e:	4770      	bx	lr

0800e150 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_LOCK(huart);
 800e150:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e154:	2b01      	cmp	r3, #1
 800e156:	d01a      	beq.n	800e18e <HAL_MultiProcessor_EnterMuteMode+0x3e>
 800e158:	2301      	movs	r3, #1
 800e15a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800e15e:	2324      	movs	r3, #36	@ 0x24
 800e160:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800e164:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e166:	f102 030c 	add.w	r3, r2, #12
 800e16a:	e853 3f00 	ldrex	r3, [r3]
 800e16e:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e172:	320c      	adds	r2, #12
 800e174:	e842 3100 	strex	r1, r3, [r2]
 800e178:	2900      	cmp	r1, #0
 800e17a:	d1f3      	bne.n	800e164 <HAL_MultiProcessor_EnterMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800e17c:	2320      	movs	r3, #32
 800e17e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e182:	2300      	movs	r3, #0
 800e184:	6343      	str	r3, [r0, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800e186:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800e18a:	4618      	mov	r0, r3
 800e18c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800e18e:	2002      	movs	r0, #2
}
 800e190:	4770      	bx	lr

0800e192 <HAL_MultiProcessor_ExitMuteMode>:
  __HAL_LOCK(huart);
 800e192:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e196:	2b01      	cmp	r3, #1
 800e198:	d01a      	beq.n	800e1d0 <HAL_MultiProcessor_ExitMuteMode+0x3e>
 800e19a:	2301      	movs	r3, #1
 800e19c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800e1a0:	2324      	movs	r3, #36	@ 0x24
 800e1a2:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800e1a6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1a8:	f102 030c 	add.w	r3, r2, #12
 800e1ac:	e853 3f00 	ldrex	r3, [r3]
 800e1b0:	f023 0302 	bic.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b4:	320c      	adds	r2, #12
 800e1b6:	e842 3100 	strex	r1, r3, [r2]
 800e1ba:	2900      	cmp	r1, #0
 800e1bc:	d1f3      	bne.n	800e1a6 <HAL_MultiProcessor_ExitMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800e1be:	2320      	movs	r3, #32
 800e1c0:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	6343      	str	r3, [r0, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800e1c8:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	4770      	bx	lr
  __HAL_LOCK(huart);
 800e1d0:	2002      	movs	r0, #2
}
 800e1d2:	4770      	bx	lr

0800e1d4 <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 800e1d4:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e1d8:	2b01      	cmp	r3, #1
 800e1da:	d014      	beq.n	800e206 <HAL_HalfDuplex_EnableTransmitter+0x32>
 800e1dc:	2301      	movs	r3, #1
 800e1de:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800e1e2:	2324      	movs	r3, #36	@ 0x24
 800e1e4:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  tmpreg = huart->Instance->CR1;
 800e1e8:	6802      	ldr	r2, [r0, #0]
 800e1ea:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800e1ec:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 800e1f0:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800e1f4:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800e1f6:	2320      	movs	r3, #32
 800e1f8:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800e202:	4618      	mov	r0, r3
 800e204:	4770      	bx	lr
  __HAL_LOCK(huart);
 800e206:	2002      	movs	r0, #2
}
 800e208:	4770      	bx	lr

0800e20a <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 800e20a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e20e:	2b01      	cmp	r3, #1
 800e210:	d014      	beq.n	800e23c <HAL_HalfDuplex_EnableReceiver+0x32>
 800e212:	2301      	movs	r3, #1
 800e214:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800e218:	2324      	movs	r3, #36	@ 0x24
 800e21a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  tmpreg = huart->Instance->CR1;
 800e21e:	6802      	ldr	r2, [r0, #0]
 800e220:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800e222:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 800e226:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800e22a:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800e22c:	2320      	movs	r3, #32
 800e22e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800e232:	2300      	movs	r3, #0
 800e234:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800e238:	4618      	mov	r0, r3
 800e23a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800e23c:	2002      	movs	r0, #2
}
 800e23e:	4770      	bx	lr

0800e240 <HAL_UART_GetState>:
  temp1 = huart->gState;
 800e240:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  temp2 = huart->RxState;
 800e244:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
}
 800e248:	4318      	orrs	r0, r3
 800e24a:	4770      	bx	lr

0800e24c <HAL_UART_GetError>:
  return huart->ErrorCode;
 800e24c:	6c40      	ldr	r0, [r0, #68]	@ 0x44
}
 800e24e:	4770      	bx	lr

0800e250 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr = pData;
 800e250:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e252:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800e254:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e256:	2300      	movs	r3, #0
 800e258:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e25a:	2322      	movs	r3, #34	@ 0x22
 800e25c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e260:	6903      	ldr	r3, [r0, #16]
 800e262:	b123      	cbz	r3, 800e26e <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800e264:	6802      	ldr	r2, [r0, #0]
 800e266:	68d3      	ldr	r3, [r2, #12]
 800e268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e26c:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800e26e:	6802      	ldr	r2, [r0, #0]
 800e270:	6953      	ldr	r3, [r2, #20]
 800e272:	f043 0301 	orr.w	r3, r3, #1
 800e276:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800e278:	6802      	ldr	r2, [r0, #0]
 800e27a:	68d3      	ldr	r3, [r2, #12]
 800e27c:	f043 0320 	orr.w	r3, r3, #32
 800e280:	60d3      	str	r3, [r2, #12]
}
 800e282:	2000      	movs	r0, #0
 800e284:	4770      	bx	lr

0800e286 <HAL_UART_Receive_IT>:
{
 800e286:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800e288:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e28c:	b2db      	uxtb	r3, r3
 800e28e:	2b20      	cmp	r3, #32
 800e290:	d108      	bne.n	800e2a4 <HAL_UART_Receive_IT+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800e292:	b149      	cbz	r1, 800e2a8 <HAL_UART_Receive_IT+0x22>
 800e294:	b90a      	cbnz	r2, 800e29a <HAL_UART_Receive_IT+0x14>
      return HAL_ERROR;
 800e296:	2001      	movs	r0, #1
}
 800e298:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e29a:	2300      	movs	r3, #0
 800e29c:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 800e29e:	f7ff ffd7 	bl	800e250 <UART_Start_Receive_IT>
 800e2a2:	e7f9      	b.n	800e298 <HAL_UART_Receive_IT+0x12>
    return HAL_BUSY;
 800e2a4:	2002      	movs	r0, #2
 800e2a6:	e7f7      	b.n	800e298 <HAL_UART_Receive_IT+0x12>
      return HAL_ERROR;
 800e2a8:	2001      	movs	r0, #1
 800e2aa:	e7f5      	b.n	800e298 <HAL_UART_Receive_IT+0x12>

0800e2ac <HAL_UARTEx_ReceiveToIdle_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800e2ac:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e2b0:	b2db      	uxtb	r3, r3
 800e2b2:	2b20      	cmp	r3, #32
 800e2b4:	d129      	bne.n	800e30a <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
{
 800e2b6:	b510      	push	{r4, lr}
 800e2b8:	b082      	sub	sp, #8
 800e2ba:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800e2bc:	b339      	cbz	r1, 800e30e <HAL_UARTEx_ReceiveToIdle_IT+0x62>
 800e2be:	b912      	cbnz	r2, 800e2c6 <HAL_UARTEx_ReceiveToIdle_IT+0x1a>
      return HAL_ERROR;
 800e2c0:	2001      	movs	r0, #1
}
 800e2c2:	b002      	add	sp, #8
 800e2c4:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	6343      	str	r3, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_IT(huart, pData, Size);
 800e2ce:	f7ff ffbf 	bl	800e250 <UART_Start_Receive_IT>
    if (status == HAL_OK)
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	d1f5      	bne.n	800e2c2 <HAL_UARTEx_ReceiveToIdle_IT+0x16>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d001      	beq.n	800e2e0 <HAL_UARTEx_ReceiveToIdle_IT+0x34>
        status = HAL_ERROR;
 800e2dc:	2001      	movs	r0, #1
    return status;
 800e2de:	e7f0      	b.n	800e2c2 <HAL_UARTEx_ReceiveToIdle_IT+0x16>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e2e0:	2300      	movs	r3, #0
 800e2e2:	9301      	str	r3, [sp, #4]
 800e2e4:	6823      	ldr	r3, [r4, #0]
 800e2e6:	681a      	ldr	r2, [r3, #0]
 800e2e8:	9201      	str	r2, [sp, #4]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	9301      	str	r3, [sp, #4]
 800e2ee:	9b01      	ldr	r3, [sp, #4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2f0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f2:	f102 030c 	add.w	r3, r2, #12
 800e2f6:	e853 3f00 	ldrex	r3, [r3]
 800e2fa:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2fe:	320c      	adds	r2, #12
 800e300:	e842 3100 	strex	r1, r3, [r2]
 800e304:	2900      	cmp	r1, #0
 800e306:	d1f3      	bne.n	800e2f0 <HAL_UARTEx_ReceiveToIdle_IT+0x44>
 800e308:	e7db      	b.n	800e2c2 <HAL_UARTEx_ReceiveToIdle_IT+0x16>
    return HAL_BUSY;
 800e30a:	2002      	movs	r0, #2
}
 800e30c:	4770      	bx	lr
      return HAL_ERROR;
 800e30e:	2001      	movs	r0, #1
 800e310:	e7d7      	b.n	800e2c2 <HAL_UARTEx_ReceiveToIdle_IT+0x16>
	...

0800e314 <UART_Start_Receive_DMA>:
{
 800e314:	b530      	push	{r4, r5, lr}
 800e316:	b083      	sub	sp, #12
 800e318:	4604      	mov	r4, r0
 800e31a:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 800e31c:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e31e:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e320:	2500      	movs	r5, #0
 800e322:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e324:	2222      	movs	r2, #34	@ 0x22
 800e326:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e32a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e32c:	481f      	ldr	r0, [pc, #124]	@ (800e3ac <UART_Start_Receive_DMA+0x98>)
 800e32e:	6290      	str	r0, [r2, #40]	@ 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e330:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800e332:	481f      	ldr	r0, [pc, #124]	@ (800e3b0 <UART_Start_Receive_DMA+0x9c>)
 800e334:	62d0      	str	r0, [r2, #44]	@ 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e336:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800e338:	481e      	ldr	r0, [pc, #120]	@ (800e3b4 <UART_Start_Receive_DMA+0xa0>)
 800e33a:	6310      	str	r0, [r2, #48]	@ 0x30
  huart->hdmarx->XferAbortCallback = NULL;
 800e33c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800e33e:	6355      	str	r5, [r2, #52]	@ 0x34
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800e340:	6820      	ldr	r0, [r4, #0]
 800e342:	460a      	mov	r2, r1
 800e344:	1d01      	adds	r1, r0, #4
 800e346:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800e348:	f7f5 fec9 	bl	80040de <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e34c:	9501      	str	r5, [sp, #4]
 800e34e:	6823      	ldr	r3, [r4, #0]
 800e350:	681a      	ldr	r2, [r3, #0]
 800e352:	9201      	str	r2, [sp, #4]
 800e354:	685b      	ldr	r3, [r3, #4]
 800e356:	9301      	str	r3, [sp, #4]
 800e358:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e35a:	6923      	ldr	r3, [r4, #16]
 800e35c:	b15b      	cbz	r3, 800e376 <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e35e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e360:	f102 030c 	add.w	r3, r2, #12
 800e364:	e853 3f00 	ldrex	r3, [r3]
 800e368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e36c:	320c      	adds	r2, #12
 800e36e:	e842 3100 	strex	r1, r3, [r2]
 800e372:	2900      	cmp	r1, #0
 800e374:	d1f3      	bne.n	800e35e <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e376:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e378:	f102 0314 	add.w	r3, r2, #20
 800e37c:	e853 3f00 	ldrex	r3, [r3]
 800e380:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e384:	3214      	adds	r2, #20
 800e386:	e842 3100 	strex	r1, r3, [r2]
 800e38a:	2900      	cmp	r1, #0
 800e38c:	d1f3      	bne.n	800e376 <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e38e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e390:	f102 0314 	add.w	r3, r2, #20
 800e394:	e853 3f00 	ldrex	r3, [r3]
 800e398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e39c:	3214      	adds	r2, #20
 800e39e:	e842 3100 	strex	r1, r3, [r2]
 800e3a2:	2900      	cmp	r1, #0
 800e3a4:	d1f3      	bne.n	800e38e <UART_Start_Receive_DMA+0x7a>
}
 800e3a6:	2000      	movs	r0, #0
 800e3a8:	b003      	add	sp, #12
 800e3aa:	bd30      	pop	{r4, r5, pc}
 800e3ac:	0800e077 	.word	0x0800e077
 800e3b0:	0800e059 	.word	0x0800e059
 800e3b4:	0800d995 	.word	0x0800d995

0800e3b8 <HAL_UART_Receive_DMA>:
{
 800e3b8:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800e3ba:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e3be:	b2db      	uxtb	r3, r3
 800e3c0:	2b20      	cmp	r3, #32
 800e3c2:	d108      	bne.n	800e3d6 <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800e3c4:	b149      	cbz	r1, 800e3da <HAL_UART_Receive_DMA+0x22>
 800e3c6:	b90a      	cbnz	r2, 800e3cc <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 800e3c8:	2001      	movs	r0, #1
}
 800e3ca:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 800e3d0:	f7ff ffa0 	bl	800e314 <UART_Start_Receive_DMA>
 800e3d4:	e7f9      	b.n	800e3ca <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 800e3d6:	2002      	movs	r0, #2
 800e3d8:	e7f7      	b.n	800e3ca <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 800e3da:	2001      	movs	r0, #1
 800e3dc:	e7f5      	b.n	800e3ca <HAL_UART_Receive_DMA+0x12>

0800e3de <HAL_UARTEx_ReceiveToIdle_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800e3de:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e3e2:	b2db      	uxtb	r3, r3
 800e3e4:	2b20      	cmp	r3, #32
 800e3e6:	d127      	bne.n	800e438 <HAL_UARTEx_ReceiveToIdle_DMA+0x5a>
{
 800e3e8:	b510      	push	{r4, lr}
 800e3ea:	b082      	sub	sp, #8
 800e3ec:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800e3ee:	b329      	cbz	r1, 800e43c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800e3f0:	b912      	cbnz	r2, 800e3f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x1a>
      return HAL_ERROR;
 800e3f2:	2001      	movs	r0, #1
}
 800e3f4:	b002      	add	sp, #8
 800e3f6:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	6343      	str	r3, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800e400:	f7ff ff88 	bl	800e314 <UART_Start_Receive_DMA>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e404:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e406:	2b01      	cmp	r3, #1
 800e408:	d001      	beq.n	800e40e <HAL_UARTEx_ReceiveToIdle_DMA+0x30>
      status = HAL_ERROR;
 800e40a:	2001      	movs	r0, #1
    return status;
 800e40c:	e7f2      	b.n	800e3f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e40e:	2300      	movs	r3, #0
 800e410:	9301      	str	r3, [sp, #4]
 800e412:	6823      	ldr	r3, [r4, #0]
 800e414:	681a      	ldr	r2, [r3, #0]
 800e416:	9201      	str	r2, [sp, #4]
 800e418:	685b      	ldr	r3, [r3, #4]
 800e41a:	9301      	str	r3, [sp, #4]
 800e41c:	9b01      	ldr	r3, [sp, #4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e41e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e420:	f102 030c 	add.w	r3, r2, #12
 800e424:	e853 3f00 	ldrex	r3, [r3]
 800e428:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e42c:	320c      	adds	r2, #12
 800e42e:	e842 3100 	strex	r1, r3, [r2]
 800e432:	2900      	cmp	r1, #0
 800e434:	d1f3      	bne.n	800e41e <HAL_UARTEx_ReceiveToIdle_DMA+0x40>
 800e436:	e7dd      	b.n	800e3f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
    return HAL_BUSY;
 800e438:	2002      	movs	r0, #2
}
 800e43a:	4770      	bx	lr
      return HAL_ERROR;
 800e43c:	2001      	movs	r0, #1
 800e43e:	e7d9      	b.n	800e3f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>

0800e440 <atof>:
 800e440:	2100      	movs	r1, #0
 800e442:	f000 be25 	b.w	800f090 <strtod>

0800e446 <atoi>:
 800e446:	220a      	movs	r2, #10
 800e448:	2100      	movs	r1, #0
 800e44a:	f000 bf5b 	b.w	800f304 <strtol>

0800e44e <_atoi_r>:
 800e44e:	230a      	movs	r3, #10
 800e450:	2200      	movs	r2, #0
 800e452:	f000 bf4b 	b.w	800f2ec <_strtol_r>
	...

0800e458 <exit>:
 800e458:	b508      	push	{r3, lr}
 800e45a:	4b06      	ldr	r3, [pc, #24]	@ (800e474 <exit+0x1c>)
 800e45c:	4604      	mov	r4, r0
 800e45e:	b113      	cbz	r3, 800e466 <exit+0xe>
 800e460:	2100      	movs	r1, #0
 800e462:	f3af 8000 	nop.w
 800e466:	4b04      	ldr	r3, [pc, #16]	@ (800e478 <exit+0x20>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	b103      	cbz	r3, 800e46e <exit+0x16>
 800e46c:	4798      	blx	r3
 800e46e:	4620      	mov	r0, r4
 800e470:	f7f4 fdf1 	bl	8003056 <_exit>
 800e474:	00000000 	.word	0x00000000
 800e478:	20000878 	.word	0x20000878

0800e47c <sulp>:
 800e47c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e480:	460f      	mov	r7, r1
 800e482:	4690      	mov	r8, r2
 800e484:	f003 fe14 	bl	80120b0 <__ulp>
 800e488:	4604      	mov	r4, r0
 800e48a:	460d      	mov	r5, r1
 800e48c:	f1b8 0f00 	cmp.w	r8, #0
 800e490:	d011      	beq.n	800e4b6 <sulp+0x3a>
 800e492:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800e496:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	dd0b      	ble.n	800e4b6 <sulp+0x3a>
 800e49e:	2400      	movs	r4, #0
 800e4a0:	051b      	lsls	r3, r3, #20
 800e4a2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e4a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e4aa:	4622      	mov	r2, r4
 800e4ac:	462b      	mov	r3, r5
 800e4ae:	f7f2 faaf 	bl	8000a10 <__aeabi_dmul>
 800e4b2:	4604      	mov	r4, r0
 800e4b4:	460d      	mov	r5, r1
 800e4b6:	4620      	mov	r0, r4
 800e4b8:	4629      	mov	r1, r5
 800e4ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800e4c0 <_strtod_l>:
 800e4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4c4:	b09f      	sub	sp, #124	@ 0x7c
 800e4c6:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	460c      	mov	r4, r1
 800e4cc:	921a      	str	r2, [sp, #104]	@ 0x68
 800e4ce:	f04f 0a00 	mov.w	sl, #0
 800e4d2:	f04f 0b00 	mov.w	fp, #0
 800e4d6:	460a      	mov	r2, r1
 800e4d8:	9005      	str	r0, [sp, #20]
 800e4da:	9219      	str	r2, [sp, #100]	@ 0x64
 800e4dc:	7811      	ldrb	r1, [r2, #0]
 800e4de:	292b      	cmp	r1, #43	@ 0x2b
 800e4e0:	d048      	beq.n	800e574 <_strtod_l+0xb4>
 800e4e2:	d836      	bhi.n	800e552 <_strtod_l+0x92>
 800e4e4:	290d      	cmp	r1, #13
 800e4e6:	d830      	bhi.n	800e54a <_strtod_l+0x8a>
 800e4e8:	2908      	cmp	r1, #8
 800e4ea:	d830      	bhi.n	800e54e <_strtod_l+0x8e>
 800e4ec:	2900      	cmp	r1, #0
 800e4ee:	d039      	beq.n	800e564 <_strtod_l+0xa4>
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	920e      	str	r2, [sp, #56]	@ 0x38
 800e4f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e4f6:	782a      	ldrb	r2, [r5, #0]
 800e4f8:	2a30      	cmp	r2, #48	@ 0x30
 800e4fa:	f040 80b0 	bne.w	800e65e <_strtod_l+0x19e>
 800e4fe:	786a      	ldrb	r2, [r5, #1]
 800e500:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e504:	2a58      	cmp	r2, #88	@ 0x58
 800e506:	d16c      	bne.n	800e5e2 <_strtod_l+0x122>
 800e508:	9302      	str	r3, [sp, #8]
 800e50a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e50c:	4a8f      	ldr	r2, [pc, #572]	@ (800e74c <_strtod_l+0x28c>)
 800e50e:	9301      	str	r3, [sp, #4]
 800e510:	ab1a      	add	r3, sp, #104	@ 0x68
 800e512:	9300      	str	r3, [sp, #0]
 800e514:	9805      	ldr	r0, [sp, #20]
 800e516:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e518:	a919      	add	r1, sp, #100	@ 0x64
 800e51a:	f002 feb1 	bl	8011280 <__gethex>
 800e51e:	f010 060f 	ands.w	r6, r0, #15
 800e522:	4604      	mov	r4, r0
 800e524:	d005      	beq.n	800e532 <_strtod_l+0x72>
 800e526:	2e06      	cmp	r6, #6
 800e528:	d126      	bne.n	800e578 <_strtod_l+0xb8>
 800e52a:	2300      	movs	r3, #0
 800e52c:	3501      	adds	r5, #1
 800e52e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e530:	930e      	str	r3, [sp, #56]	@ 0x38
 800e532:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e534:	2b00      	cmp	r3, #0
 800e536:	f040 8582 	bne.w	800f03e <_strtod_l+0xb7e>
 800e53a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e53c:	b1bb      	cbz	r3, 800e56e <_strtod_l+0xae>
 800e53e:	4650      	mov	r0, sl
 800e540:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800e544:	b01f      	add	sp, #124	@ 0x7c
 800e546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e54a:	2920      	cmp	r1, #32
 800e54c:	d1d0      	bne.n	800e4f0 <_strtod_l+0x30>
 800e54e:	3201      	adds	r2, #1
 800e550:	e7c3      	b.n	800e4da <_strtod_l+0x1a>
 800e552:	292d      	cmp	r1, #45	@ 0x2d
 800e554:	d1cc      	bne.n	800e4f0 <_strtod_l+0x30>
 800e556:	2101      	movs	r1, #1
 800e558:	910e      	str	r1, [sp, #56]	@ 0x38
 800e55a:	1c51      	adds	r1, r2, #1
 800e55c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e55e:	7852      	ldrb	r2, [r2, #1]
 800e560:	2a00      	cmp	r2, #0
 800e562:	d1c7      	bne.n	800e4f4 <_strtod_l+0x34>
 800e564:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e566:	9419      	str	r4, [sp, #100]	@ 0x64
 800e568:	2b00      	cmp	r3, #0
 800e56a:	f040 8566 	bne.w	800f03a <_strtod_l+0xb7a>
 800e56e:	4650      	mov	r0, sl
 800e570:	4659      	mov	r1, fp
 800e572:	e7e7      	b.n	800e544 <_strtod_l+0x84>
 800e574:	2100      	movs	r1, #0
 800e576:	e7ef      	b.n	800e558 <_strtod_l+0x98>
 800e578:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e57a:	b13a      	cbz	r2, 800e58c <_strtod_l+0xcc>
 800e57c:	2135      	movs	r1, #53	@ 0x35
 800e57e:	a81c      	add	r0, sp, #112	@ 0x70
 800e580:	f003 fea2 	bl	80122c8 <__copybits>
 800e584:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e586:	9805      	ldr	r0, [sp, #20]
 800e588:	f003 fa66 	bl	8011a58 <_Bfree>
 800e58c:	3e01      	subs	r6, #1
 800e58e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e590:	2e04      	cmp	r6, #4
 800e592:	d806      	bhi.n	800e5a2 <_strtod_l+0xe2>
 800e594:	e8df f006 	tbb	[pc, r6]
 800e598:	201d0314 	.word	0x201d0314
 800e59c:	14          	.byte	0x14
 800e59d:	00          	.byte	0x00
 800e59e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e5a2:	05e1      	lsls	r1, r4, #23
 800e5a4:	bf48      	it	mi
 800e5a6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e5aa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e5ae:	0d1b      	lsrs	r3, r3, #20
 800e5b0:	051b      	lsls	r3, r3, #20
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d1bd      	bne.n	800e532 <_strtod_l+0x72>
 800e5b6:	f001 fefb 	bl	80103b0 <__errno>
 800e5ba:	2322      	movs	r3, #34	@ 0x22
 800e5bc:	6003      	str	r3, [r0, #0]
 800e5be:	e7b8      	b.n	800e532 <_strtod_l+0x72>
 800e5c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e5c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e5c8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e5cc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e5d0:	e7e7      	b.n	800e5a2 <_strtod_l+0xe2>
 800e5d2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e750 <_strtod_l+0x290>
 800e5d6:	e7e4      	b.n	800e5a2 <_strtod_l+0xe2>
 800e5d8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e5dc:	f04f 3aff 	mov.w	sl, #4294967295
 800e5e0:	e7df      	b.n	800e5a2 <_strtod_l+0xe2>
 800e5e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e5e4:	1c5a      	adds	r2, r3, #1
 800e5e6:	9219      	str	r2, [sp, #100]	@ 0x64
 800e5e8:	785b      	ldrb	r3, [r3, #1]
 800e5ea:	2b30      	cmp	r3, #48	@ 0x30
 800e5ec:	d0f9      	beq.n	800e5e2 <_strtod_l+0x122>
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d09f      	beq.n	800e532 <_strtod_l+0x72>
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	2700      	movs	r7, #0
 800e5f6:	220a      	movs	r2, #10
 800e5f8:	46b9      	mov	r9, r7
 800e5fa:	9308      	str	r3, [sp, #32]
 800e5fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e5fe:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e600:	930c      	str	r3, [sp, #48]	@ 0x30
 800e602:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e604:	7805      	ldrb	r5, [r0, #0]
 800e606:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e60a:	b2d9      	uxtb	r1, r3
 800e60c:	2909      	cmp	r1, #9
 800e60e:	d928      	bls.n	800e662 <_strtod_l+0x1a2>
 800e610:	2201      	movs	r2, #1
 800e612:	4950      	ldr	r1, [pc, #320]	@ (800e754 <_strtod_l+0x294>)
 800e614:	f001 fde0 	bl	80101d8 <strncmp>
 800e618:	2800      	cmp	r0, #0
 800e61a:	d032      	beq.n	800e682 <_strtod_l+0x1c2>
 800e61c:	2000      	movs	r0, #0
 800e61e:	462a      	mov	r2, r5
 800e620:	4603      	mov	r3, r0
 800e622:	464d      	mov	r5, r9
 800e624:	900a      	str	r0, [sp, #40]	@ 0x28
 800e626:	2a65      	cmp	r2, #101	@ 0x65
 800e628:	d001      	beq.n	800e62e <_strtod_l+0x16e>
 800e62a:	2a45      	cmp	r2, #69	@ 0x45
 800e62c:	d114      	bne.n	800e658 <_strtod_l+0x198>
 800e62e:	b91d      	cbnz	r5, 800e638 <_strtod_l+0x178>
 800e630:	9a08      	ldr	r2, [sp, #32]
 800e632:	4302      	orrs	r2, r0
 800e634:	d096      	beq.n	800e564 <_strtod_l+0xa4>
 800e636:	2500      	movs	r5, #0
 800e638:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e63a:	1c62      	adds	r2, r4, #1
 800e63c:	9219      	str	r2, [sp, #100]	@ 0x64
 800e63e:	7862      	ldrb	r2, [r4, #1]
 800e640:	2a2b      	cmp	r2, #43	@ 0x2b
 800e642:	d07a      	beq.n	800e73a <_strtod_l+0x27a>
 800e644:	2a2d      	cmp	r2, #45	@ 0x2d
 800e646:	d07e      	beq.n	800e746 <_strtod_l+0x286>
 800e648:	f04f 0c00 	mov.w	ip, #0
 800e64c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e650:	2909      	cmp	r1, #9
 800e652:	f240 8085 	bls.w	800e760 <_strtod_l+0x2a0>
 800e656:	9419      	str	r4, [sp, #100]	@ 0x64
 800e658:	f04f 0800 	mov.w	r8, #0
 800e65c:	e0a5      	b.n	800e7aa <_strtod_l+0x2ea>
 800e65e:	2300      	movs	r3, #0
 800e660:	e7c8      	b.n	800e5f4 <_strtod_l+0x134>
 800e662:	f1b9 0f08 	cmp.w	r9, #8
 800e666:	bfd8      	it	le
 800e668:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e66a:	f100 0001 	add.w	r0, r0, #1
 800e66e:	bfd6      	itet	le
 800e670:	fb02 3301 	mlale	r3, r2, r1, r3
 800e674:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e678:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e67a:	f109 0901 	add.w	r9, r9, #1
 800e67e:	9019      	str	r0, [sp, #100]	@ 0x64
 800e680:	e7bf      	b.n	800e602 <_strtod_l+0x142>
 800e682:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e684:	1c5a      	adds	r2, r3, #1
 800e686:	9219      	str	r2, [sp, #100]	@ 0x64
 800e688:	785a      	ldrb	r2, [r3, #1]
 800e68a:	f1b9 0f00 	cmp.w	r9, #0
 800e68e:	d03b      	beq.n	800e708 <_strtod_l+0x248>
 800e690:	464d      	mov	r5, r9
 800e692:	900a      	str	r0, [sp, #40]	@ 0x28
 800e694:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e698:	2b09      	cmp	r3, #9
 800e69a:	d912      	bls.n	800e6c2 <_strtod_l+0x202>
 800e69c:	2301      	movs	r3, #1
 800e69e:	e7c2      	b.n	800e626 <_strtod_l+0x166>
 800e6a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6a2:	3001      	adds	r0, #1
 800e6a4:	1c5a      	adds	r2, r3, #1
 800e6a6:	9219      	str	r2, [sp, #100]	@ 0x64
 800e6a8:	785a      	ldrb	r2, [r3, #1]
 800e6aa:	2a30      	cmp	r2, #48	@ 0x30
 800e6ac:	d0f8      	beq.n	800e6a0 <_strtod_l+0x1e0>
 800e6ae:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e6b2:	2b08      	cmp	r3, #8
 800e6b4:	f200 84c8 	bhi.w	800f048 <_strtod_l+0xb88>
 800e6b8:	900a      	str	r0, [sp, #40]	@ 0x28
 800e6ba:	2000      	movs	r0, #0
 800e6bc:	4605      	mov	r5, r0
 800e6be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800e6c2:	3a30      	subs	r2, #48	@ 0x30
 800e6c4:	f100 0301 	add.w	r3, r0, #1
 800e6c8:	d018      	beq.n	800e6fc <_strtod_l+0x23c>
 800e6ca:	462e      	mov	r6, r5
 800e6cc:	f04f 0e0a 	mov.w	lr, #10
 800e6d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e6d2:	4419      	add	r1, r3
 800e6d4:	910a      	str	r1, [sp, #40]	@ 0x28
 800e6d6:	1c71      	adds	r1, r6, #1
 800e6d8:	eba1 0c05 	sub.w	ip, r1, r5
 800e6dc:	4563      	cmp	r3, ip
 800e6de:	dc15      	bgt.n	800e70c <_strtod_l+0x24c>
 800e6e0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e6e4:	182b      	adds	r3, r5, r0
 800e6e6:	2b08      	cmp	r3, #8
 800e6e8:	f105 0501 	add.w	r5, r5, #1
 800e6ec:	4405      	add	r5, r0
 800e6ee:	dc1a      	bgt.n	800e726 <_strtod_l+0x266>
 800e6f0:	230a      	movs	r3, #10
 800e6f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6f4:	fb03 2301 	mla	r3, r3, r1, r2
 800e6f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e6fe:	4618      	mov	r0, r3
 800e700:	1c51      	adds	r1, r2, #1
 800e702:	9119      	str	r1, [sp, #100]	@ 0x64
 800e704:	7852      	ldrb	r2, [r2, #1]
 800e706:	e7c5      	b.n	800e694 <_strtod_l+0x1d4>
 800e708:	4648      	mov	r0, r9
 800e70a:	e7ce      	b.n	800e6aa <_strtod_l+0x1ea>
 800e70c:	2e08      	cmp	r6, #8
 800e70e:	dc05      	bgt.n	800e71c <_strtod_l+0x25c>
 800e710:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e712:	fb0e f606 	mul.w	r6, lr, r6
 800e716:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e718:	460e      	mov	r6, r1
 800e71a:	e7dc      	b.n	800e6d6 <_strtod_l+0x216>
 800e71c:	2910      	cmp	r1, #16
 800e71e:	bfd8      	it	le
 800e720:	fb0e f707 	mulle.w	r7, lr, r7
 800e724:	e7f8      	b.n	800e718 <_strtod_l+0x258>
 800e726:	2b0f      	cmp	r3, #15
 800e728:	bfdc      	itt	le
 800e72a:	230a      	movle	r3, #10
 800e72c:	fb03 2707 	mlale	r7, r3, r7, r2
 800e730:	e7e3      	b.n	800e6fa <_strtod_l+0x23a>
 800e732:	2300      	movs	r3, #0
 800e734:	930a      	str	r3, [sp, #40]	@ 0x28
 800e736:	2301      	movs	r3, #1
 800e738:	e77a      	b.n	800e630 <_strtod_l+0x170>
 800e73a:	f04f 0c00 	mov.w	ip, #0
 800e73e:	1ca2      	adds	r2, r4, #2
 800e740:	9219      	str	r2, [sp, #100]	@ 0x64
 800e742:	78a2      	ldrb	r2, [r4, #2]
 800e744:	e782      	b.n	800e64c <_strtod_l+0x18c>
 800e746:	f04f 0c01 	mov.w	ip, #1
 800e74a:	e7f8      	b.n	800e73e <_strtod_l+0x27e>
 800e74c:	08013d20 	.word	0x08013d20
 800e750:	7ff00000 	.word	0x7ff00000
 800e754:	08013b20 	.word	0x08013b20
 800e758:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e75a:	1c51      	adds	r1, r2, #1
 800e75c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e75e:	7852      	ldrb	r2, [r2, #1]
 800e760:	2a30      	cmp	r2, #48	@ 0x30
 800e762:	d0f9      	beq.n	800e758 <_strtod_l+0x298>
 800e764:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e768:	2908      	cmp	r1, #8
 800e76a:	f63f af75 	bhi.w	800e658 <_strtod_l+0x198>
 800e76e:	f04f 080a 	mov.w	r8, #10
 800e772:	3a30      	subs	r2, #48	@ 0x30
 800e774:	9209      	str	r2, [sp, #36]	@ 0x24
 800e776:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e778:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e77a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e77c:	1c56      	adds	r6, r2, #1
 800e77e:	9619      	str	r6, [sp, #100]	@ 0x64
 800e780:	7852      	ldrb	r2, [r2, #1]
 800e782:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e786:	f1be 0f09 	cmp.w	lr, #9
 800e78a:	d939      	bls.n	800e800 <_strtod_l+0x340>
 800e78c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e78e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e792:	1a76      	subs	r6, r6, r1
 800e794:	2e08      	cmp	r6, #8
 800e796:	dc03      	bgt.n	800e7a0 <_strtod_l+0x2e0>
 800e798:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e79a:	4588      	cmp	r8, r1
 800e79c:	bfa8      	it	ge
 800e79e:	4688      	movge	r8, r1
 800e7a0:	f1bc 0f00 	cmp.w	ip, #0
 800e7a4:	d001      	beq.n	800e7aa <_strtod_l+0x2ea>
 800e7a6:	f1c8 0800 	rsb	r8, r8, #0
 800e7aa:	2d00      	cmp	r5, #0
 800e7ac:	d14e      	bne.n	800e84c <_strtod_l+0x38c>
 800e7ae:	9908      	ldr	r1, [sp, #32]
 800e7b0:	4308      	orrs	r0, r1
 800e7b2:	f47f aebe 	bne.w	800e532 <_strtod_l+0x72>
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	f47f aed4 	bne.w	800e564 <_strtod_l+0xa4>
 800e7bc:	2a69      	cmp	r2, #105	@ 0x69
 800e7be:	d028      	beq.n	800e812 <_strtod_l+0x352>
 800e7c0:	dc25      	bgt.n	800e80e <_strtod_l+0x34e>
 800e7c2:	2a49      	cmp	r2, #73	@ 0x49
 800e7c4:	d025      	beq.n	800e812 <_strtod_l+0x352>
 800e7c6:	2a4e      	cmp	r2, #78	@ 0x4e
 800e7c8:	f47f aecc 	bne.w	800e564 <_strtod_l+0xa4>
 800e7cc:	4999      	ldr	r1, [pc, #612]	@ (800ea34 <_strtod_l+0x574>)
 800e7ce:	a819      	add	r0, sp, #100	@ 0x64
 800e7d0:	f002 ff78 	bl	80116c4 <__match>
 800e7d4:	2800      	cmp	r0, #0
 800e7d6:	f43f aec5 	beq.w	800e564 <_strtod_l+0xa4>
 800e7da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	2b28      	cmp	r3, #40	@ 0x28
 800e7e0:	d12e      	bne.n	800e840 <_strtod_l+0x380>
 800e7e2:	4995      	ldr	r1, [pc, #596]	@ (800ea38 <_strtod_l+0x578>)
 800e7e4:	aa1c      	add	r2, sp, #112	@ 0x70
 800e7e6:	a819      	add	r0, sp, #100	@ 0x64
 800e7e8:	f002 ff80 	bl	80116ec <__hexnan>
 800e7ec:	2805      	cmp	r0, #5
 800e7ee:	d127      	bne.n	800e840 <_strtod_l+0x380>
 800e7f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e7f2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e7f6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e7fa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e7fe:	e698      	b.n	800e532 <_strtod_l+0x72>
 800e800:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e802:	fb08 2101 	mla	r1, r8, r1, r2
 800e806:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e80a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e80c:	e7b5      	b.n	800e77a <_strtod_l+0x2ba>
 800e80e:	2a6e      	cmp	r2, #110	@ 0x6e
 800e810:	e7da      	b.n	800e7c8 <_strtod_l+0x308>
 800e812:	498a      	ldr	r1, [pc, #552]	@ (800ea3c <_strtod_l+0x57c>)
 800e814:	a819      	add	r0, sp, #100	@ 0x64
 800e816:	f002 ff55 	bl	80116c4 <__match>
 800e81a:	2800      	cmp	r0, #0
 800e81c:	f43f aea2 	beq.w	800e564 <_strtod_l+0xa4>
 800e820:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e822:	4987      	ldr	r1, [pc, #540]	@ (800ea40 <_strtod_l+0x580>)
 800e824:	3b01      	subs	r3, #1
 800e826:	a819      	add	r0, sp, #100	@ 0x64
 800e828:	9319      	str	r3, [sp, #100]	@ 0x64
 800e82a:	f002 ff4b 	bl	80116c4 <__match>
 800e82e:	b910      	cbnz	r0, 800e836 <_strtod_l+0x376>
 800e830:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e832:	3301      	adds	r3, #1
 800e834:	9319      	str	r3, [sp, #100]	@ 0x64
 800e836:	f04f 0a00 	mov.w	sl, #0
 800e83a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800ea44 <_strtod_l+0x584>
 800e83e:	e678      	b.n	800e532 <_strtod_l+0x72>
 800e840:	4881      	ldr	r0, [pc, #516]	@ (800ea48 <_strtod_l+0x588>)
 800e842:	f001 fe07 	bl	8010454 <nan>
 800e846:	4682      	mov	sl, r0
 800e848:	468b      	mov	fp, r1
 800e84a:	e672      	b.n	800e532 <_strtod_l+0x72>
 800e84c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e84e:	f1b9 0f00 	cmp.w	r9, #0
 800e852:	bf08      	it	eq
 800e854:	46a9      	moveq	r9, r5
 800e856:	eba8 0303 	sub.w	r3, r8, r3
 800e85a:	2d10      	cmp	r5, #16
 800e85c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e85e:	462c      	mov	r4, r5
 800e860:	9309      	str	r3, [sp, #36]	@ 0x24
 800e862:	bfa8      	it	ge
 800e864:	2410      	movge	r4, #16
 800e866:	f7f2 f859 	bl	800091c <__aeabi_ui2d>
 800e86a:	2d09      	cmp	r5, #9
 800e86c:	4682      	mov	sl, r0
 800e86e:	468b      	mov	fp, r1
 800e870:	dc11      	bgt.n	800e896 <_strtod_l+0x3d6>
 800e872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e874:	2b00      	cmp	r3, #0
 800e876:	f43f ae5c 	beq.w	800e532 <_strtod_l+0x72>
 800e87a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e87c:	dd76      	ble.n	800e96c <_strtod_l+0x4ac>
 800e87e:	2b16      	cmp	r3, #22
 800e880:	dc5d      	bgt.n	800e93e <_strtod_l+0x47e>
 800e882:	4972      	ldr	r1, [pc, #456]	@ (800ea4c <_strtod_l+0x58c>)
 800e884:	4652      	mov	r2, sl
 800e886:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e88a:	465b      	mov	r3, fp
 800e88c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e890:	f7f2 f8be 	bl	8000a10 <__aeabi_dmul>
 800e894:	e7d7      	b.n	800e846 <_strtod_l+0x386>
 800e896:	4b6d      	ldr	r3, [pc, #436]	@ (800ea4c <_strtod_l+0x58c>)
 800e898:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e89c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e8a0:	f7f2 f8b6 	bl	8000a10 <__aeabi_dmul>
 800e8a4:	4682      	mov	sl, r0
 800e8a6:	4638      	mov	r0, r7
 800e8a8:	468b      	mov	fp, r1
 800e8aa:	f7f2 f837 	bl	800091c <__aeabi_ui2d>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	460b      	mov	r3, r1
 800e8b2:	4650      	mov	r0, sl
 800e8b4:	4659      	mov	r1, fp
 800e8b6:	f7f1 fef5 	bl	80006a4 <__adddf3>
 800e8ba:	2d0f      	cmp	r5, #15
 800e8bc:	4682      	mov	sl, r0
 800e8be:	468b      	mov	fp, r1
 800e8c0:	ddd7      	ble.n	800e872 <_strtod_l+0x3b2>
 800e8c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8c4:	1b2c      	subs	r4, r5, r4
 800e8c6:	441c      	add	r4, r3
 800e8c8:	2c00      	cmp	r4, #0
 800e8ca:	f340 8093 	ble.w	800e9f4 <_strtod_l+0x534>
 800e8ce:	f014 030f 	ands.w	r3, r4, #15
 800e8d2:	d00a      	beq.n	800e8ea <_strtod_l+0x42a>
 800e8d4:	495d      	ldr	r1, [pc, #372]	@ (800ea4c <_strtod_l+0x58c>)
 800e8d6:	4652      	mov	r2, sl
 800e8d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e8dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e8e0:	465b      	mov	r3, fp
 800e8e2:	f7f2 f895 	bl	8000a10 <__aeabi_dmul>
 800e8e6:	4682      	mov	sl, r0
 800e8e8:	468b      	mov	fp, r1
 800e8ea:	f034 040f 	bics.w	r4, r4, #15
 800e8ee:	d073      	beq.n	800e9d8 <_strtod_l+0x518>
 800e8f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e8f4:	dd49      	ble.n	800e98a <_strtod_l+0x4ca>
 800e8f6:	2400      	movs	r4, #0
 800e8f8:	46a0      	mov	r8, r4
 800e8fa:	46a1      	mov	r9, r4
 800e8fc:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e8fe:	2322      	movs	r3, #34	@ 0x22
 800e900:	f04f 0a00 	mov.w	sl, #0
 800e904:	9a05      	ldr	r2, [sp, #20]
 800e906:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800ea44 <_strtod_l+0x584>
 800e90a:	6013      	str	r3, [r2, #0]
 800e90c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e90e:	2b00      	cmp	r3, #0
 800e910:	f43f ae0f 	beq.w	800e532 <_strtod_l+0x72>
 800e914:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e916:	9805      	ldr	r0, [sp, #20]
 800e918:	f003 f89e 	bl	8011a58 <_Bfree>
 800e91c:	4649      	mov	r1, r9
 800e91e:	9805      	ldr	r0, [sp, #20]
 800e920:	f003 f89a 	bl	8011a58 <_Bfree>
 800e924:	4641      	mov	r1, r8
 800e926:	9805      	ldr	r0, [sp, #20]
 800e928:	f003 f896 	bl	8011a58 <_Bfree>
 800e92c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e92e:	9805      	ldr	r0, [sp, #20]
 800e930:	f003 f892 	bl	8011a58 <_Bfree>
 800e934:	4621      	mov	r1, r4
 800e936:	9805      	ldr	r0, [sp, #20]
 800e938:	f003 f88e 	bl	8011a58 <_Bfree>
 800e93c:	e5f9      	b.n	800e532 <_strtod_l+0x72>
 800e93e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e940:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e944:	4293      	cmp	r3, r2
 800e946:	dbbc      	blt.n	800e8c2 <_strtod_l+0x402>
 800e948:	4c40      	ldr	r4, [pc, #256]	@ (800ea4c <_strtod_l+0x58c>)
 800e94a:	f1c5 050f 	rsb	r5, r5, #15
 800e94e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e952:	4652      	mov	r2, sl
 800e954:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e958:	465b      	mov	r3, fp
 800e95a:	f7f2 f859 	bl	8000a10 <__aeabi_dmul>
 800e95e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e960:	1b5d      	subs	r5, r3, r5
 800e962:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e966:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e96a:	e791      	b.n	800e890 <_strtod_l+0x3d0>
 800e96c:	3316      	adds	r3, #22
 800e96e:	dba8      	blt.n	800e8c2 <_strtod_l+0x402>
 800e970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e972:	4650      	mov	r0, sl
 800e974:	eba3 0808 	sub.w	r8, r3, r8
 800e978:	4b34      	ldr	r3, [pc, #208]	@ (800ea4c <_strtod_l+0x58c>)
 800e97a:	4659      	mov	r1, fp
 800e97c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e980:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e984:	f7f2 f96e 	bl	8000c64 <__aeabi_ddiv>
 800e988:	e75d      	b.n	800e846 <_strtod_l+0x386>
 800e98a:	2300      	movs	r3, #0
 800e98c:	4650      	mov	r0, sl
 800e98e:	4659      	mov	r1, fp
 800e990:	461e      	mov	r6, r3
 800e992:	4f2f      	ldr	r7, [pc, #188]	@ (800ea50 <_strtod_l+0x590>)
 800e994:	1124      	asrs	r4, r4, #4
 800e996:	2c01      	cmp	r4, #1
 800e998:	dc21      	bgt.n	800e9de <_strtod_l+0x51e>
 800e99a:	b10b      	cbz	r3, 800e9a0 <_strtod_l+0x4e0>
 800e99c:	4682      	mov	sl, r0
 800e99e:	468b      	mov	fp, r1
 800e9a0:	492b      	ldr	r1, [pc, #172]	@ (800ea50 <_strtod_l+0x590>)
 800e9a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e9a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e9aa:	4652      	mov	r2, sl
 800e9ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9b0:	465b      	mov	r3, fp
 800e9b2:	f7f2 f82d 	bl	8000a10 <__aeabi_dmul>
 800e9b6:	4b23      	ldr	r3, [pc, #140]	@ (800ea44 <_strtod_l+0x584>)
 800e9b8:	460a      	mov	r2, r1
 800e9ba:	400b      	ands	r3, r1
 800e9bc:	4925      	ldr	r1, [pc, #148]	@ (800ea54 <_strtod_l+0x594>)
 800e9be:	4682      	mov	sl, r0
 800e9c0:	428b      	cmp	r3, r1
 800e9c2:	d898      	bhi.n	800e8f6 <_strtod_l+0x436>
 800e9c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e9c8:	428b      	cmp	r3, r1
 800e9ca:	bf86      	itte	hi
 800e9cc:	f04f 3aff 	movhi.w	sl, #4294967295
 800e9d0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800ea58 <_strtod_l+0x598>
 800e9d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e9d8:	2300      	movs	r3, #0
 800e9da:	9308      	str	r3, [sp, #32]
 800e9dc:	e076      	b.n	800eacc <_strtod_l+0x60c>
 800e9de:	07e2      	lsls	r2, r4, #31
 800e9e0:	d504      	bpl.n	800e9ec <_strtod_l+0x52c>
 800e9e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9e6:	f7f2 f813 	bl	8000a10 <__aeabi_dmul>
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	3601      	adds	r6, #1
 800e9ee:	1064      	asrs	r4, r4, #1
 800e9f0:	3708      	adds	r7, #8
 800e9f2:	e7d0      	b.n	800e996 <_strtod_l+0x4d6>
 800e9f4:	d0f0      	beq.n	800e9d8 <_strtod_l+0x518>
 800e9f6:	4264      	negs	r4, r4
 800e9f8:	f014 020f 	ands.w	r2, r4, #15
 800e9fc:	d00a      	beq.n	800ea14 <_strtod_l+0x554>
 800e9fe:	4b13      	ldr	r3, [pc, #76]	@ (800ea4c <_strtod_l+0x58c>)
 800ea00:	4650      	mov	r0, sl
 800ea02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea06:	4659      	mov	r1, fp
 800ea08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0c:	f7f2 f92a 	bl	8000c64 <__aeabi_ddiv>
 800ea10:	4682      	mov	sl, r0
 800ea12:	468b      	mov	fp, r1
 800ea14:	1124      	asrs	r4, r4, #4
 800ea16:	d0df      	beq.n	800e9d8 <_strtod_l+0x518>
 800ea18:	2c1f      	cmp	r4, #31
 800ea1a:	dd1f      	ble.n	800ea5c <_strtod_l+0x59c>
 800ea1c:	2400      	movs	r4, #0
 800ea1e:	46a0      	mov	r8, r4
 800ea20:	46a1      	mov	r9, r4
 800ea22:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ea24:	2322      	movs	r3, #34	@ 0x22
 800ea26:	9a05      	ldr	r2, [sp, #20]
 800ea28:	f04f 0a00 	mov.w	sl, #0
 800ea2c:	f04f 0b00 	mov.w	fp, #0
 800ea30:	6013      	str	r3, [r2, #0]
 800ea32:	e76b      	b.n	800e90c <_strtod_l+0x44c>
 800ea34:	08013b2f 	.word	0x08013b2f
 800ea38:	08013d0c 	.word	0x08013d0c
 800ea3c:	08013b27 	.word	0x08013b27
 800ea40:	08013b5f 	.word	0x08013b5f
 800ea44:	7ff00000 	.word	0x7ff00000
 800ea48:	08013d09 	.word	0x08013d09
 800ea4c:	08013ec0 	.word	0x08013ec0
 800ea50:	08013e98 	.word	0x08013e98
 800ea54:	7ca00000 	.word	0x7ca00000
 800ea58:	7fefffff 	.word	0x7fefffff
 800ea5c:	f014 0310 	ands.w	r3, r4, #16
 800ea60:	bf18      	it	ne
 800ea62:	236a      	movne	r3, #106	@ 0x6a
 800ea64:	4650      	mov	r0, sl
 800ea66:	9308      	str	r3, [sp, #32]
 800ea68:	4659      	mov	r1, fp
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	4e77      	ldr	r6, [pc, #476]	@ (800ec4c <_strtod_l+0x78c>)
 800ea6e:	07e7      	lsls	r7, r4, #31
 800ea70:	d504      	bpl.n	800ea7c <_strtod_l+0x5bc>
 800ea72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ea76:	f7f1 ffcb 	bl	8000a10 <__aeabi_dmul>
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	1064      	asrs	r4, r4, #1
 800ea7e:	f106 0608 	add.w	r6, r6, #8
 800ea82:	d1f4      	bne.n	800ea6e <_strtod_l+0x5ae>
 800ea84:	b10b      	cbz	r3, 800ea8a <_strtod_l+0x5ca>
 800ea86:	4682      	mov	sl, r0
 800ea88:	468b      	mov	fp, r1
 800ea8a:	9b08      	ldr	r3, [sp, #32]
 800ea8c:	b1b3      	cbz	r3, 800eabc <_strtod_l+0x5fc>
 800ea8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ea92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	4659      	mov	r1, fp
 800ea9a:	dd0f      	ble.n	800eabc <_strtod_l+0x5fc>
 800ea9c:	2b1f      	cmp	r3, #31
 800ea9e:	dd58      	ble.n	800eb52 <_strtod_l+0x692>
 800eaa0:	2b34      	cmp	r3, #52	@ 0x34
 800eaa2:	bfd8      	it	le
 800eaa4:	f04f 33ff 	movle.w	r3, #4294967295
 800eaa8:	f04f 0a00 	mov.w	sl, #0
 800eaac:	bfcf      	iteee	gt
 800eaae:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800eab2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800eab6:	4093      	lslle	r3, r2
 800eab8:	ea03 0b01 	andle.w	fp, r3, r1
 800eabc:	2200      	movs	r2, #0
 800eabe:	2300      	movs	r3, #0
 800eac0:	4650      	mov	r0, sl
 800eac2:	4659      	mov	r1, fp
 800eac4:	f7f2 fa0c 	bl	8000ee0 <__aeabi_dcmpeq>
 800eac8:	2800      	cmp	r0, #0
 800eaca:	d1a7      	bne.n	800ea1c <_strtod_l+0x55c>
 800eacc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eace:	464a      	mov	r2, r9
 800ead0:	9300      	str	r3, [sp, #0]
 800ead2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ead4:	462b      	mov	r3, r5
 800ead6:	9805      	ldr	r0, [sp, #20]
 800ead8:	f003 f826 	bl	8011b28 <__s2b>
 800eadc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800eade:	2800      	cmp	r0, #0
 800eae0:	f43f af09 	beq.w	800e8f6 <_strtod_l+0x436>
 800eae4:	2400      	movs	r4, #0
 800eae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eae8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eaea:	2a00      	cmp	r2, #0
 800eaec:	eba3 0308 	sub.w	r3, r3, r8
 800eaf0:	bfa8      	it	ge
 800eaf2:	2300      	movge	r3, #0
 800eaf4:	46a0      	mov	r8, r4
 800eaf6:	9312      	str	r3, [sp, #72]	@ 0x48
 800eaf8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800eafc:	9316      	str	r3, [sp, #88]	@ 0x58
 800eafe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb00:	9805      	ldr	r0, [sp, #20]
 800eb02:	6859      	ldr	r1, [r3, #4]
 800eb04:	f002 ff68 	bl	80119d8 <_Balloc>
 800eb08:	4681      	mov	r9, r0
 800eb0a:	2800      	cmp	r0, #0
 800eb0c:	f43f aef7 	beq.w	800e8fe <_strtod_l+0x43e>
 800eb10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb12:	300c      	adds	r0, #12
 800eb14:	691a      	ldr	r2, [r3, #16]
 800eb16:	f103 010c 	add.w	r1, r3, #12
 800eb1a:	3202      	adds	r2, #2
 800eb1c:	0092      	lsls	r2, r2, #2
 800eb1e:	f001 fc8b 	bl	8010438 <memcpy>
 800eb22:	ab1c      	add	r3, sp, #112	@ 0x70
 800eb24:	9301      	str	r3, [sp, #4]
 800eb26:	ab1b      	add	r3, sp, #108	@ 0x6c
 800eb28:	9300      	str	r3, [sp, #0]
 800eb2a:	4652      	mov	r2, sl
 800eb2c:	465b      	mov	r3, fp
 800eb2e:	9805      	ldr	r0, [sp, #20]
 800eb30:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800eb34:	f003 fb24 	bl	8012180 <__d2b>
 800eb38:	901a      	str	r0, [sp, #104]	@ 0x68
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	f43f aedf 	beq.w	800e8fe <_strtod_l+0x43e>
 800eb40:	2101      	movs	r1, #1
 800eb42:	9805      	ldr	r0, [sp, #20]
 800eb44:	f003 f886 	bl	8011c54 <__i2b>
 800eb48:	4680      	mov	r8, r0
 800eb4a:	b948      	cbnz	r0, 800eb60 <_strtod_l+0x6a0>
 800eb4c:	f04f 0800 	mov.w	r8, #0
 800eb50:	e6d5      	b.n	800e8fe <_strtod_l+0x43e>
 800eb52:	f04f 32ff 	mov.w	r2, #4294967295
 800eb56:	fa02 f303 	lsl.w	r3, r2, r3
 800eb5a:	ea03 0a0a 	and.w	sl, r3, sl
 800eb5e:	e7ad      	b.n	800eabc <_strtod_l+0x5fc>
 800eb60:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800eb62:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800eb64:	2d00      	cmp	r5, #0
 800eb66:	bfab      	itete	ge
 800eb68:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800eb6a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800eb6c:	18ef      	addge	r7, r5, r3
 800eb6e:	1b5e      	sublt	r6, r3, r5
 800eb70:	9b08      	ldr	r3, [sp, #32]
 800eb72:	bfa8      	it	ge
 800eb74:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800eb76:	eba5 0503 	sub.w	r5, r5, r3
 800eb7a:	4415      	add	r5, r2
 800eb7c:	4b34      	ldr	r3, [pc, #208]	@ (800ec50 <_strtod_l+0x790>)
 800eb7e:	f105 35ff 	add.w	r5, r5, #4294967295
 800eb82:	bfb8      	it	lt
 800eb84:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800eb86:	429d      	cmp	r5, r3
 800eb88:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800eb8c:	da50      	bge.n	800ec30 <_strtod_l+0x770>
 800eb8e:	1b5b      	subs	r3, r3, r5
 800eb90:	2b1f      	cmp	r3, #31
 800eb92:	f04f 0101 	mov.w	r1, #1
 800eb96:	eba2 0203 	sub.w	r2, r2, r3
 800eb9a:	dc3d      	bgt.n	800ec18 <_strtod_l+0x758>
 800eb9c:	fa01 f303 	lsl.w	r3, r1, r3
 800eba0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800eba2:	2300      	movs	r3, #0
 800eba4:	9310      	str	r3, [sp, #64]	@ 0x40
 800eba6:	18bd      	adds	r5, r7, r2
 800eba8:	9b08      	ldr	r3, [sp, #32]
 800ebaa:	42af      	cmp	r7, r5
 800ebac:	4416      	add	r6, r2
 800ebae:	441e      	add	r6, r3
 800ebb0:	463b      	mov	r3, r7
 800ebb2:	bfa8      	it	ge
 800ebb4:	462b      	movge	r3, r5
 800ebb6:	42b3      	cmp	r3, r6
 800ebb8:	bfa8      	it	ge
 800ebba:	4633      	movge	r3, r6
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	bfc2      	ittt	gt
 800ebc0:	1aed      	subgt	r5, r5, r3
 800ebc2:	1af6      	subgt	r6, r6, r3
 800ebc4:	1aff      	subgt	r7, r7, r3
 800ebc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	dd16      	ble.n	800ebfa <_strtod_l+0x73a>
 800ebcc:	4641      	mov	r1, r8
 800ebce:	461a      	mov	r2, r3
 800ebd0:	9805      	ldr	r0, [sp, #20]
 800ebd2:	f003 f8f7 	bl	8011dc4 <__pow5mult>
 800ebd6:	4680      	mov	r8, r0
 800ebd8:	2800      	cmp	r0, #0
 800ebda:	d0b7      	beq.n	800eb4c <_strtod_l+0x68c>
 800ebdc:	4601      	mov	r1, r0
 800ebde:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ebe0:	9805      	ldr	r0, [sp, #20]
 800ebe2:	f003 f84d 	bl	8011c80 <__multiply>
 800ebe6:	900a      	str	r0, [sp, #40]	@ 0x28
 800ebe8:	2800      	cmp	r0, #0
 800ebea:	f43f ae88 	beq.w	800e8fe <_strtod_l+0x43e>
 800ebee:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ebf0:	9805      	ldr	r0, [sp, #20]
 800ebf2:	f002 ff31 	bl	8011a58 <_Bfree>
 800ebf6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebf8:	931a      	str	r3, [sp, #104]	@ 0x68
 800ebfa:	2d00      	cmp	r5, #0
 800ebfc:	dc1d      	bgt.n	800ec3a <_strtod_l+0x77a>
 800ebfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	dd27      	ble.n	800ec54 <_strtod_l+0x794>
 800ec04:	4649      	mov	r1, r9
 800ec06:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ec08:	9805      	ldr	r0, [sp, #20]
 800ec0a:	f003 f8db 	bl	8011dc4 <__pow5mult>
 800ec0e:	4681      	mov	r9, r0
 800ec10:	bb00      	cbnz	r0, 800ec54 <_strtod_l+0x794>
 800ec12:	f04f 0900 	mov.w	r9, #0
 800ec16:	e672      	b.n	800e8fe <_strtod_l+0x43e>
 800ec18:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ec1c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ec20:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ec24:	35e2      	adds	r5, #226	@ 0xe2
 800ec26:	fa01 f305 	lsl.w	r3, r1, r5
 800ec2a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ec2c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ec2e:	e7ba      	b.n	800eba6 <_strtod_l+0x6e6>
 800ec30:	2300      	movs	r3, #0
 800ec32:	9310      	str	r3, [sp, #64]	@ 0x40
 800ec34:	2301      	movs	r3, #1
 800ec36:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ec38:	e7b5      	b.n	800eba6 <_strtod_l+0x6e6>
 800ec3a:	462a      	mov	r2, r5
 800ec3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec3e:	9805      	ldr	r0, [sp, #20]
 800ec40:	f003 f91a 	bl	8011e78 <__lshift>
 800ec44:	901a      	str	r0, [sp, #104]	@ 0x68
 800ec46:	2800      	cmp	r0, #0
 800ec48:	d1d9      	bne.n	800ebfe <_strtod_l+0x73e>
 800ec4a:	e658      	b.n	800e8fe <_strtod_l+0x43e>
 800ec4c:	08013d38 	.word	0x08013d38
 800ec50:	fffffc02 	.word	0xfffffc02
 800ec54:	2e00      	cmp	r6, #0
 800ec56:	dd07      	ble.n	800ec68 <_strtod_l+0x7a8>
 800ec58:	4649      	mov	r1, r9
 800ec5a:	4632      	mov	r2, r6
 800ec5c:	9805      	ldr	r0, [sp, #20]
 800ec5e:	f003 f90b 	bl	8011e78 <__lshift>
 800ec62:	4681      	mov	r9, r0
 800ec64:	2800      	cmp	r0, #0
 800ec66:	d0d4      	beq.n	800ec12 <_strtod_l+0x752>
 800ec68:	2f00      	cmp	r7, #0
 800ec6a:	dd08      	ble.n	800ec7e <_strtod_l+0x7be>
 800ec6c:	4641      	mov	r1, r8
 800ec6e:	463a      	mov	r2, r7
 800ec70:	9805      	ldr	r0, [sp, #20]
 800ec72:	f003 f901 	bl	8011e78 <__lshift>
 800ec76:	4680      	mov	r8, r0
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	f43f ae40 	beq.w	800e8fe <_strtod_l+0x43e>
 800ec7e:	464a      	mov	r2, r9
 800ec80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec82:	9805      	ldr	r0, [sp, #20]
 800ec84:	f003 f980 	bl	8011f88 <__mdiff>
 800ec88:	4604      	mov	r4, r0
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	f43f ae37 	beq.w	800e8fe <_strtod_l+0x43e>
 800ec90:	68c3      	ldr	r3, [r0, #12]
 800ec92:	4641      	mov	r1, r8
 800ec94:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ec96:	2300      	movs	r3, #0
 800ec98:	60c3      	str	r3, [r0, #12]
 800ec9a:	f003 f959 	bl	8011f50 <__mcmp>
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	da3d      	bge.n	800ed1e <_strtod_l+0x85e>
 800eca2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eca4:	ea53 030a 	orrs.w	r3, r3, sl
 800eca8:	d163      	bne.n	800ed72 <_strtod_l+0x8b2>
 800ecaa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d15f      	bne.n	800ed72 <_strtod_l+0x8b2>
 800ecb2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ecb6:	0d1b      	lsrs	r3, r3, #20
 800ecb8:	051b      	lsls	r3, r3, #20
 800ecba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ecbe:	d958      	bls.n	800ed72 <_strtod_l+0x8b2>
 800ecc0:	6963      	ldr	r3, [r4, #20]
 800ecc2:	b913      	cbnz	r3, 800ecca <_strtod_l+0x80a>
 800ecc4:	6923      	ldr	r3, [r4, #16]
 800ecc6:	2b01      	cmp	r3, #1
 800ecc8:	dd53      	ble.n	800ed72 <_strtod_l+0x8b2>
 800ecca:	4621      	mov	r1, r4
 800eccc:	2201      	movs	r2, #1
 800ecce:	9805      	ldr	r0, [sp, #20]
 800ecd0:	f003 f8d2 	bl	8011e78 <__lshift>
 800ecd4:	4641      	mov	r1, r8
 800ecd6:	4604      	mov	r4, r0
 800ecd8:	f003 f93a 	bl	8011f50 <__mcmp>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	dd48      	ble.n	800ed72 <_strtod_l+0x8b2>
 800ece0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ece4:	9a08      	ldr	r2, [sp, #32]
 800ece6:	0d1b      	lsrs	r3, r3, #20
 800ece8:	051b      	lsls	r3, r3, #20
 800ecea:	2a00      	cmp	r2, #0
 800ecec:	d062      	beq.n	800edb4 <_strtod_l+0x8f4>
 800ecee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ecf2:	d85f      	bhi.n	800edb4 <_strtod_l+0x8f4>
 800ecf4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ecf8:	f67f ae94 	bls.w	800ea24 <_strtod_l+0x564>
 800ecfc:	4650      	mov	r0, sl
 800ecfe:	4659      	mov	r1, fp
 800ed00:	4ba3      	ldr	r3, [pc, #652]	@ (800ef90 <_strtod_l+0xad0>)
 800ed02:	2200      	movs	r2, #0
 800ed04:	f7f1 fe84 	bl	8000a10 <__aeabi_dmul>
 800ed08:	4ba2      	ldr	r3, [pc, #648]	@ (800ef94 <_strtod_l+0xad4>)
 800ed0a:	4682      	mov	sl, r0
 800ed0c:	400b      	ands	r3, r1
 800ed0e:	468b      	mov	fp, r1
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	f47f adff 	bne.w	800e914 <_strtod_l+0x454>
 800ed16:	2322      	movs	r3, #34	@ 0x22
 800ed18:	9a05      	ldr	r2, [sp, #20]
 800ed1a:	6013      	str	r3, [r2, #0]
 800ed1c:	e5fa      	b.n	800e914 <_strtod_l+0x454>
 800ed1e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ed22:	d165      	bne.n	800edf0 <_strtod_l+0x930>
 800ed24:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ed26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ed2a:	b35a      	cbz	r2, 800ed84 <_strtod_l+0x8c4>
 800ed2c:	4a9a      	ldr	r2, [pc, #616]	@ (800ef98 <_strtod_l+0xad8>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d12b      	bne.n	800ed8a <_strtod_l+0x8ca>
 800ed32:	9b08      	ldr	r3, [sp, #32]
 800ed34:	4651      	mov	r1, sl
 800ed36:	b303      	cbz	r3, 800ed7a <_strtod_l+0x8ba>
 800ed38:	465a      	mov	r2, fp
 800ed3a:	4b96      	ldr	r3, [pc, #600]	@ (800ef94 <_strtod_l+0xad4>)
 800ed3c:	4013      	ands	r3, r2
 800ed3e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ed42:	f04f 32ff 	mov.w	r2, #4294967295
 800ed46:	d81b      	bhi.n	800ed80 <_strtod_l+0x8c0>
 800ed48:	0d1b      	lsrs	r3, r3, #20
 800ed4a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ed4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ed52:	4299      	cmp	r1, r3
 800ed54:	d119      	bne.n	800ed8a <_strtod_l+0x8ca>
 800ed56:	4b91      	ldr	r3, [pc, #580]	@ (800ef9c <_strtod_l+0xadc>)
 800ed58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed5a:	429a      	cmp	r2, r3
 800ed5c:	d102      	bne.n	800ed64 <_strtod_l+0x8a4>
 800ed5e:	3101      	adds	r1, #1
 800ed60:	f43f adcd 	beq.w	800e8fe <_strtod_l+0x43e>
 800ed64:	f04f 0a00 	mov.w	sl, #0
 800ed68:	4b8a      	ldr	r3, [pc, #552]	@ (800ef94 <_strtod_l+0xad4>)
 800ed6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed6c:	401a      	ands	r2, r3
 800ed6e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ed72:	9b08      	ldr	r3, [sp, #32]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d1c1      	bne.n	800ecfc <_strtod_l+0x83c>
 800ed78:	e5cc      	b.n	800e914 <_strtod_l+0x454>
 800ed7a:	f04f 33ff 	mov.w	r3, #4294967295
 800ed7e:	e7e8      	b.n	800ed52 <_strtod_l+0x892>
 800ed80:	4613      	mov	r3, r2
 800ed82:	e7e6      	b.n	800ed52 <_strtod_l+0x892>
 800ed84:	ea53 030a 	orrs.w	r3, r3, sl
 800ed88:	d0aa      	beq.n	800ece0 <_strtod_l+0x820>
 800ed8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ed8c:	b1db      	cbz	r3, 800edc6 <_strtod_l+0x906>
 800ed8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed90:	4213      	tst	r3, r2
 800ed92:	d0ee      	beq.n	800ed72 <_strtod_l+0x8b2>
 800ed94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed96:	4650      	mov	r0, sl
 800ed98:	4659      	mov	r1, fp
 800ed9a:	9a08      	ldr	r2, [sp, #32]
 800ed9c:	b1bb      	cbz	r3, 800edce <_strtod_l+0x90e>
 800ed9e:	f7ff fb6d 	bl	800e47c <sulp>
 800eda2:	4602      	mov	r2, r0
 800eda4:	460b      	mov	r3, r1
 800eda6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800edaa:	f7f1 fc7b 	bl	80006a4 <__adddf3>
 800edae:	4682      	mov	sl, r0
 800edb0:	468b      	mov	fp, r1
 800edb2:	e7de      	b.n	800ed72 <_strtod_l+0x8b2>
 800edb4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800edb8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800edbc:	f04f 3aff 	mov.w	sl, #4294967295
 800edc0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800edc4:	e7d5      	b.n	800ed72 <_strtod_l+0x8b2>
 800edc6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800edc8:	ea13 0f0a 	tst.w	r3, sl
 800edcc:	e7e1      	b.n	800ed92 <_strtod_l+0x8d2>
 800edce:	f7ff fb55 	bl	800e47c <sulp>
 800edd2:	4602      	mov	r2, r0
 800edd4:	460b      	mov	r3, r1
 800edd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800edda:	f7f1 fc61 	bl	80006a0 <__aeabi_dsub>
 800edde:	2200      	movs	r2, #0
 800ede0:	2300      	movs	r3, #0
 800ede2:	4682      	mov	sl, r0
 800ede4:	468b      	mov	fp, r1
 800ede6:	f7f2 f87b 	bl	8000ee0 <__aeabi_dcmpeq>
 800edea:	2800      	cmp	r0, #0
 800edec:	d0c1      	beq.n	800ed72 <_strtod_l+0x8b2>
 800edee:	e619      	b.n	800ea24 <_strtod_l+0x564>
 800edf0:	4641      	mov	r1, r8
 800edf2:	4620      	mov	r0, r4
 800edf4:	f003 fa1c 	bl	8012230 <__ratio>
 800edf8:	2200      	movs	r2, #0
 800edfa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800edfe:	4606      	mov	r6, r0
 800ee00:	460f      	mov	r7, r1
 800ee02:	f7f2 f881 	bl	8000f08 <__aeabi_dcmple>
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d06d      	beq.n	800eee6 <_strtod_l+0xa26>
 800ee0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d178      	bne.n	800ef02 <_strtod_l+0xa42>
 800ee10:	f1ba 0f00 	cmp.w	sl, #0
 800ee14:	d156      	bne.n	800eec4 <_strtod_l+0xa04>
 800ee16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d158      	bne.n	800eed2 <_strtod_l+0xa12>
 800ee20:	2200      	movs	r2, #0
 800ee22:	4630      	mov	r0, r6
 800ee24:	4639      	mov	r1, r7
 800ee26:	4b5e      	ldr	r3, [pc, #376]	@ (800efa0 <_strtod_l+0xae0>)
 800ee28:	f7f2 f864 	bl	8000ef4 <__aeabi_dcmplt>
 800ee2c:	2800      	cmp	r0, #0
 800ee2e:	d157      	bne.n	800eee0 <_strtod_l+0xa20>
 800ee30:	4630      	mov	r0, r6
 800ee32:	4639      	mov	r1, r7
 800ee34:	2200      	movs	r2, #0
 800ee36:	4b5b      	ldr	r3, [pc, #364]	@ (800efa4 <_strtod_l+0xae4>)
 800ee38:	f7f1 fdea 	bl	8000a10 <__aeabi_dmul>
 800ee3c:	4606      	mov	r6, r0
 800ee3e:	460f      	mov	r7, r1
 800ee40:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ee44:	9606      	str	r6, [sp, #24]
 800ee46:	9307      	str	r3, [sp, #28]
 800ee48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee4c:	4d51      	ldr	r5, [pc, #324]	@ (800ef94 <_strtod_l+0xad4>)
 800ee4e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ee52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee54:	401d      	ands	r5, r3
 800ee56:	4b54      	ldr	r3, [pc, #336]	@ (800efa8 <_strtod_l+0xae8>)
 800ee58:	429d      	cmp	r5, r3
 800ee5a:	f040 80ab 	bne.w	800efb4 <_strtod_l+0xaf4>
 800ee5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee60:	4650      	mov	r0, sl
 800ee62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ee66:	4659      	mov	r1, fp
 800ee68:	f003 f922 	bl	80120b0 <__ulp>
 800ee6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee70:	f7f1 fdce 	bl	8000a10 <__aeabi_dmul>
 800ee74:	4652      	mov	r2, sl
 800ee76:	465b      	mov	r3, fp
 800ee78:	f7f1 fc14 	bl	80006a4 <__adddf3>
 800ee7c:	460b      	mov	r3, r1
 800ee7e:	4945      	ldr	r1, [pc, #276]	@ (800ef94 <_strtod_l+0xad4>)
 800ee80:	4a4a      	ldr	r2, [pc, #296]	@ (800efac <_strtod_l+0xaec>)
 800ee82:	4019      	ands	r1, r3
 800ee84:	4291      	cmp	r1, r2
 800ee86:	4682      	mov	sl, r0
 800ee88:	d942      	bls.n	800ef10 <_strtod_l+0xa50>
 800ee8a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ee8c:	4b43      	ldr	r3, [pc, #268]	@ (800ef9c <_strtod_l+0xadc>)
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d103      	bne.n	800ee9a <_strtod_l+0x9da>
 800ee92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee94:	3301      	adds	r3, #1
 800ee96:	f43f ad32 	beq.w	800e8fe <_strtod_l+0x43e>
 800ee9a:	f04f 3aff 	mov.w	sl, #4294967295
 800ee9e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800ef9c <_strtod_l+0xadc>
 800eea2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eea4:	9805      	ldr	r0, [sp, #20]
 800eea6:	f002 fdd7 	bl	8011a58 <_Bfree>
 800eeaa:	4649      	mov	r1, r9
 800eeac:	9805      	ldr	r0, [sp, #20]
 800eeae:	f002 fdd3 	bl	8011a58 <_Bfree>
 800eeb2:	4641      	mov	r1, r8
 800eeb4:	9805      	ldr	r0, [sp, #20]
 800eeb6:	f002 fdcf 	bl	8011a58 <_Bfree>
 800eeba:	4621      	mov	r1, r4
 800eebc:	9805      	ldr	r0, [sp, #20]
 800eebe:	f002 fdcb 	bl	8011a58 <_Bfree>
 800eec2:	e61c      	b.n	800eafe <_strtod_l+0x63e>
 800eec4:	f1ba 0f01 	cmp.w	sl, #1
 800eec8:	d103      	bne.n	800eed2 <_strtod_l+0xa12>
 800eeca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eecc:	2b00      	cmp	r3, #0
 800eece:	f43f ada9 	beq.w	800ea24 <_strtod_l+0x564>
 800eed2:	2200      	movs	r2, #0
 800eed4:	4b36      	ldr	r3, [pc, #216]	@ (800efb0 <_strtod_l+0xaf0>)
 800eed6:	2600      	movs	r6, #0
 800eed8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eedc:	4f30      	ldr	r7, [pc, #192]	@ (800efa0 <_strtod_l+0xae0>)
 800eede:	e7b3      	b.n	800ee48 <_strtod_l+0x988>
 800eee0:	2600      	movs	r6, #0
 800eee2:	4f30      	ldr	r7, [pc, #192]	@ (800efa4 <_strtod_l+0xae4>)
 800eee4:	e7ac      	b.n	800ee40 <_strtod_l+0x980>
 800eee6:	4630      	mov	r0, r6
 800eee8:	4639      	mov	r1, r7
 800eeea:	4b2e      	ldr	r3, [pc, #184]	@ (800efa4 <_strtod_l+0xae4>)
 800eeec:	2200      	movs	r2, #0
 800eeee:	f7f1 fd8f 	bl	8000a10 <__aeabi_dmul>
 800eef2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eef4:	4606      	mov	r6, r0
 800eef6:	460f      	mov	r7, r1
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d0a1      	beq.n	800ee40 <_strtod_l+0x980>
 800eefc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ef00:	e7a2      	b.n	800ee48 <_strtod_l+0x988>
 800ef02:	2200      	movs	r2, #0
 800ef04:	4b26      	ldr	r3, [pc, #152]	@ (800efa0 <_strtod_l+0xae0>)
 800ef06:	4616      	mov	r6, r2
 800ef08:	461f      	mov	r7, r3
 800ef0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef0e:	e79b      	b.n	800ee48 <_strtod_l+0x988>
 800ef10:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ef14:	9b08      	ldr	r3, [sp, #32]
 800ef16:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d1c1      	bne.n	800eea2 <_strtod_l+0x9e2>
 800ef1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef22:	0d1b      	lsrs	r3, r3, #20
 800ef24:	051b      	lsls	r3, r3, #20
 800ef26:	429d      	cmp	r5, r3
 800ef28:	d1bb      	bne.n	800eea2 <_strtod_l+0x9e2>
 800ef2a:	4630      	mov	r0, r6
 800ef2c:	4639      	mov	r1, r7
 800ef2e:	f7f2 fbc7 	bl	80016c0 <__aeabi_d2lz>
 800ef32:	f7f1 fd3f 	bl	80009b4 <__aeabi_l2d>
 800ef36:	4602      	mov	r2, r0
 800ef38:	460b      	mov	r3, r1
 800ef3a:	4630      	mov	r0, r6
 800ef3c:	4639      	mov	r1, r7
 800ef3e:	f7f1 fbaf 	bl	80006a0 <__aeabi_dsub>
 800ef42:	460b      	mov	r3, r1
 800ef44:	4602      	mov	r2, r0
 800ef46:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ef4a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ef4e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef50:	ea46 060a 	orr.w	r6, r6, sl
 800ef54:	431e      	orrs	r6, r3
 800ef56:	d06a      	beq.n	800f02e <_strtod_l+0xb6e>
 800ef58:	a309      	add	r3, pc, #36	@ (adr r3, 800ef80 <_strtod_l+0xac0>)
 800ef5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5e:	f7f1 ffc9 	bl	8000ef4 <__aeabi_dcmplt>
 800ef62:	2800      	cmp	r0, #0
 800ef64:	f47f acd6 	bne.w	800e914 <_strtod_l+0x454>
 800ef68:	a307      	add	r3, pc, #28	@ (adr r3, 800ef88 <_strtod_l+0xac8>)
 800ef6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef72:	f7f1 ffdd 	bl	8000f30 <__aeabi_dcmpgt>
 800ef76:	2800      	cmp	r0, #0
 800ef78:	d093      	beq.n	800eea2 <_strtod_l+0x9e2>
 800ef7a:	e4cb      	b.n	800e914 <_strtod_l+0x454>
 800ef7c:	f3af 8000 	nop.w
 800ef80:	94a03595 	.word	0x94a03595
 800ef84:	3fdfffff 	.word	0x3fdfffff
 800ef88:	35afe535 	.word	0x35afe535
 800ef8c:	3fe00000 	.word	0x3fe00000
 800ef90:	39500000 	.word	0x39500000
 800ef94:	7ff00000 	.word	0x7ff00000
 800ef98:	000fffff 	.word	0x000fffff
 800ef9c:	7fefffff 	.word	0x7fefffff
 800efa0:	3ff00000 	.word	0x3ff00000
 800efa4:	3fe00000 	.word	0x3fe00000
 800efa8:	7fe00000 	.word	0x7fe00000
 800efac:	7c9fffff 	.word	0x7c9fffff
 800efb0:	bff00000 	.word	0xbff00000
 800efb4:	9b08      	ldr	r3, [sp, #32]
 800efb6:	b323      	cbz	r3, 800f002 <_strtod_l+0xb42>
 800efb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800efbc:	d821      	bhi.n	800f002 <_strtod_l+0xb42>
 800efbe:	a328      	add	r3, pc, #160	@ (adr r3, 800f060 <_strtod_l+0xba0>)
 800efc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc4:	4630      	mov	r0, r6
 800efc6:	4639      	mov	r1, r7
 800efc8:	f7f1 ff9e 	bl	8000f08 <__aeabi_dcmple>
 800efcc:	b1a0      	cbz	r0, 800eff8 <_strtod_l+0xb38>
 800efce:	4639      	mov	r1, r7
 800efd0:	4630      	mov	r0, r6
 800efd2:	f7f1 fff5 	bl	8000fc0 <__aeabi_d2uiz>
 800efd6:	2801      	cmp	r0, #1
 800efd8:	bf38      	it	cc
 800efda:	2001      	movcc	r0, #1
 800efdc:	f7f1 fc9e 	bl	800091c <__aeabi_ui2d>
 800efe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efe2:	4606      	mov	r6, r0
 800efe4:	460f      	mov	r7, r1
 800efe6:	b9fb      	cbnz	r3, 800f028 <_strtod_l+0xb68>
 800efe8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800efec:	9014      	str	r0, [sp, #80]	@ 0x50
 800efee:	9315      	str	r3, [sp, #84]	@ 0x54
 800eff0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800eff4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800eff8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800effa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800effe:	1b5b      	subs	r3, r3, r5
 800f000:	9311      	str	r3, [sp, #68]	@ 0x44
 800f002:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f006:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f00a:	f003 f851 	bl	80120b0 <__ulp>
 800f00e:	4602      	mov	r2, r0
 800f010:	460b      	mov	r3, r1
 800f012:	4650      	mov	r0, sl
 800f014:	4659      	mov	r1, fp
 800f016:	f7f1 fcfb 	bl	8000a10 <__aeabi_dmul>
 800f01a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f01e:	f7f1 fb41 	bl	80006a4 <__adddf3>
 800f022:	4682      	mov	sl, r0
 800f024:	468b      	mov	fp, r1
 800f026:	e775      	b.n	800ef14 <_strtod_l+0xa54>
 800f028:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f02c:	e7e0      	b.n	800eff0 <_strtod_l+0xb30>
 800f02e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f068 <_strtod_l+0xba8>)
 800f030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f034:	f7f1 ff5e 	bl	8000ef4 <__aeabi_dcmplt>
 800f038:	e79d      	b.n	800ef76 <_strtod_l+0xab6>
 800f03a:	2300      	movs	r3, #0
 800f03c:	930e      	str	r3, [sp, #56]	@ 0x38
 800f03e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f040:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f042:	6013      	str	r3, [r2, #0]
 800f044:	f7ff ba79 	b.w	800e53a <_strtod_l+0x7a>
 800f048:	2a65      	cmp	r2, #101	@ 0x65
 800f04a:	f43f ab72 	beq.w	800e732 <_strtod_l+0x272>
 800f04e:	2a45      	cmp	r2, #69	@ 0x45
 800f050:	f43f ab6f 	beq.w	800e732 <_strtod_l+0x272>
 800f054:	2301      	movs	r3, #1
 800f056:	f7ff bbaa 	b.w	800e7ae <_strtod_l+0x2ee>
 800f05a:	bf00      	nop
 800f05c:	f3af 8000 	nop.w
 800f060:	ffc00000 	.word	0xffc00000
 800f064:	41dfffff 	.word	0x41dfffff
 800f068:	94a03595 	.word	0x94a03595
 800f06c:	3fcfffff 	.word	0x3fcfffff

0800f070 <_strtod_r>:
 800f070:	4b01      	ldr	r3, [pc, #4]	@ (800f078 <_strtod_r+0x8>)
 800f072:	f7ff ba25 	b.w	800e4c0 <_strtod_l>
 800f076:	bf00      	nop
 800f078:	20000028 	.word	0x20000028

0800f07c <strtod_l>:
 800f07c:	4613      	mov	r3, r2
 800f07e:	460a      	mov	r2, r1
 800f080:	4601      	mov	r1, r0
 800f082:	4802      	ldr	r0, [pc, #8]	@ (800f08c <strtod_l+0x10>)
 800f084:	6800      	ldr	r0, [r0, #0]
 800f086:	f7ff ba1b 	b.w	800e4c0 <_strtod_l>
 800f08a:	bf00      	nop
 800f08c:	20000194 	.word	0x20000194

0800f090 <strtod>:
 800f090:	460a      	mov	r2, r1
 800f092:	4601      	mov	r1, r0
 800f094:	4802      	ldr	r0, [pc, #8]	@ (800f0a0 <strtod+0x10>)
 800f096:	4b03      	ldr	r3, [pc, #12]	@ (800f0a4 <strtod+0x14>)
 800f098:	6800      	ldr	r0, [r0, #0]
 800f09a:	f7ff ba11 	b.w	800e4c0 <_strtod_l>
 800f09e:	bf00      	nop
 800f0a0:	20000194 	.word	0x20000194
 800f0a4:	20000028 	.word	0x20000028

0800f0a8 <strtof_l>:
 800f0a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0ac:	4d22      	ldr	r5, [pc, #136]	@ (800f138 <strtof_l+0x90>)
 800f0ae:	4613      	mov	r3, r2
 800f0b0:	460a      	mov	r2, r1
 800f0b2:	4601      	mov	r1, r0
 800f0b4:	6828      	ldr	r0, [r5, #0]
 800f0b6:	f7ff fa03 	bl	800e4c0 <_strtod_l>
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	460b      	mov	r3, r1
 800f0be:	4606      	mov	r6, r0
 800f0c0:	460f      	mov	r7, r1
 800f0c2:	f7f1 ff3f 	bl	8000f44 <__aeabi_dcmpun>
 800f0c6:	b168      	cbz	r0, 800f0e4 <strtof_l+0x3c>
 800f0c8:	2f00      	cmp	r7, #0
 800f0ca:	481c      	ldr	r0, [pc, #112]	@ (800f13c <strtof_l+0x94>)
 800f0cc:	da06      	bge.n	800f0dc <strtof_l+0x34>
 800f0ce:	f001 f9c7 	bl	8010460 <nanf>
 800f0d2:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0dc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0e0:	f001 b9be 	b.w	8010460 <nanf>
 800f0e4:	4639      	mov	r1, r7
 800f0e6:	4630      	mov	r0, r6
 800f0e8:	f7f1 ff8a 	bl	8001000 <__aeabi_d2f>
 800f0ec:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800f0f0:	4604      	mov	r4, r0
 800f0f2:	4913      	ldr	r1, [pc, #76]	@ (800f140 <strtof_l+0x98>)
 800f0f4:	4640      	mov	r0, r8
 800f0f6:	f7f2 faa7 	bl	8001648 <__aeabi_fcmpun>
 800f0fa:	2800      	cmp	r0, #0
 800f0fc:	d1eb      	bne.n	800f0d6 <strtof_l+0x2e>
 800f0fe:	4640      	mov	r0, r8
 800f100:	490f      	ldr	r1, [pc, #60]	@ (800f140 <strtof_l+0x98>)
 800f102:	f7f2 fa83 	bl	800160c <__aeabi_fcmple>
 800f106:	2800      	cmp	r0, #0
 800f108:	d1e5      	bne.n	800f0d6 <strtof_l+0x2e>
 800f10a:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 800f10e:	f04f 32ff 	mov.w	r2, #4294967295
 800f112:	4630      	mov	r0, r6
 800f114:	4649      	mov	r1, r9
 800f116:	4b0b      	ldr	r3, [pc, #44]	@ (800f144 <strtof_l+0x9c>)
 800f118:	f7f1 ff14 	bl	8000f44 <__aeabi_dcmpun>
 800f11c:	b940      	cbnz	r0, 800f130 <strtof_l+0x88>
 800f11e:	f04f 32ff 	mov.w	r2, #4294967295
 800f122:	4630      	mov	r0, r6
 800f124:	4649      	mov	r1, r9
 800f126:	4b07      	ldr	r3, [pc, #28]	@ (800f144 <strtof_l+0x9c>)
 800f128:	f7f1 feee 	bl	8000f08 <__aeabi_dcmple>
 800f12c:	2800      	cmp	r0, #0
 800f12e:	d0d2      	beq.n	800f0d6 <strtof_l+0x2e>
 800f130:	2222      	movs	r2, #34	@ 0x22
 800f132:	682b      	ldr	r3, [r5, #0]
 800f134:	601a      	str	r2, [r3, #0]
 800f136:	e7ce      	b.n	800f0d6 <strtof_l+0x2e>
 800f138:	20000194 	.word	0x20000194
 800f13c:	08013d09 	.word	0x08013d09
 800f140:	7f7fffff 	.word	0x7f7fffff
 800f144:	7fefffff 	.word	0x7fefffff

0800f148 <strtof>:
 800f148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f14c:	4d24      	ldr	r5, [pc, #144]	@ (800f1e0 <strtof+0x98>)
 800f14e:	460a      	mov	r2, r1
 800f150:	4b24      	ldr	r3, [pc, #144]	@ (800f1e4 <strtof+0x9c>)
 800f152:	4601      	mov	r1, r0
 800f154:	6828      	ldr	r0, [r5, #0]
 800f156:	f7ff f9b3 	bl	800e4c0 <_strtod_l>
 800f15a:	4602      	mov	r2, r0
 800f15c:	460b      	mov	r3, r1
 800f15e:	4606      	mov	r6, r0
 800f160:	460f      	mov	r7, r1
 800f162:	f7f1 feef 	bl	8000f44 <__aeabi_dcmpun>
 800f166:	b168      	cbz	r0, 800f184 <strtof+0x3c>
 800f168:	2f00      	cmp	r7, #0
 800f16a:	481f      	ldr	r0, [pc, #124]	@ (800f1e8 <strtof+0xa0>)
 800f16c:	da06      	bge.n	800f17c <strtof+0x34>
 800f16e:	f001 f977 	bl	8010460 <nanf>
 800f172:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800f176:	4620      	mov	r0, r4
 800f178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f17c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f180:	f001 b96e 	b.w	8010460 <nanf>
 800f184:	4639      	mov	r1, r7
 800f186:	4630      	mov	r0, r6
 800f188:	f7f1 ff3a 	bl	8001000 <__aeabi_d2f>
 800f18c:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800f190:	4604      	mov	r4, r0
 800f192:	4916      	ldr	r1, [pc, #88]	@ (800f1ec <strtof+0xa4>)
 800f194:	4640      	mov	r0, r8
 800f196:	f7f2 fa57 	bl	8001648 <__aeabi_fcmpun>
 800f19a:	b9b0      	cbnz	r0, 800f1ca <strtof+0x82>
 800f19c:	4640      	mov	r0, r8
 800f19e:	4913      	ldr	r1, [pc, #76]	@ (800f1ec <strtof+0xa4>)
 800f1a0:	f7f2 fa34 	bl	800160c <__aeabi_fcmple>
 800f1a4:	b988      	cbnz	r0, 800f1ca <strtof+0x82>
 800f1a6:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 800f1aa:	f04f 32ff 	mov.w	r2, #4294967295
 800f1ae:	4630      	mov	r0, r6
 800f1b0:	4649      	mov	r1, r9
 800f1b2:	4b0f      	ldr	r3, [pc, #60]	@ (800f1f0 <strtof+0xa8>)
 800f1b4:	f7f1 fec6 	bl	8000f44 <__aeabi_dcmpun>
 800f1b8:	b970      	cbnz	r0, 800f1d8 <strtof+0x90>
 800f1ba:	f04f 32ff 	mov.w	r2, #4294967295
 800f1be:	4630      	mov	r0, r6
 800f1c0:	4649      	mov	r1, r9
 800f1c2:	4b0b      	ldr	r3, [pc, #44]	@ (800f1f0 <strtof+0xa8>)
 800f1c4:	f7f1 fea0 	bl	8000f08 <__aeabi_dcmple>
 800f1c8:	b930      	cbnz	r0, 800f1d8 <strtof+0x90>
 800f1ca:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800f1ce:	d1d2      	bne.n	800f176 <strtof+0x2e>
 800f1d0:	4b08      	ldr	r3, [pc, #32]	@ (800f1f4 <strtof+0xac>)
 800f1d2:	403b      	ands	r3, r7
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d0ce      	beq.n	800f176 <strtof+0x2e>
 800f1d8:	2222      	movs	r2, #34	@ 0x22
 800f1da:	682b      	ldr	r3, [r5, #0]
 800f1dc:	601a      	str	r2, [r3, #0]
 800f1de:	e7ca      	b.n	800f176 <strtof+0x2e>
 800f1e0:	20000194 	.word	0x20000194
 800f1e4:	20000028 	.word	0x20000028
 800f1e8:	08013d09 	.word	0x08013d09
 800f1ec:	7f7fffff 	.word	0x7f7fffff
 800f1f0:	7fefffff 	.word	0x7fefffff
 800f1f4:	7ff00000 	.word	0x7ff00000

0800f1f8 <_strtol_l.isra.0>:
 800f1f8:	2b24      	cmp	r3, #36	@ 0x24
 800f1fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1fe:	4686      	mov	lr, r0
 800f200:	4690      	mov	r8, r2
 800f202:	d801      	bhi.n	800f208 <_strtol_l.isra.0+0x10>
 800f204:	2b01      	cmp	r3, #1
 800f206:	d106      	bne.n	800f216 <_strtol_l.isra.0+0x1e>
 800f208:	f001 f8d2 	bl	80103b0 <__errno>
 800f20c:	2316      	movs	r3, #22
 800f20e:	6003      	str	r3, [r0, #0]
 800f210:	2000      	movs	r0, #0
 800f212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f216:	460d      	mov	r5, r1
 800f218:	4833      	ldr	r0, [pc, #204]	@ (800f2e8 <_strtol_l.isra.0+0xf0>)
 800f21a:	462a      	mov	r2, r5
 800f21c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f220:	5d06      	ldrb	r6, [r0, r4]
 800f222:	f016 0608 	ands.w	r6, r6, #8
 800f226:	d1f8      	bne.n	800f21a <_strtol_l.isra.0+0x22>
 800f228:	2c2d      	cmp	r4, #45	@ 0x2d
 800f22a:	d110      	bne.n	800f24e <_strtol_l.isra.0+0x56>
 800f22c:	2601      	movs	r6, #1
 800f22e:	782c      	ldrb	r4, [r5, #0]
 800f230:	1c95      	adds	r5, r2, #2
 800f232:	f033 0210 	bics.w	r2, r3, #16
 800f236:	d115      	bne.n	800f264 <_strtol_l.isra.0+0x6c>
 800f238:	2c30      	cmp	r4, #48	@ 0x30
 800f23a:	d10d      	bne.n	800f258 <_strtol_l.isra.0+0x60>
 800f23c:	782a      	ldrb	r2, [r5, #0]
 800f23e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f242:	2a58      	cmp	r2, #88	@ 0x58
 800f244:	d108      	bne.n	800f258 <_strtol_l.isra.0+0x60>
 800f246:	786c      	ldrb	r4, [r5, #1]
 800f248:	3502      	adds	r5, #2
 800f24a:	2310      	movs	r3, #16
 800f24c:	e00a      	b.n	800f264 <_strtol_l.isra.0+0x6c>
 800f24e:	2c2b      	cmp	r4, #43	@ 0x2b
 800f250:	bf04      	itt	eq
 800f252:	782c      	ldrbeq	r4, [r5, #0]
 800f254:	1c95      	addeq	r5, r2, #2
 800f256:	e7ec      	b.n	800f232 <_strtol_l.isra.0+0x3a>
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d1f6      	bne.n	800f24a <_strtol_l.isra.0+0x52>
 800f25c:	2c30      	cmp	r4, #48	@ 0x30
 800f25e:	bf14      	ite	ne
 800f260:	230a      	movne	r3, #10
 800f262:	2308      	moveq	r3, #8
 800f264:	2200      	movs	r2, #0
 800f266:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f26a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f26e:	fbbc f9f3 	udiv	r9, ip, r3
 800f272:	4610      	mov	r0, r2
 800f274:	fb03 ca19 	mls	sl, r3, r9, ip
 800f278:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f27c:	2f09      	cmp	r7, #9
 800f27e:	d80f      	bhi.n	800f2a0 <_strtol_l.isra.0+0xa8>
 800f280:	463c      	mov	r4, r7
 800f282:	42a3      	cmp	r3, r4
 800f284:	dd1b      	ble.n	800f2be <_strtol_l.isra.0+0xc6>
 800f286:	1c57      	adds	r7, r2, #1
 800f288:	d007      	beq.n	800f29a <_strtol_l.isra.0+0xa2>
 800f28a:	4581      	cmp	r9, r0
 800f28c:	d314      	bcc.n	800f2b8 <_strtol_l.isra.0+0xc0>
 800f28e:	d101      	bne.n	800f294 <_strtol_l.isra.0+0x9c>
 800f290:	45a2      	cmp	sl, r4
 800f292:	db11      	blt.n	800f2b8 <_strtol_l.isra.0+0xc0>
 800f294:	2201      	movs	r2, #1
 800f296:	fb00 4003 	mla	r0, r0, r3, r4
 800f29a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f29e:	e7eb      	b.n	800f278 <_strtol_l.isra.0+0x80>
 800f2a0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f2a4:	2f19      	cmp	r7, #25
 800f2a6:	d801      	bhi.n	800f2ac <_strtol_l.isra.0+0xb4>
 800f2a8:	3c37      	subs	r4, #55	@ 0x37
 800f2aa:	e7ea      	b.n	800f282 <_strtol_l.isra.0+0x8a>
 800f2ac:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f2b0:	2f19      	cmp	r7, #25
 800f2b2:	d804      	bhi.n	800f2be <_strtol_l.isra.0+0xc6>
 800f2b4:	3c57      	subs	r4, #87	@ 0x57
 800f2b6:	e7e4      	b.n	800f282 <_strtol_l.isra.0+0x8a>
 800f2b8:	f04f 32ff 	mov.w	r2, #4294967295
 800f2bc:	e7ed      	b.n	800f29a <_strtol_l.isra.0+0xa2>
 800f2be:	1c53      	adds	r3, r2, #1
 800f2c0:	d108      	bne.n	800f2d4 <_strtol_l.isra.0+0xdc>
 800f2c2:	2322      	movs	r3, #34	@ 0x22
 800f2c4:	4660      	mov	r0, ip
 800f2c6:	f8ce 3000 	str.w	r3, [lr]
 800f2ca:	f1b8 0f00 	cmp.w	r8, #0
 800f2ce:	d0a0      	beq.n	800f212 <_strtol_l.isra.0+0x1a>
 800f2d0:	1e69      	subs	r1, r5, #1
 800f2d2:	e006      	b.n	800f2e2 <_strtol_l.isra.0+0xea>
 800f2d4:	b106      	cbz	r6, 800f2d8 <_strtol_l.isra.0+0xe0>
 800f2d6:	4240      	negs	r0, r0
 800f2d8:	f1b8 0f00 	cmp.w	r8, #0
 800f2dc:	d099      	beq.n	800f212 <_strtol_l.isra.0+0x1a>
 800f2de:	2a00      	cmp	r2, #0
 800f2e0:	d1f6      	bne.n	800f2d0 <_strtol_l.isra.0+0xd8>
 800f2e2:	f8c8 1000 	str.w	r1, [r8]
 800f2e6:	e794      	b.n	800f212 <_strtol_l.isra.0+0x1a>
 800f2e8:	08013d61 	.word	0x08013d61

0800f2ec <_strtol_r>:
 800f2ec:	f7ff bf84 	b.w	800f1f8 <_strtol_l.isra.0>

0800f2f0 <strtol_l>:
 800f2f0:	4613      	mov	r3, r2
 800f2f2:	460a      	mov	r2, r1
 800f2f4:	4601      	mov	r1, r0
 800f2f6:	4802      	ldr	r0, [pc, #8]	@ (800f300 <strtol_l+0x10>)
 800f2f8:	6800      	ldr	r0, [r0, #0]
 800f2fa:	f7ff bf7d 	b.w	800f1f8 <_strtol_l.isra.0>
 800f2fe:	bf00      	nop
 800f300:	20000194 	.word	0x20000194

0800f304 <strtol>:
 800f304:	4613      	mov	r3, r2
 800f306:	460a      	mov	r2, r1
 800f308:	4601      	mov	r1, r0
 800f30a:	4802      	ldr	r0, [pc, #8]	@ (800f314 <strtol+0x10>)
 800f30c:	6800      	ldr	r0, [r0, #0]
 800f30e:	f7ff bf73 	b.w	800f1f8 <_strtol_l.isra.0>
 800f312:	bf00      	nop
 800f314:	20000194 	.word	0x20000194

0800f318 <__cvt>:
 800f318:	2b00      	cmp	r3, #0
 800f31a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f31e:	461d      	mov	r5, r3
 800f320:	bfbb      	ittet	lt
 800f322:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800f326:	461d      	movlt	r5, r3
 800f328:	2300      	movge	r3, #0
 800f32a:	232d      	movlt	r3, #45	@ 0x2d
 800f32c:	b088      	sub	sp, #32
 800f32e:	4614      	mov	r4, r2
 800f330:	bfb8      	it	lt
 800f332:	4614      	movlt	r4, r2
 800f334:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f336:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800f338:	7013      	strb	r3, [r2, #0]
 800f33a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f33c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800f340:	f023 0820 	bic.w	r8, r3, #32
 800f344:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f348:	d005      	beq.n	800f356 <__cvt+0x3e>
 800f34a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f34e:	d100      	bne.n	800f352 <__cvt+0x3a>
 800f350:	3601      	adds	r6, #1
 800f352:	2302      	movs	r3, #2
 800f354:	e000      	b.n	800f358 <__cvt+0x40>
 800f356:	2303      	movs	r3, #3
 800f358:	aa07      	add	r2, sp, #28
 800f35a:	9204      	str	r2, [sp, #16]
 800f35c:	aa06      	add	r2, sp, #24
 800f35e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800f362:	e9cd 3600 	strd	r3, r6, [sp]
 800f366:	4622      	mov	r2, r4
 800f368:	462b      	mov	r3, r5
 800f36a:	f001 f905 	bl	8010578 <_dtoa_r>
 800f36e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f372:	4607      	mov	r7, r0
 800f374:	d119      	bne.n	800f3aa <__cvt+0x92>
 800f376:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f378:	07db      	lsls	r3, r3, #31
 800f37a:	d50e      	bpl.n	800f39a <__cvt+0x82>
 800f37c:	eb00 0906 	add.w	r9, r0, r6
 800f380:	2200      	movs	r2, #0
 800f382:	2300      	movs	r3, #0
 800f384:	4620      	mov	r0, r4
 800f386:	4629      	mov	r1, r5
 800f388:	f7f1 fdaa 	bl	8000ee0 <__aeabi_dcmpeq>
 800f38c:	b108      	cbz	r0, 800f392 <__cvt+0x7a>
 800f38e:	f8cd 901c 	str.w	r9, [sp, #28]
 800f392:	2230      	movs	r2, #48	@ 0x30
 800f394:	9b07      	ldr	r3, [sp, #28]
 800f396:	454b      	cmp	r3, r9
 800f398:	d31e      	bcc.n	800f3d8 <__cvt+0xc0>
 800f39a:	4638      	mov	r0, r7
 800f39c:	9b07      	ldr	r3, [sp, #28]
 800f39e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800f3a0:	1bdb      	subs	r3, r3, r7
 800f3a2:	6013      	str	r3, [r2, #0]
 800f3a4:	b008      	add	sp, #32
 800f3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3aa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f3ae:	eb00 0906 	add.w	r9, r0, r6
 800f3b2:	d1e5      	bne.n	800f380 <__cvt+0x68>
 800f3b4:	7803      	ldrb	r3, [r0, #0]
 800f3b6:	2b30      	cmp	r3, #48	@ 0x30
 800f3b8:	d10a      	bne.n	800f3d0 <__cvt+0xb8>
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	2300      	movs	r3, #0
 800f3be:	4620      	mov	r0, r4
 800f3c0:	4629      	mov	r1, r5
 800f3c2:	f7f1 fd8d 	bl	8000ee0 <__aeabi_dcmpeq>
 800f3c6:	b918      	cbnz	r0, 800f3d0 <__cvt+0xb8>
 800f3c8:	f1c6 0601 	rsb	r6, r6, #1
 800f3cc:	f8ca 6000 	str.w	r6, [sl]
 800f3d0:	f8da 3000 	ldr.w	r3, [sl]
 800f3d4:	4499      	add	r9, r3
 800f3d6:	e7d3      	b.n	800f380 <__cvt+0x68>
 800f3d8:	1c59      	adds	r1, r3, #1
 800f3da:	9107      	str	r1, [sp, #28]
 800f3dc:	701a      	strb	r2, [r3, #0]
 800f3de:	e7d9      	b.n	800f394 <__cvt+0x7c>

0800f3e0 <__exponent>:
 800f3e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3e2:	2900      	cmp	r1, #0
 800f3e4:	bfb6      	itet	lt
 800f3e6:	232d      	movlt	r3, #45	@ 0x2d
 800f3e8:	232b      	movge	r3, #43	@ 0x2b
 800f3ea:	4249      	neglt	r1, r1
 800f3ec:	2909      	cmp	r1, #9
 800f3ee:	7002      	strb	r2, [r0, #0]
 800f3f0:	7043      	strb	r3, [r0, #1]
 800f3f2:	dd29      	ble.n	800f448 <__exponent+0x68>
 800f3f4:	f10d 0307 	add.w	r3, sp, #7
 800f3f8:	461d      	mov	r5, r3
 800f3fa:	270a      	movs	r7, #10
 800f3fc:	fbb1 f6f7 	udiv	r6, r1, r7
 800f400:	461a      	mov	r2, r3
 800f402:	fb07 1416 	mls	r4, r7, r6, r1
 800f406:	3430      	adds	r4, #48	@ 0x30
 800f408:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f40c:	460c      	mov	r4, r1
 800f40e:	2c63      	cmp	r4, #99	@ 0x63
 800f410:	4631      	mov	r1, r6
 800f412:	f103 33ff 	add.w	r3, r3, #4294967295
 800f416:	dcf1      	bgt.n	800f3fc <__exponent+0x1c>
 800f418:	3130      	adds	r1, #48	@ 0x30
 800f41a:	1e94      	subs	r4, r2, #2
 800f41c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f420:	4623      	mov	r3, r4
 800f422:	1c41      	adds	r1, r0, #1
 800f424:	42ab      	cmp	r3, r5
 800f426:	d30a      	bcc.n	800f43e <__exponent+0x5e>
 800f428:	f10d 0309 	add.w	r3, sp, #9
 800f42c:	1a9b      	subs	r3, r3, r2
 800f42e:	42ac      	cmp	r4, r5
 800f430:	bf88      	it	hi
 800f432:	2300      	movhi	r3, #0
 800f434:	3302      	adds	r3, #2
 800f436:	4403      	add	r3, r0
 800f438:	1a18      	subs	r0, r3, r0
 800f43a:	b003      	add	sp, #12
 800f43c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f43e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f442:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f446:	e7ed      	b.n	800f424 <__exponent+0x44>
 800f448:	2330      	movs	r3, #48	@ 0x30
 800f44a:	3130      	adds	r1, #48	@ 0x30
 800f44c:	7083      	strb	r3, [r0, #2]
 800f44e:	70c1      	strb	r1, [r0, #3]
 800f450:	1d03      	adds	r3, r0, #4
 800f452:	e7f1      	b.n	800f438 <__exponent+0x58>

0800f454 <_printf_float>:
 800f454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f458:	b091      	sub	sp, #68	@ 0x44
 800f45a:	460c      	mov	r4, r1
 800f45c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800f460:	4616      	mov	r6, r2
 800f462:	461f      	mov	r7, r3
 800f464:	4605      	mov	r5, r0
 800f466:	f000 fef7 	bl	8010258 <_localeconv_r>
 800f46a:	6803      	ldr	r3, [r0, #0]
 800f46c:	4618      	mov	r0, r3
 800f46e:	9308      	str	r3, [sp, #32]
 800f470:	f7f0 ff2c 	bl	80002cc <strlen>
 800f474:	2300      	movs	r3, #0
 800f476:	930e      	str	r3, [sp, #56]	@ 0x38
 800f478:	f8d8 3000 	ldr.w	r3, [r8]
 800f47c:	9009      	str	r0, [sp, #36]	@ 0x24
 800f47e:	3307      	adds	r3, #7
 800f480:	f023 0307 	bic.w	r3, r3, #7
 800f484:	f103 0208 	add.w	r2, r3, #8
 800f488:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f48c:	f8d4 b000 	ldr.w	fp, [r4]
 800f490:	f8c8 2000 	str.w	r2, [r8]
 800f494:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f498:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f49c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f49e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800f4a2:	f04f 32ff 	mov.w	r2, #4294967295
 800f4a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f4aa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f4ae:	4b9c      	ldr	r3, [pc, #624]	@ (800f720 <_printf_float+0x2cc>)
 800f4b0:	f7f1 fd48 	bl	8000f44 <__aeabi_dcmpun>
 800f4b4:	bb70      	cbnz	r0, 800f514 <_printf_float+0xc0>
 800f4b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f4ba:	f04f 32ff 	mov.w	r2, #4294967295
 800f4be:	4b98      	ldr	r3, [pc, #608]	@ (800f720 <_printf_float+0x2cc>)
 800f4c0:	f7f1 fd22 	bl	8000f08 <__aeabi_dcmple>
 800f4c4:	bb30      	cbnz	r0, 800f514 <_printf_float+0xc0>
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	4640      	mov	r0, r8
 800f4cc:	4649      	mov	r1, r9
 800f4ce:	f7f1 fd11 	bl	8000ef4 <__aeabi_dcmplt>
 800f4d2:	b110      	cbz	r0, 800f4da <_printf_float+0x86>
 800f4d4:	232d      	movs	r3, #45	@ 0x2d
 800f4d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f4da:	4a92      	ldr	r2, [pc, #584]	@ (800f724 <_printf_float+0x2d0>)
 800f4dc:	4b92      	ldr	r3, [pc, #584]	@ (800f728 <_printf_float+0x2d4>)
 800f4de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f4e2:	bf8c      	ite	hi
 800f4e4:	4690      	movhi	r8, r2
 800f4e6:	4698      	movls	r8, r3
 800f4e8:	2303      	movs	r3, #3
 800f4ea:	f04f 0900 	mov.w	r9, #0
 800f4ee:	6123      	str	r3, [r4, #16]
 800f4f0:	f02b 0304 	bic.w	r3, fp, #4
 800f4f4:	6023      	str	r3, [r4, #0]
 800f4f6:	4633      	mov	r3, r6
 800f4f8:	4621      	mov	r1, r4
 800f4fa:	4628      	mov	r0, r5
 800f4fc:	9700      	str	r7, [sp, #0]
 800f4fe:	aa0f      	add	r2, sp, #60	@ 0x3c
 800f500:	f000 f9d4 	bl	800f8ac <_printf_common>
 800f504:	3001      	adds	r0, #1
 800f506:	f040 8090 	bne.w	800f62a <_printf_float+0x1d6>
 800f50a:	f04f 30ff 	mov.w	r0, #4294967295
 800f50e:	b011      	add	sp, #68	@ 0x44
 800f510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f514:	4642      	mov	r2, r8
 800f516:	464b      	mov	r3, r9
 800f518:	4640      	mov	r0, r8
 800f51a:	4649      	mov	r1, r9
 800f51c:	f7f1 fd12 	bl	8000f44 <__aeabi_dcmpun>
 800f520:	b148      	cbz	r0, 800f536 <_printf_float+0xe2>
 800f522:	464b      	mov	r3, r9
 800f524:	2b00      	cmp	r3, #0
 800f526:	bfb8      	it	lt
 800f528:	232d      	movlt	r3, #45	@ 0x2d
 800f52a:	4a80      	ldr	r2, [pc, #512]	@ (800f72c <_printf_float+0x2d8>)
 800f52c:	bfb8      	it	lt
 800f52e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f532:	4b7f      	ldr	r3, [pc, #508]	@ (800f730 <_printf_float+0x2dc>)
 800f534:	e7d3      	b.n	800f4de <_printf_float+0x8a>
 800f536:	6863      	ldr	r3, [r4, #4]
 800f538:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800f53c:	1c5a      	adds	r2, r3, #1
 800f53e:	d13f      	bne.n	800f5c0 <_printf_float+0x16c>
 800f540:	2306      	movs	r3, #6
 800f542:	6063      	str	r3, [r4, #4]
 800f544:	2200      	movs	r2, #0
 800f546:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800f54a:	6023      	str	r3, [r4, #0]
 800f54c:	9206      	str	r2, [sp, #24]
 800f54e:	aa0e      	add	r2, sp, #56	@ 0x38
 800f550:	e9cd a204 	strd	sl, r2, [sp, #16]
 800f554:	aa0d      	add	r2, sp, #52	@ 0x34
 800f556:	9203      	str	r2, [sp, #12]
 800f558:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800f55c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f560:	6863      	ldr	r3, [r4, #4]
 800f562:	4642      	mov	r2, r8
 800f564:	9300      	str	r3, [sp, #0]
 800f566:	4628      	mov	r0, r5
 800f568:	464b      	mov	r3, r9
 800f56a:	910a      	str	r1, [sp, #40]	@ 0x28
 800f56c:	f7ff fed4 	bl	800f318 <__cvt>
 800f570:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f572:	4680      	mov	r8, r0
 800f574:	2947      	cmp	r1, #71	@ 0x47
 800f576:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f578:	d128      	bne.n	800f5cc <_printf_float+0x178>
 800f57a:	1cc8      	adds	r0, r1, #3
 800f57c:	db02      	blt.n	800f584 <_printf_float+0x130>
 800f57e:	6863      	ldr	r3, [r4, #4]
 800f580:	4299      	cmp	r1, r3
 800f582:	dd40      	ble.n	800f606 <_printf_float+0x1b2>
 800f584:	f1aa 0a02 	sub.w	sl, sl, #2
 800f588:	fa5f fa8a 	uxtb.w	sl, sl
 800f58c:	4652      	mov	r2, sl
 800f58e:	3901      	subs	r1, #1
 800f590:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f594:	910d      	str	r1, [sp, #52]	@ 0x34
 800f596:	f7ff ff23 	bl	800f3e0 <__exponent>
 800f59a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f59c:	4681      	mov	r9, r0
 800f59e:	1813      	adds	r3, r2, r0
 800f5a0:	2a01      	cmp	r2, #1
 800f5a2:	6123      	str	r3, [r4, #16]
 800f5a4:	dc02      	bgt.n	800f5ac <_printf_float+0x158>
 800f5a6:	6822      	ldr	r2, [r4, #0]
 800f5a8:	07d2      	lsls	r2, r2, #31
 800f5aa:	d501      	bpl.n	800f5b0 <_printf_float+0x15c>
 800f5ac:	3301      	adds	r3, #1
 800f5ae:	6123      	str	r3, [r4, #16]
 800f5b0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d09e      	beq.n	800f4f6 <_printf_float+0xa2>
 800f5b8:	232d      	movs	r3, #45	@ 0x2d
 800f5ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f5be:	e79a      	b.n	800f4f6 <_printf_float+0xa2>
 800f5c0:	2947      	cmp	r1, #71	@ 0x47
 800f5c2:	d1bf      	bne.n	800f544 <_printf_float+0xf0>
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d1bd      	bne.n	800f544 <_printf_float+0xf0>
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	e7ba      	b.n	800f542 <_printf_float+0xee>
 800f5cc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f5d0:	d9dc      	bls.n	800f58c <_printf_float+0x138>
 800f5d2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f5d6:	d118      	bne.n	800f60a <_printf_float+0x1b6>
 800f5d8:	2900      	cmp	r1, #0
 800f5da:	6863      	ldr	r3, [r4, #4]
 800f5dc:	dd0b      	ble.n	800f5f6 <_printf_float+0x1a2>
 800f5de:	6121      	str	r1, [r4, #16]
 800f5e0:	b913      	cbnz	r3, 800f5e8 <_printf_float+0x194>
 800f5e2:	6822      	ldr	r2, [r4, #0]
 800f5e4:	07d0      	lsls	r0, r2, #31
 800f5e6:	d502      	bpl.n	800f5ee <_printf_float+0x19a>
 800f5e8:	3301      	adds	r3, #1
 800f5ea:	440b      	add	r3, r1
 800f5ec:	6123      	str	r3, [r4, #16]
 800f5ee:	f04f 0900 	mov.w	r9, #0
 800f5f2:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f5f4:	e7dc      	b.n	800f5b0 <_printf_float+0x15c>
 800f5f6:	b913      	cbnz	r3, 800f5fe <_printf_float+0x1aa>
 800f5f8:	6822      	ldr	r2, [r4, #0]
 800f5fa:	07d2      	lsls	r2, r2, #31
 800f5fc:	d501      	bpl.n	800f602 <_printf_float+0x1ae>
 800f5fe:	3302      	adds	r3, #2
 800f600:	e7f4      	b.n	800f5ec <_printf_float+0x198>
 800f602:	2301      	movs	r3, #1
 800f604:	e7f2      	b.n	800f5ec <_printf_float+0x198>
 800f606:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f60a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f60c:	4299      	cmp	r1, r3
 800f60e:	db05      	blt.n	800f61c <_printf_float+0x1c8>
 800f610:	6823      	ldr	r3, [r4, #0]
 800f612:	6121      	str	r1, [r4, #16]
 800f614:	07d8      	lsls	r0, r3, #31
 800f616:	d5ea      	bpl.n	800f5ee <_printf_float+0x19a>
 800f618:	1c4b      	adds	r3, r1, #1
 800f61a:	e7e7      	b.n	800f5ec <_printf_float+0x198>
 800f61c:	2900      	cmp	r1, #0
 800f61e:	bfcc      	ite	gt
 800f620:	2201      	movgt	r2, #1
 800f622:	f1c1 0202 	rsble	r2, r1, #2
 800f626:	4413      	add	r3, r2
 800f628:	e7e0      	b.n	800f5ec <_printf_float+0x198>
 800f62a:	6823      	ldr	r3, [r4, #0]
 800f62c:	055a      	lsls	r2, r3, #21
 800f62e:	d407      	bmi.n	800f640 <_printf_float+0x1ec>
 800f630:	6923      	ldr	r3, [r4, #16]
 800f632:	4642      	mov	r2, r8
 800f634:	4631      	mov	r1, r6
 800f636:	4628      	mov	r0, r5
 800f638:	47b8      	blx	r7
 800f63a:	3001      	adds	r0, #1
 800f63c:	d12b      	bne.n	800f696 <_printf_float+0x242>
 800f63e:	e764      	b.n	800f50a <_printf_float+0xb6>
 800f640:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f644:	f240 80dc 	bls.w	800f800 <_printf_float+0x3ac>
 800f648:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f64c:	2200      	movs	r2, #0
 800f64e:	2300      	movs	r3, #0
 800f650:	f7f1 fc46 	bl	8000ee0 <__aeabi_dcmpeq>
 800f654:	2800      	cmp	r0, #0
 800f656:	d033      	beq.n	800f6c0 <_printf_float+0x26c>
 800f658:	2301      	movs	r3, #1
 800f65a:	4631      	mov	r1, r6
 800f65c:	4628      	mov	r0, r5
 800f65e:	4a35      	ldr	r2, [pc, #212]	@ (800f734 <_printf_float+0x2e0>)
 800f660:	47b8      	blx	r7
 800f662:	3001      	adds	r0, #1
 800f664:	f43f af51 	beq.w	800f50a <_printf_float+0xb6>
 800f668:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800f66c:	4543      	cmp	r3, r8
 800f66e:	db02      	blt.n	800f676 <_printf_float+0x222>
 800f670:	6823      	ldr	r3, [r4, #0]
 800f672:	07d8      	lsls	r0, r3, #31
 800f674:	d50f      	bpl.n	800f696 <_printf_float+0x242>
 800f676:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f67a:	4631      	mov	r1, r6
 800f67c:	4628      	mov	r0, r5
 800f67e:	47b8      	blx	r7
 800f680:	3001      	adds	r0, #1
 800f682:	f43f af42 	beq.w	800f50a <_printf_float+0xb6>
 800f686:	f04f 0900 	mov.w	r9, #0
 800f68a:	f108 38ff 	add.w	r8, r8, #4294967295
 800f68e:	f104 0a1a 	add.w	sl, r4, #26
 800f692:	45c8      	cmp	r8, r9
 800f694:	dc09      	bgt.n	800f6aa <_printf_float+0x256>
 800f696:	6823      	ldr	r3, [r4, #0]
 800f698:	079b      	lsls	r3, r3, #30
 800f69a:	f100 8102 	bmi.w	800f8a2 <_printf_float+0x44e>
 800f69e:	68e0      	ldr	r0, [r4, #12]
 800f6a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f6a2:	4298      	cmp	r0, r3
 800f6a4:	bfb8      	it	lt
 800f6a6:	4618      	movlt	r0, r3
 800f6a8:	e731      	b.n	800f50e <_printf_float+0xba>
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	4652      	mov	r2, sl
 800f6ae:	4631      	mov	r1, r6
 800f6b0:	4628      	mov	r0, r5
 800f6b2:	47b8      	blx	r7
 800f6b4:	3001      	adds	r0, #1
 800f6b6:	f43f af28 	beq.w	800f50a <_printf_float+0xb6>
 800f6ba:	f109 0901 	add.w	r9, r9, #1
 800f6be:	e7e8      	b.n	800f692 <_printf_float+0x23e>
 800f6c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	dc38      	bgt.n	800f738 <_printf_float+0x2e4>
 800f6c6:	2301      	movs	r3, #1
 800f6c8:	4631      	mov	r1, r6
 800f6ca:	4628      	mov	r0, r5
 800f6cc:	4a19      	ldr	r2, [pc, #100]	@ (800f734 <_printf_float+0x2e0>)
 800f6ce:	47b8      	blx	r7
 800f6d0:	3001      	adds	r0, #1
 800f6d2:	f43f af1a 	beq.w	800f50a <_printf_float+0xb6>
 800f6d6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800f6da:	ea59 0303 	orrs.w	r3, r9, r3
 800f6de:	d102      	bne.n	800f6e6 <_printf_float+0x292>
 800f6e0:	6823      	ldr	r3, [r4, #0]
 800f6e2:	07d9      	lsls	r1, r3, #31
 800f6e4:	d5d7      	bpl.n	800f696 <_printf_float+0x242>
 800f6e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f6ea:	4631      	mov	r1, r6
 800f6ec:	4628      	mov	r0, r5
 800f6ee:	47b8      	blx	r7
 800f6f0:	3001      	adds	r0, #1
 800f6f2:	f43f af0a 	beq.w	800f50a <_printf_float+0xb6>
 800f6f6:	f04f 0a00 	mov.w	sl, #0
 800f6fa:	f104 0b1a 	add.w	fp, r4, #26
 800f6fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f700:	425b      	negs	r3, r3
 800f702:	4553      	cmp	r3, sl
 800f704:	dc01      	bgt.n	800f70a <_printf_float+0x2b6>
 800f706:	464b      	mov	r3, r9
 800f708:	e793      	b.n	800f632 <_printf_float+0x1de>
 800f70a:	2301      	movs	r3, #1
 800f70c:	465a      	mov	r2, fp
 800f70e:	4631      	mov	r1, r6
 800f710:	4628      	mov	r0, r5
 800f712:	47b8      	blx	r7
 800f714:	3001      	adds	r0, #1
 800f716:	f43f aef8 	beq.w	800f50a <_printf_float+0xb6>
 800f71a:	f10a 0a01 	add.w	sl, sl, #1
 800f71e:	e7ee      	b.n	800f6fe <_printf_float+0x2aa>
 800f720:	7fefffff 	.word	0x7fefffff
 800f724:	08013b26 	.word	0x08013b26
 800f728:	08013b22 	.word	0x08013b22
 800f72c:	08013b2e 	.word	0x08013b2e
 800f730:	08013b2a 	.word	0x08013b2a
 800f734:	08013cc9 	.word	0x08013cc9
 800f738:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f73a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800f73e:	4553      	cmp	r3, sl
 800f740:	bfa8      	it	ge
 800f742:	4653      	movge	r3, sl
 800f744:	2b00      	cmp	r3, #0
 800f746:	4699      	mov	r9, r3
 800f748:	dc36      	bgt.n	800f7b8 <_printf_float+0x364>
 800f74a:	f04f 0b00 	mov.w	fp, #0
 800f74e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f752:	f104 021a 	add.w	r2, r4, #26
 800f756:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f758:	930a      	str	r3, [sp, #40]	@ 0x28
 800f75a:	eba3 0309 	sub.w	r3, r3, r9
 800f75e:	455b      	cmp	r3, fp
 800f760:	dc31      	bgt.n	800f7c6 <_printf_float+0x372>
 800f762:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f764:	459a      	cmp	sl, r3
 800f766:	dc3a      	bgt.n	800f7de <_printf_float+0x38a>
 800f768:	6823      	ldr	r3, [r4, #0]
 800f76a:	07da      	lsls	r2, r3, #31
 800f76c:	d437      	bmi.n	800f7de <_printf_float+0x38a>
 800f76e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f770:	ebaa 0903 	sub.w	r9, sl, r3
 800f774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f776:	ebaa 0303 	sub.w	r3, sl, r3
 800f77a:	4599      	cmp	r9, r3
 800f77c:	bfa8      	it	ge
 800f77e:	4699      	movge	r9, r3
 800f780:	f1b9 0f00 	cmp.w	r9, #0
 800f784:	dc33      	bgt.n	800f7ee <_printf_float+0x39a>
 800f786:	f04f 0800 	mov.w	r8, #0
 800f78a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f78e:	f104 0b1a 	add.w	fp, r4, #26
 800f792:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f794:	ebaa 0303 	sub.w	r3, sl, r3
 800f798:	eba3 0309 	sub.w	r3, r3, r9
 800f79c:	4543      	cmp	r3, r8
 800f79e:	f77f af7a 	ble.w	800f696 <_printf_float+0x242>
 800f7a2:	2301      	movs	r3, #1
 800f7a4:	465a      	mov	r2, fp
 800f7a6:	4631      	mov	r1, r6
 800f7a8:	4628      	mov	r0, r5
 800f7aa:	47b8      	blx	r7
 800f7ac:	3001      	adds	r0, #1
 800f7ae:	f43f aeac 	beq.w	800f50a <_printf_float+0xb6>
 800f7b2:	f108 0801 	add.w	r8, r8, #1
 800f7b6:	e7ec      	b.n	800f792 <_printf_float+0x33e>
 800f7b8:	4642      	mov	r2, r8
 800f7ba:	4631      	mov	r1, r6
 800f7bc:	4628      	mov	r0, r5
 800f7be:	47b8      	blx	r7
 800f7c0:	3001      	adds	r0, #1
 800f7c2:	d1c2      	bne.n	800f74a <_printf_float+0x2f6>
 800f7c4:	e6a1      	b.n	800f50a <_printf_float+0xb6>
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	4631      	mov	r1, r6
 800f7ca:	4628      	mov	r0, r5
 800f7cc:	920a      	str	r2, [sp, #40]	@ 0x28
 800f7ce:	47b8      	blx	r7
 800f7d0:	3001      	adds	r0, #1
 800f7d2:	f43f ae9a 	beq.w	800f50a <_printf_float+0xb6>
 800f7d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f7d8:	f10b 0b01 	add.w	fp, fp, #1
 800f7dc:	e7bb      	b.n	800f756 <_printf_float+0x302>
 800f7de:	4631      	mov	r1, r6
 800f7e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f7e4:	4628      	mov	r0, r5
 800f7e6:	47b8      	blx	r7
 800f7e8:	3001      	adds	r0, #1
 800f7ea:	d1c0      	bne.n	800f76e <_printf_float+0x31a>
 800f7ec:	e68d      	b.n	800f50a <_printf_float+0xb6>
 800f7ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f7f0:	464b      	mov	r3, r9
 800f7f2:	4631      	mov	r1, r6
 800f7f4:	4628      	mov	r0, r5
 800f7f6:	4442      	add	r2, r8
 800f7f8:	47b8      	blx	r7
 800f7fa:	3001      	adds	r0, #1
 800f7fc:	d1c3      	bne.n	800f786 <_printf_float+0x332>
 800f7fe:	e684      	b.n	800f50a <_printf_float+0xb6>
 800f800:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800f804:	f1ba 0f01 	cmp.w	sl, #1
 800f808:	dc01      	bgt.n	800f80e <_printf_float+0x3ba>
 800f80a:	07db      	lsls	r3, r3, #31
 800f80c:	d536      	bpl.n	800f87c <_printf_float+0x428>
 800f80e:	2301      	movs	r3, #1
 800f810:	4642      	mov	r2, r8
 800f812:	4631      	mov	r1, r6
 800f814:	4628      	mov	r0, r5
 800f816:	47b8      	blx	r7
 800f818:	3001      	adds	r0, #1
 800f81a:	f43f ae76 	beq.w	800f50a <_printf_float+0xb6>
 800f81e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f822:	4631      	mov	r1, r6
 800f824:	4628      	mov	r0, r5
 800f826:	47b8      	blx	r7
 800f828:	3001      	adds	r0, #1
 800f82a:	f43f ae6e 	beq.w	800f50a <_printf_float+0xb6>
 800f82e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f832:	2200      	movs	r2, #0
 800f834:	2300      	movs	r3, #0
 800f836:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f83a:	f7f1 fb51 	bl	8000ee0 <__aeabi_dcmpeq>
 800f83e:	b9c0      	cbnz	r0, 800f872 <_printf_float+0x41e>
 800f840:	4653      	mov	r3, sl
 800f842:	f108 0201 	add.w	r2, r8, #1
 800f846:	4631      	mov	r1, r6
 800f848:	4628      	mov	r0, r5
 800f84a:	47b8      	blx	r7
 800f84c:	3001      	adds	r0, #1
 800f84e:	d10c      	bne.n	800f86a <_printf_float+0x416>
 800f850:	e65b      	b.n	800f50a <_printf_float+0xb6>
 800f852:	2301      	movs	r3, #1
 800f854:	465a      	mov	r2, fp
 800f856:	4631      	mov	r1, r6
 800f858:	4628      	mov	r0, r5
 800f85a:	47b8      	blx	r7
 800f85c:	3001      	adds	r0, #1
 800f85e:	f43f ae54 	beq.w	800f50a <_printf_float+0xb6>
 800f862:	f108 0801 	add.w	r8, r8, #1
 800f866:	45d0      	cmp	r8, sl
 800f868:	dbf3      	blt.n	800f852 <_printf_float+0x3fe>
 800f86a:	464b      	mov	r3, r9
 800f86c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f870:	e6e0      	b.n	800f634 <_printf_float+0x1e0>
 800f872:	f04f 0800 	mov.w	r8, #0
 800f876:	f104 0b1a 	add.w	fp, r4, #26
 800f87a:	e7f4      	b.n	800f866 <_printf_float+0x412>
 800f87c:	2301      	movs	r3, #1
 800f87e:	4642      	mov	r2, r8
 800f880:	e7e1      	b.n	800f846 <_printf_float+0x3f2>
 800f882:	2301      	movs	r3, #1
 800f884:	464a      	mov	r2, r9
 800f886:	4631      	mov	r1, r6
 800f888:	4628      	mov	r0, r5
 800f88a:	47b8      	blx	r7
 800f88c:	3001      	adds	r0, #1
 800f88e:	f43f ae3c 	beq.w	800f50a <_printf_float+0xb6>
 800f892:	f108 0801 	add.w	r8, r8, #1
 800f896:	68e3      	ldr	r3, [r4, #12]
 800f898:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f89a:	1a5b      	subs	r3, r3, r1
 800f89c:	4543      	cmp	r3, r8
 800f89e:	dcf0      	bgt.n	800f882 <_printf_float+0x42e>
 800f8a0:	e6fd      	b.n	800f69e <_printf_float+0x24a>
 800f8a2:	f04f 0800 	mov.w	r8, #0
 800f8a6:	f104 0919 	add.w	r9, r4, #25
 800f8aa:	e7f4      	b.n	800f896 <_printf_float+0x442>

0800f8ac <_printf_common>:
 800f8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8b0:	4616      	mov	r6, r2
 800f8b2:	4698      	mov	r8, r3
 800f8b4:	688a      	ldr	r2, [r1, #8]
 800f8b6:	690b      	ldr	r3, [r1, #16]
 800f8b8:	4607      	mov	r7, r0
 800f8ba:	4293      	cmp	r3, r2
 800f8bc:	bfb8      	it	lt
 800f8be:	4613      	movlt	r3, r2
 800f8c0:	6033      	str	r3, [r6, #0]
 800f8c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f8c6:	460c      	mov	r4, r1
 800f8c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f8cc:	b10a      	cbz	r2, 800f8d2 <_printf_common+0x26>
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	6033      	str	r3, [r6, #0]
 800f8d2:	6823      	ldr	r3, [r4, #0]
 800f8d4:	0699      	lsls	r1, r3, #26
 800f8d6:	bf42      	ittt	mi
 800f8d8:	6833      	ldrmi	r3, [r6, #0]
 800f8da:	3302      	addmi	r3, #2
 800f8dc:	6033      	strmi	r3, [r6, #0]
 800f8de:	6825      	ldr	r5, [r4, #0]
 800f8e0:	f015 0506 	ands.w	r5, r5, #6
 800f8e4:	d106      	bne.n	800f8f4 <_printf_common+0x48>
 800f8e6:	f104 0a19 	add.w	sl, r4, #25
 800f8ea:	68e3      	ldr	r3, [r4, #12]
 800f8ec:	6832      	ldr	r2, [r6, #0]
 800f8ee:	1a9b      	subs	r3, r3, r2
 800f8f0:	42ab      	cmp	r3, r5
 800f8f2:	dc2b      	bgt.n	800f94c <_printf_common+0xa0>
 800f8f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f8f8:	6822      	ldr	r2, [r4, #0]
 800f8fa:	3b00      	subs	r3, #0
 800f8fc:	bf18      	it	ne
 800f8fe:	2301      	movne	r3, #1
 800f900:	0692      	lsls	r2, r2, #26
 800f902:	d430      	bmi.n	800f966 <_printf_common+0xba>
 800f904:	4641      	mov	r1, r8
 800f906:	4638      	mov	r0, r7
 800f908:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f90c:	47c8      	blx	r9
 800f90e:	3001      	adds	r0, #1
 800f910:	d023      	beq.n	800f95a <_printf_common+0xae>
 800f912:	6823      	ldr	r3, [r4, #0]
 800f914:	6922      	ldr	r2, [r4, #16]
 800f916:	f003 0306 	and.w	r3, r3, #6
 800f91a:	2b04      	cmp	r3, #4
 800f91c:	bf14      	ite	ne
 800f91e:	2500      	movne	r5, #0
 800f920:	6833      	ldreq	r3, [r6, #0]
 800f922:	f04f 0600 	mov.w	r6, #0
 800f926:	bf08      	it	eq
 800f928:	68e5      	ldreq	r5, [r4, #12]
 800f92a:	f104 041a 	add.w	r4, r4, #26
 800f92e:	bf08      	it	eq
 800f930:	1aed      	subeq	r5, r5, r3
 800f932:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f936:	bf08      	it	eq
 800f938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f93c:	4293      	cmp	r3, r2
 800f93e:	bfc4      	itt	gt
 800f940:	1a9b      	subgt	r3, r3, r2
 800f942:	18ed      	addgt	r5, r5, r3
 800f944:	42b5      	cmp	r5, r6
 800f946:	d11a      	bne.n	800f97e <_printf_common+0xd2>
 800f948:	2000      	movs	r0, #0
 800f94a:	e008      	b.n	800f95e <_printf_common+0xb2>
 800f94c:	2301      	movs	r3, #1
 800f94e:	4652      	mov	r2, sl
 800f950:	4641      	mov	r1, r8
 800f952:	4638      	mov	r0, r7
 800f954:	47c8      	blx	r9
 800f956:	3001      	adds	r0, #1
 800f958:	d103      	bne.n	800f962 <_printf_common+0xb6>
 800f95a:	f04f 30ff 	mov.w	r0, #4294967295
 800f95e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f962:	3501      	adds	r5, #1
 800f964:	e7c1      	b.n	800f8ea <_printf_common+0x3e>
 800f966:	2030      	movs	r0, #48	@ 0x30
 800f968:	18e1      	adds	r1, r4, r3
 800f96a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f96e:	1c5a      	adds	r2, r3, #1
 800f970:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f974:	4422      	add	r2, r4
 800f976:	3302      	adds	r3, #2
 800f978:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f97c:	e7c2      	b.n	800f904 <_printf_common+0x58>
 800f97e:	2301      	movs	r3, #1
 800f980:	4622      	mov	r2, r4
 800f982:	4641      	mov	r1, r8
 800f984:	4638      	mov	r0, r7
 800f986:	47c8      	blx	r9
 800f988:	3001      	adds	r0, #1
 800f98a:	d0e6      	beq.n	800f95a <_printf_common+0xae>
 800f98c:	3601      	adds	r6, #1
 800f98e:	e7d9      	b.n	800f944 <_printf_common+0x98>

0800f990 <_printf_i>:
 800f990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f994:	7e0f      	ldrb	r7, [r1, #24]
 800f996:	4691      	mov	r9, r2
 800f998:	2f78      	cmp	r7, #120	@ 0x78
 800f99a:	4680      	mov	r8, r0
 800f99c:	460c      	mov	r4, r1
 800f99e:	469a      	mov	sl, r3
 800f9a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f9a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f9a6:	d807      	bhi.n	800f9b8 <_printf_i+0x28>
 800f9a8:	2f62      	cmp	r7, #98	@ 0x62
 800f9aa:	d80a      	bhi.n	800f9c2 <_printf_i+0x32>
 800f9ac:	2f00      	cmp	r7, #0
 800f9ae:	f000 80d1 	beq.w	800fb54 <_printf_i+0x1c4>
 800f9b2:	2f58      	cmp	r7, #88	@ 0x58
 800f9b4:	f000 80b8 	beq.w	800fb28 <_printf_i+0x198>
 800f9b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f9bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f9c0:	e03a      	b.n	800fa38 <_printf_i+0xa8>
 800f9c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f9c6:	2b15      	cmp	r3, #21
 800f9c8:	d8f6      	bhi.n	800f9b8 <_printf_i+0x28>
 800f9ca:	a101      	add	r1, pc, #4	@ (adr r1, 800f9d0 <_printf_i+0x40>)
 800f9cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f9d0:	0800fa29 	.word	0x0800fa29
 800f9d4:	0800fa3d 	.word	0x0800fa3d
 800f9d8:	0800f9b9 	.word	0x0800f9b9
 800f9dc:	0800f9b9 	.word	0x0800f9b9
 800f9e0:	0800f9b9 	.word	0x0800f9b9
 800f9e4:	0800f9b9 	.word	0x0800f9b9
 800f9e8:	0800fa3d 	.word	0x0800fa3d
 800f9ec:	0800f9b9 	.word	0x0800f9b9
 800f9f0:	0800f9b9 	.word	0x0800f9b9
 800f9f4:	0800f9b9 	.word	0x0800f9b9
 800f9f8:	0800f9b9 	.word	0x0800f9b9
 800f9fc:	0800fb3b 	.word	0x0800fb3b
 800fa00:	0800fa67 	.word	0x0800fa67
 800fa04:	0800faf5 	.word	0x0800faf5
 800fa08:	0800f9b9 	.word	0x0800f9b9
 800fa0c:	0800f9b9 	.word	0x0800f9b9
 800fa10:	0800fb5d 	.word	0x0800fb5d
 800fa14:	0800f9b9 	.word	0x0800f9b9
 800fa18:	0800fa67 	.word	0x0800fa67
 800fa1c:	0800f9b9 	.word	0x0800f9b9
 800fa20:	0800f9b9 	.word	0x0800f9b9
 800fa24:	0800fafd 	.word	0x0800fafd
 800fa28:	6833      	ldr	r3, [r6, #0]
 800fa2a:	1d1a      	adds	r2, r3, #4
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	6032      	str	r2, [r6, #0]
 800fa30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fa34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fa38:	2301      	movs	r3, #1
 800fa3a:	e09c      	b.n	800fb76 <_printf_i+0x1e6>
 800fa3c:	6833      	ldr	r3, [r6, #0]
 800fa3e:	6820      	ldr	r0, [r4, #0]
 800fa40:	1d19      	adds	r1, r3, #4
 800fa42:	6031      	str	r1, [r6, #0]
 800fa44:	0606      	lsls	r6, r0, #24
 800fa46:	d501      	bpl.n	800fa4c <_printf_i+0xbc>
 800fa48:	681d      	ldr	r5, [r3, #0]
 800fa4a:	e003      	b.n	800fa54 <_printf_i+0xc4>
 800fa4c:	0645      	lsls	r5, r0, #25
 800fa4e:	d5fb      	bpl.n	800fa48 <_printf_i+0xb8>
 800fa50:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fa54:	2d00      	cmp	r5, #0
 800fa56:	da03      	bge.n	800fa60 <_printf_i+0xd0>
 800fa58:	232d      	movs	r3, #45	@ 0x2d
 800fa5a:	426d      	negs	r5, r5
 800fa5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa60:	230a      	movs	r3, #10
 800fa62:	4858      	ldr	r0, [pc, #352]	@ (800fbc4 <_printf_i+0x234>)
 800fa64:	e011      	b.n	800fa8a <_printf_i+0xfa>
 800fa66:	6821      	ldr	r1, [r4, #0]
 800fa68:	6833      	ldr	r3, [r6, #0]
 800fa6a:	0608      	lsls	r0, r1, #24
 800fa6c:	f853 5b04 	ldr.w	r5, [r3], #4
 800fa70:	d402      	bmi.n	800fa78 <_printf_i+0xe8>
 800fa72:	0649      	lsls	r1, r1, #25
 800fa74:	bf48      	it	mi
 800fa76:	b2ad      	uxthmi	r5, r5
 800fa78:	2f6f      	cmp	r7, #111	@ 0x6f
 800fa7a:	6033      	str	r3, [r6, #0]
 800fa7c:	bf14      	ite	ne
 800fa7e:	230a      	movne	r3, #10
 800fa80:	2308      	moveq	r3, #8
 800fa82:	4850      	ldr	r0, [pc, #320]	@ (800fbc4 <_printf_i+0x234>)
 800fa84:	2100      	movs	r1, #0
 800fa86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fa8a:	6866      	ldr	r6, [r4, #4]
 800fa8c:	2e00      	cmp	r6, #0
 800fa8e:	60a6      	str	r6, [r4, #8]
 800fa90:	db05      	blt.n	800fa9e <_printf_i+0x10e>
 800fa92:	6821      	ldr	r1, [r4, #0]
 800fa94:	432e      	orrs	r6, r5
 800fa96:	f021 0104 	bic.w	r1, r1, #4
 800fa9a:	6021      	str	r1, [r4, #0]
 800fa9c:	d04b      	beq.n	800fb36 <_printf_i+0x1a6>
 800fa9e:	4616      	mov	r6, r2
 800faa0:	fbb5 f1f3 	udiv	r1, r5, r3
 800faa4:	fb03 5711 	mls	r7, r3, r1, r5
 800faa8:	5dc7      	ldrb	r7, [r0, r7]
 800faaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800faae:	462f      	mov	r7, r5
 800fab0:	42bb      	cmp	r3, r7
 800fab2:	460d      	mov	r5, r1
 800fab4:	d9f4      	bls.n	800faa0 <_printf_i+0x110>
 800fab6:	2b08      	cmp	r3, #8
 800fab8:	d10b      	bne.n	800fad2 <_printf_i+0x142>
 800faba:	6823      	ldr	r3, [r4, #0]
 800fabc:	07df      	lsls	r7, r3, #31
 800fabe:	d508      	bpl.n	800fad2 <_printf_i+0x142>
 800fac0:	6923      	ldr	r3, [r4, #16]
 800fac2:	6861      	ldr	r1, [r4, #4]
 800fac4:	4299      	cmp	r1, r3
 800fac6:	bfde      	ittt	le
 800fac8:	2330      	movle	r3, #48	@ 0x30
 800faca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800face:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fad2:	1b92      	subs	r2, r2, r6
 800fad4:	6122      	str	r2, [r4, #16]
 800fad6:	464b      	mov	r3, r9
 800fad8:	4621      	mov	r1, r4
 800fada:	4640      	mov	r0, r8
 800fadc:	f8cd a000 	str.w	sl, [sp]
 800fae0:	aa03      	add	r2, sp, #12
 800fae2:	f7ff fee3 	bl	800f8ac <_printf_common>
 800fae6:	3001      	adds	r0, #1
 800fae8:	d14a      	bne.n	800fb80 <_printf_i+0x1f0>
 800faea:	f04f 30ff 	mov.w	r0, #4294967295
 800faee:	b004      	add	sp, #16
 800faf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800faf4:	6823      	ldr	r3, [r4, #0]
 800faf6:	f043 0320 	orr.w	r3, r3, #32
 800fafa:	6023      	str	r3, [r4, #0]
 800fafc:	2778      	movs	r7, #120	@ 0x78
 800fafe:	4832      	ldr	r0, [pc, #200]	@ (800fbc8 <_printf_i+0x238>)
 800fb00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fb04:	6823      	ldr	r3, [r4, #0]
 800fb06:	6831      	ldr	r1, [r6, #0]
 800fb08:	061f      	lsls	r7, r3, #24
 800fb0a:	f851 5b04 	ldr.w	r5, [r1], #4
 800fb0e:	d402      	bmi.n	800fb16 <_printf_i+0x186>
 800fb10:	065f      	lsls	r7, r3, #25
 800fb12:	bf48      	it	mi
 800fb14:	b2ad      	uxthmi	r5, r5
 800fb16:	6031      	str	r1, [r6, #0]
 800fb18:	07d9      	lsls	r1, r3, #31
 800fb1a:	bf44      	itt	mi
 800fb1c:	f043 0320 	orrmi.w	r3, r3, #32
 800fb20:	6023      	strmi	r3, [r4, #0]
 800fb22:	b11d      	cbz	r5, 800fb2c <_printf_i+0x19c>
 800fb24:	2310      	movs	r3, #16
 800fb26:	e7ad      	b.n	800fa84 <_printf_i+0xf4>
 800fb28:	4826      	ldr	r0, [pc, #152]	@ (800fbc4 <_printf_i+0x234>)
 800fb2a:	e7e9      	b.n	800fb00 <_printf_i+0x170>
 800fb2c:	6823      	ldr	r3, [r4, #0]
 800fb2e:	f023 0320 	bic.w	r3, r3, #32
 800fb32:	6023      	str	r3, [r4, #0]
 800fb34:	e7f6      	b.n	800fb24 <_printf_i+0x194>
 800fb36:	4616      	mov	r6, r2
 800fb38:	e7bd      	b.n	800fab6 <_printf_i+0x126>
 800fb3a:	6833      	ldr	r3, [r6, #0]
 800fb3c:	6825      	ldr	r5, [r4, #0]
 800fb3e:	1d18      	adds	r0, r3, #4
 800fb40:	6961      	ldr	r1, [r4, #20]
 800fb42:	6030      	str	r0, [r6, #0]
 800fb44:	062e      	lsls	r6, r5, #24
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	d501      	bpl.n	800fb4e <_printf_i+0x1be>
 800fb4a:	6019      	str	r1, [r3, #0]
 800fb4c:	e002      	b.n	800fb54 <_printf_i+0x1c4>
 800fb4e:	0668      	lsls	r0, r5, #25
 800fb50:	d5fb      	bpl.n	800fb4a <_printf_i+0x1ba>
 800fb52:	8019      	strh	r1, [r3, #0]
 800fb54:	2300      	movs	r3, #0
 800fb56:	4616      	mov	r6, r2
 800fb58:	6123      	str	r3, [r4, #16]
 800fb5a:	e7bc      	b.n	800fad6 <_printf_i+0x146>
 800fb5c:	6833      	ldr	r3, [r6, #0]
 800fb5e:	2100      	movs	r1, #0
 800fb60:	1d1a      	adds	r2, r3, #4
 800fb62:	6032      	str	r2, [r6, #0]
 800fb64:	681e      	ldr	r6, [r3, #0]
 800fb66:	6862      	ldr	r2, [r4, #4]
 800fb68:	4630      	mov	r0, r6
 800fb6a:	f000 fc57 	bl	801041c <memchr>
 800fb6e:	b108      	cbz	r0, 800fb74 <_printf_i+0x1e4>
 800fb70:	1b80      	subs	r0, r0, r6
 800fb72:	6060      	str	r0, [r4, #4]
 800fb74:	6863      	ldr	r3, [r4, #4]
 800fb76:	6123      	str	r3, [r4, #16]
 800fb78:	2300      	movs	r3, #0
 800fb7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb7e:	e7aa      	b.n	800fad6 <_printf_i+0x146>
 800fb80:	4632      	mov	r2, r6
 800fb82:	4649      	mov	r1, r9
 800fb84:	4640      	mov	r0, r8
 800fb86:	6923      	ldr	r3, [r4, #16]
 800fb88:	47d0      	blx	sl
 800fb8a:	3001      	adds	r0, #1
 800fb8c:	d0ad      	beq.n	800faea <_printf_i+0x15a>
 800fb8e:	6823      	ldr	r3, [r4, #0]
 800fb90:	079b      	lsls	r3, r3, #30
 800fb92:	d413      	bmi.n	800fbbc <_printf_i+0x22c>
 800fb94:	68e0      	ldr	r0, [r4, #12]
 800fb96:	9b03      	ldr	r3, [sp, #12]
 800fb98:	4298      	cmp	r0, r3
 800fb9a:	bfb8      	it	lt
 800fb9c:	4618      	movlt	r0, r3
 800fb9e:	e7a6      	b.n	800faee <_printf_i+0x15e>
 800fba0:	2301      	movs	r3, #1
 800fba2:	4632      	mov	r2, r6
 800fba4:	4649      	mov	r1, r9
 800fba6:	4640      	mov	r0, r8
 800fba8:	47d0      	blx	sl
 800fbaa:	3001      	adds	r0, #1
 800fbac:	d09d      	beq.n	800faea <_printf_i+0x15a>
 800fbae:	3501      	adds	r5, #1
 800fbb0:	68e3      	ldr	r3, [r4, #12]
 800fbb2:	9903      	ldr	r1, [sp, #12]
 800fbb4:	1a5b      	subs	r3, r3, r1
 800fbb6:	42ab      	cmp	r3, r5
 800fbb8:	dcf2      	bgt.n	800fba0 <_printf_i+0x210>
 800fbba:	e7eb      	b.n	800fb94 <_printf_i+0x204>
 800fbbc:	2500      	movs	r5, #0
 800fbbe:	f104 0619 	add.w	r6, r4, #25
 800fbc2:	e7f5      	b.n	800fbb0 <_printf_i+0x220>
 800fbc4:	08013b32 	.word	0x08013b32
 800fbc8:	08013b43 	.word	0x08013b43

0800fbcc <std>:
 800fbcc:	2300      	movs	r3, #0
 800fbce:	b510      	push	{r4, lr}
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	e9c0 3300 	strd	r3, r3, [r0]
 800fbd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fbda:	6083      	str	r3, [r0, #8]
 800fbdc:	8181      	strh	r1, [r0, #12]
 800fbde:	6643      	str	r3, [r0, #100]	@ 0x64
 800fbe0:	81c2      	strh	r2, [r0, #14]
 800fbe2:	6183      	str	r3, [r0, #24]
 800fbe4:	4619      	mov	r1, r3
 800fbe6:	2208      	movs	r2, #8
 800fbe8:	305c      	adds	r0, #92	@ 0x5c
 800fbea:	f000 faed 	bl	80101c8 <memset>
 800fbee:	4b0d      	ldr	r3, [pc, #52]	@ (800fc24 <std+0x58>)
 800fbf0:	6224      	str	r4, [r4, #32]
 800fbf2:	6263      	str	r3, [r4, #36]	@ 0x24
 800fbf4:	4b0c      	ldr	r3, [pc, #48]	@ (800fc28 <std+0x5c>)
 800fbf6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fbf8:	4b0c      	ldr	r3, [pc, #48]	@ (800fc2c <std+0x60>)
 800fbfa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fbfc:	4b0c      	ldr	r3, [pc, #48]	@ (800fc30 <std+0x64>)
 800fbfe:	6323      	str	r3, [r4, #48]	@ 0x30
 800fc00:	4b0c      	ldr	r3, [pc, #48]	@ (800fc34 <std+0x68>)
 800fc02:	429c      	cmp	r4, r3
 800fc04:	d006      	beq.n	800fc14 <std+0x48>
 800fc06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fc0a:	4294      	cmp	r4, r2
 800fc0c:	d002      	beq.n	800fc14 <std+0x48>
 800fc0e:	33d0      	adds	r3, #208	@ 0xd0
 800fc10:	429c      	cmp	r4, r3
 800fc12:	d105      	bne.n	800fc20 <std+0x54>
 800fc14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fc18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc1c:	f000 bbf3 	b.w	8010406 <__retarget_lock_init_recursive>
 800fc20:	bd10      	pop	{r4, pc}
 800fc22:	bf00      	nop
 800fc24:	08010005 	.word	0x08010005
 800fc28:	0801002b 	.word	0x0801002b
 800fc2c:	08010063 	.word	0x08010063
 800fc30:	08010087 	.word	0x08010087
 800fc34:	20000740 	.word	0x20000740

0800fc38 <stdio_exit_handler>:
 800fc38:	4a02      	ldr	r2, [pc, #8]	@ (800fc44 <stdio_exit_handler+0xc>)
 800fc3a:	4903      	ldr	r1, [pc, #12]	@ (800fc48 <stdio_exit_handler+0x10>)
 800fc3c:	4803      	ldr	r0, [pc, #12]	@ (800fc4c <stdio_exit_handler+0x14>)
 800fc3e:	f000 b8ef 	b.w	800fe20 <_fwalk_sglue>
 800fc42:	bf00      	nop
 800fc44:	2000001c 	.word	0x2000001c
 800fc48:	08012d61 	.word	0x08012d61
 800fc4c:	20000198 	.word	0x20000198

0800fc50 <cleanup_stdio>:
 800fc50:	6841      	ldr	r1, [r0, #4]
 800fc52:	4b0c      	ldr	r3, [pc, #48]	@ (800fc84 <cleanup_stdio+0x34>)
 800fc54:	b510      	push	{r4, lr}
 800fc56:	4299      	cmp	r1, r3
 800fc58:	4604      	mov	r4, r0
 800fc5a:	d001      	beq.n	800fc60 <cleanup_stdio+0x10>
 800fc5c:	f003 f880 	bl	8012d60 <_fflush_r>
 800fc60:	68a1      	ldr	r1, [r4, #8]
 800fc62:	4b09      	ldr	r3, [pc, #36]	@ (800fc88 <cleanup_stdio+0x38>)
 800fc64:	4299      	cmp	r1, r3
 800fc66:	d002      	beq.n	800fc6e <cleanup_stdio+0x1e>
 800fc68:	4620      	mov	r0, r4
 800fc6a:	f003 f879 	bl	8012d60 <_fflush_r>
 800fc6e:	68e1      	ldr	r1, [r4, #12]
 800fc70:	4b06      	ldr	r3, [pc, #24]	@ (800fc8c <cleanup_stdio+0x3c>)
 800fc72:	4299      	cmp	r1, r3
 800fc74:	d004      	beq.n	800fc80 <cleanup_stdio+0x30>
 800fc76:	4620      	mov	r0, r4
 800fc78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc7c:	f003 b870 	b.w	8012d60 <_fflush_r>
 800fc80:	bd10      	pop	{r4, pc}
 800fc82:	bf00      	nop
 800fc84:	20000740 	.word	0x20000740
 800fc88:	200007a8 	.word	0x200007a8
 800fc8c:	20000810 	.word	0x20000810

0800fc90 <__fp_lock>:
 800fc90:	b508      	push	{r3, lr}
 800fc92:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800fc94:	07da      	lsls	r2, r3, #31
 800fc96:	d405      	bmi.n	800fca4 <__fp_lock+0x14>
 800fc98:	898b      	ldrh	r3, [r1, #12]
 800fc9a:	059b      	lsls	r3, r3, #22
 800fc9c:	d402      	bmi.n	800fca4 <__fp_lock+0x14>
 800fc9e:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800fca0:	f000 fbb5 	bl	801040e <__retarget_lock_acquire_recursive>
 800fca4:	2000      	movs	r0, #0
 800fca6:	bd08      	pop	{r3, pc}

0800fca8 <__fp_unlock>:
 800fca8:	b508      	push	{r3, lr}
 800fcaa:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800fcac:	07da      	lsls	r2, r3, #31
 800fcae:	d405      	bmi.n	800fcbc <__fp_unlock+0x14>
 800fcb0:	898b      	ldrh	r3, [r1, #12]
 800fcb2:	059b      	lsls	r3, r3, #22
 800fcb4:	d402      	bmi.n	800fcbc <__fp_unlock+0x14>
 800fcb6:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800fcb8:	f000 fbaf 	bl	801041a <__retarget_lock_release_recursive>
 800fcbc:	2000      	movs	r0, #0
 800fcbe:	bd08      	pop	{r3, pc}

0800fcc0 <global_stdio_init.part.0>:
 800fcc0:	b510      	push	{r4, lr}
 800fcc2:	4b0b      	ldr	r3, [pc, #44]	@ (800fcf0 <global_stdio_init.part.0+0x30>)
 800fcc4:	4c0b      	ldr	r4, [pc, #44]	@ (800fcf4 <global_stdio_init.part.0+0x34>)
 800fcc6:	4a0c      	ldr	r2, [pc, #48]	@ (800fcf8 <global_stdio_init.part.0+0x38>)
 800fcc8:	4620      	mov	r0, r4
 800fcca:	601a      	str	r2, [r3, #0]
 800fccc:	2104      	movs	r1, #4
 800fcce:	2200      	movs	r2, #0
 800fcd0:	f7ff ff7c 	bl	800fbcc <std>
 800fcd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fcd8:	2201      	movs	r2, #1
 800fcda:	2109      	movs	r1, #9
 800fcdc:	f7ff ff76 	bl	800fbcc <std>
 800fce0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fce4:	2202      	movs	r2, #2
 800fce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fcea:	2112      	movs	r1, #18
 800fcec:	f7ff bf6e 	b.w	800fbcc <std>
 800fcf0:	20000878 	.word	0x20000878
 800fcf4:	20000740 	.word	0x20000740
 800fcf8:	0800fc39 	.word	0x0800fc39

0800fcfc <__sfp_lock_acquire>:
 800fcfc:	4801      	ldr	r0, [pc, #4]	@ (800fd04 <__sfp_lock_acquire+0x8>)
 800fcfe:	f000 bb86 	b.w	801040e <__retarget_lock_acquire_recursive>
 800fd02:	bf00      	nop
 800fd04:	2000088b 	.word	0x2000088b

0800fd08 <__sfp_lock_release>:
 800fd08:	4801      	ldr	r0, [pc, #4]	@ (800fd10 <__sfp_lock_release+0x8>)
 800fd0a:	f000 bb86 	b.w	801041a <__retarget_lock_release_recursive>
 800fd0e:	bf00      	nop
 800fd10:	2000088b 	.word	0x2000088b

0800fd14 <__sfp>:
 800fd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd16:	4607      	mov	r7, r0
 800fd18:	f7ff fff0 	bl	800fcfc <__sfp_lock_acquire>
 800fd1c:	4b23      	ldr	r3, [pc, #140]	@ (800fdac <__sfp+0x98>)
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	b90b      	cbnz	r3, 800fd26 <__sfp+0x12>
 800fd22:	f7ff ffcd 	bl	800fcc0 <global_stdio_init.part.0>
 800fd26:	4e22      	ldr	r6, [pc, #136]	@ (800fdb0 <__sfp+0x9c>)
 800fd28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fd2c:	3b01      	subs	r3, #1
 800fd2e:	d50f      	bpl.n	800fd50 <__sfp+0x3c>
 800fd30:	6835      	ldr	r5, [r6, #0]
 800fd32:	2d00      	cmp	r5, #0
 800fd34:	d137      	bne.n	800fda6 <__sfp+0x92>
 800fd36:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800fd3a:	4638      	mov	r0, r7
 800fd3c:	f001 fda4 	bl	8011888 <_malloc_r>
 800fd40:	4604      	mov	r4, r0
 800fd42:	bb28      	cbnz	r0, 800fd90 <__sfp+0x7c>
 800fd44:	6030      	str	r0, [r6, #0]
 800fd46:	f7ff ffdf 	bl	800fd08 <__sfp_lock_release>
 800fd4a:	230c      	movs	r3, #12
 800fd4c:	603b      	str	r3, [r7, #0]
 800fd4e:	e01b      	b.n	800fd88 <__sfp+0x74>
 800fd50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fd54:	b9d5      	cbnz	r5, 800fd8c <__sfp+0x78>
 800fd56:	4b17      	ldr	r3, [pc, #92]	@ (800fdb4 <__sfp+0xa0>)
 800fd58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fd5c:	60e3      	str	r3, [r4, #12]
 800fd5e:	6665      	str	r5, [r4, #100]	@ 0x64
 800fd60:	f000 fb51 	bl	8010406 <__retarget_lock_init_recursive>
 800fd64:	f7ff ffd0 	bl	800fd08 <__sfp_lock_release>
 800fd68:	2208      	movs	r2, #8
 800fd6a:	4629      	mov	r1, r5
 800fd6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fd70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fd74:	6025      	str	r5, [r4, #0]
 800fd76:	61a5      	str	r5, [r4, #24]
 800fd78:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 800fd7c:	f000 fa24 	bl	80101c8 <memset>
 800fd80:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800fd84:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 800fd88:	4620      	mov	r0, r4
 800fd8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd8c:	3468      	adds	r4, #104	@ 0x68
 800fd8e:	e7cd      	b.n	800fd2c <__sfp+0x18>
 800fd90:	2304      	movs	r3, #4
 800fd92:	6005      	str	r5, [r0, #0]
 800fd94:	6043      	str	r3, [r0, #4]
 800fd96:	300c      	adds	r0, #12
 800fd98:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 800fd9c:	4629      	mov	r1, r5
 800fd9e:	60a0      	str	r0, [r4, #8]
 800fda0:	f000 fa12 	bl	80101c8 <memset>
 800fda4:	6034      	str	r4, [r6, #0]
 800fda6:	6836      	ldr	r6, [r6, #0]
 800fda8:	e7be      	b.n	800fd28 <__sfp+0x14>
 800fdaa:	bf00      	nop
 800fdac:	20000878 	.word	0x20000878
 800fdb0:	2000001c 	.word	0x2000001c
 800fdb4:	ffff0001 	.word	0xffff0001

0800fdb8 <__sinit>:
 800fdb8:	b510      	push	{r4, lr}
 800fdba:	4604      	mov	r4, r0
 800fdbc:	f7ff ff9e 	bl	800fcfc <__sfp_lock_acquire>
 800fdc0:	6a23      	ldr	r3, [r4, #32]
 800fdc2:	b11b      	cbz	r3, 800fdcc <__sinit+0x14>
 800fdc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdc8:	f7ff bf9e 	b.w	800fd08 <__sfp_lock_release>
 800fdcc:	4b04      	ldr	r3, [pc, #16]	@ (800fde0 <__sinit+0x28>)
 800fdce:	6223      	str	r3, [r4, #32]
 800fdd0:	4b04      	ldr	r3, [pc, #16]	@ (800fde4 <__sinit+0x2c>)
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d1f5      	bne.n	800fdc4 <__sinit+0xc>
 800fdd8:	f7ff ff72 	bl	800fcc0 <global_stdio_init.part.0>
 800fddc:	e7f2      	b.n	800fdc4 <__sinit+0xc>
 800fdde:	bf00      	nop
 800fde0:	0800fc51 	.word	0x0800fc51
 800fde4:	20000878 	.word	0x20000878

0800fde8 <__fp_lock_all>:
 800fde8:	b508      	push	{r3, lr}
 800fdea:	f7ff ff87 	bl	800fcfc <__sfp_lock_acquire>
 800fdee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fdf2:	2000      	movs	r0, #0
 800fdf4:	4a01      	ldr	r2, [pc, #4]	@ (800fdfc <__fp_lock_all+0x14>)
 800fdf6:	4902      	ldr	r1, [pc, #8]	@ (800fe00 <__fp_lock_all+0x18>)
 800fdf8:	f000 b812 	b.w	800fe20 <_fwalk_sglue>
 800fdfc:	2000001c 	.word	0x2000001c
 800fe00:	0800fc91 	.word	0x0800fc91

0800fe04 <__fp_unlock_all>:
 800fe04:	b508      	push	{r3, lr}
 800fe06:	2000      	movs	r0, #0
 800fe08:	4a03      	ldr	r2, [pc, #12]	@ (800fe18 <__fp_unlock_all+0x14>)
 800fe0a:	4904      	ldr	r1, [pc, #16]	@ (800fe1c <__fp_unlock_all+0x18>)
 800fe0c:	f000 f808 	bl	800fe20 <_fwalk_sglue>
 800fe10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fe14:	f7ff bf78 	b.w	800fd08 <__sfp_lock_release>
 800fe18:	2000001c 	.word	0x2000001c
 800fe1c:	0800fca9 	.word	0x0800fca9

0800fe20 <_fwalk_sglue>:
 800fe20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe24:	4607      	mov	r7, r0
 800fe26:	4688      	mov	r8, r1
 800fe28:	4614      	mov	r4, r2
 800fe2a:	2600      	movs	r6, #0
 800fe2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fe30:	f1b9 0901 	subs.w	r9, r9, #1
 800fe34:	d505      	bpl.n	800fe42 <_fwalk_sglue+0x22>
 800fe36:	6824      	ldr	r4, [r4, #0]
 800fe38:	2c00      	cmp	r4, #0
 800fe3a:	d1f7      	bne.n	800fe2c <_fwalk_sglue+0xc>
 800fe3c:	4630      	mov	r0, r6
 800fe3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe42:	89ab      	ldrh	r3, [r5, #12]
 800fe44:	2b01      	cmp	r3, #1
 800fe46:	d907      	bls.n	800fe58 <_fwalk_sglue+0x38>
 800fe48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fe4c:	3301      	adds	r3, #1
 800fe4e:	d003      	beq.n	800fe58 <_fwalk_sglue+0x38>
 800fe50:	4629      	mov	r1, r5
 800fe52:	4638      	mov	r0, r7
 800fe54:	47c0      	blx	r8
 800fe56:	4306      	orrs	r6, r0
 800fe58:	3568      	adds	r5, #104	@ 0x68
 800fe5a:	e7e9      	b.n	800fe30 <_fwalk_sglue+0x10>

0800fe5c <_iprintf_r>:
 800fe5c:	b40e      	push	{r1, r2, r3}
 800fe5e:	b503      	push	{r0, r1, lr}
 800fe60:	ab03      	add	r3, sp, #12
 800fe62:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe66:	6881      	ldr	r1, [r0, #8]
 800fe68:	9301      	str	r3, [sp, #4]
 800fe6a:	f002 fc8b 	bl	8012784 <_vfiprintf_r>
 800fe6e:	b002      	add	sp, #8
 800fe70:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe74:	b003      	add	sp, #12
 800fe76:	4770      	bx	lr

0800fe78 <iprintf>:
 800fe78:	b40f      	push	{r0, r1, r2, r3}
 800fe7a:	b507      	push	{r0, r1, r2, lr}
 800fe7c:	4906      	ldr	r1, [pc, #24]	@ (800fe98 <iprintf+0x20>)
 800fe7e:	ab04      	add	r3, sp, #16
 800fe80:	6808      	ldr	r0, [r1, #0]
 800fe82:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe86:	6881      	ldr	r1, [r0, #8]
 800fe88:	9301      	str	r3, [sp, #4]
 800fe8a:	f002 fc7b 	bl	8012784 <_vfiprintf_r>
 800fe8e:	b003      	add	sp, #12
 800fe90:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe94:	b004      	add	sp, #16
 800fe96:	4770      	bx	lr
 800fe98:	20000194 	.word	0x20000194

0800fe9c <_puts_r>:
 800fe9c:	6a03      	ldr	r3, [r0, #32]
 800fe9e:	b570      	push	{r4, r5, r6, lr}
 800fea0:	4605      	mov	r5, r0
 800fea2:	460e      	mov	r6, r1
 800fea4:	6884      	ldr	r4, [r0, #8]
 800fea6:	b90b      	cbnz	r3, 800feac <_puts_r+0x10>
 800fea8:	f7ff ff86 	bl	800fdb8 <__sinit>
 800feac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800feae:	07db      	lsls	r3, r3, #31
 800feb0:	d405      	bmi.n	800febe <_puts_r+0x22>
 800feb2:	89a3      	ldrh	r3, [r4, #12]
 800feb4:	0598      	lsls	r0, r3, #22
 800feb6:	d402      	bmi.n	800febe <_puts_r+0x22>
 800feb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800feba:	f000 faa8 	bl	801040e <__retarget_lock_acquire_recursive>
 800febe:	89a3      	ldrh	r3, [r4, #12]
 800fec0:	0719      	lsls	r1, r3, #28
 800fec2:	d502      	bpl.n	800feca <_puts_r+0x2e>
 800fec4:	6923      	ldr	r3, [r4, #16]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d135      	bne.n	800ff36 <_puts_r+0x9a>
 800feca:	4621      	mov	r1, r4
 800fecc:	4628      	mov	r0, r5
 800fece:	f000 f925 	bl	801011c <__swsetup_r>
 800fed2:	b380      	cbz	r0, 800ff36 <_puts_r+0x9a>
 800fed4:	f04f 35ff 	mov.w	r5, #4294967295
 800fed8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800feda:	07da      	lsls	r2, r3, #31
 800fedc:	d405      	bmi.n	800feea <_puts_r+0x4e>
 800fede:	89a3      	ldrh	r3, [r4, #12]
 800fee0:	059b      	lsls	r3, r3, #22
 800fee2:	d402      	bmi.n	800feea <_puts_r+0x4e>
 800fee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fee6:	f000 fa98 	bl	801041a <__retarget_lock_release_recursive>
 800feea:	4628      	mov	r0, r5
 800feec:	bd70      	pop	{r4, r5, r6, pc}
 800feee:	2b00      	cmp	r3, #0
 800fef0:	da04      	bge.n	800fefc <_puts_r+0x60>
 800fef2:	69a2      	ldr	r2, [r4, #24]
 800fef4:	429a      	cmp	r2, r3
 800fef6:	dc17      	bgt.n	800ff28 <_puts_r+0x8c>
 800fef8:	290a      	cmp	r1, #10
 800fefa:	d015      	beq.n	800ff28 <_puts_r+0x8c>
 800fefc:	6823      	ldr	r3, [r4, #0]
 800fefe:	1c5a      	adds	r2, r3, #1
 800ff00:	6022      	str	r2, [r4, #0]
 800ff02:	7019      	strb	r1, [r3, #0]
 800ff04:	68a3      	ldr	r3, [r4, #8]
 800ff06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ff0a:	3b01      	subs	r3, #1
 800ff0c:	60a3      	str	r3, [r4, #8]
 800ff0e:	2900      	cmp	r1, #0
 800ff10:	d1ed      	bne.n	800feee <_puts_r+0x52>
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	da11      	bge.n	800ff3a <_puts_r+0x9e>
 800ff16:	4622      	mov	r2, r4
 800ff18:	210a      	movs	r1, #10
 800ff1a:	4628      	mov	r0, r5
 800ff1c:	f000 f8b7 	bl	801008e <__swbuf_r>
 800ff20:	3001      	adds	r0, #1
 800ff22:	d0d7      	beq.n	800fed4 <_puts_r+0x38>
 800ff24:	250a      	movs	r5, #10
 800ff26:	e7d7      	b.n	800fed8 <_puts_r+0x3c>
 800ff28:	4622      	mov	r2, r4
 800ff2a:	4628      	mov	r0, r5
 800ff2c:	f000 f8af 	bl	801008e <__swbuf_r>
 800ff30:	3001      	adds	r0, #1
 800ff32:	d1e7      	bne.n	800ff04 <_puts_r+0x68>
 800ff34:	e7ce      	b.n	800fed4 <_puts_r+0x38>
 800ff36:	3e01      	subs	r6, #1
 800ff38:	e7e4      	b.n	800ff04 <_puts_r+0x68>
 800ff3a:	6823      	ldr	r3, [r4, #0]
 800ff3c:	1c5a      	adds	r2, r3, #1
 800ff3e:	6022      	str	r2, [r4, #0]
 800ff40:	220a      	movs	r2, #10
 800ff42:	701a      	strb	r2, [r3, #0]
 800ff44:	e7ee      	b.n	800ff24 <_puts_r+0x88>
	...

0800ff48 <puts>:
 800ff48:	4b02      	ldr	r3, [pc, #8]	@ (800ff54 <puts+0xc>)
 800ff4a:	4601      	mov	r1, r0
 800ff4c:	6818      	ldr	r0, [r3, #0]
 800ff4e:	f7ff bfa5 	b.w	800fe9c <_puts_r>
 800ff52:	bf00      	nop
 800ff54:	20000194 	.word	0x20000194

0800ff58 <siscanf>:
 800ff58:	b40e      	push	{r1, r2, r3}
 800ff5a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ff5e:	b570      	push	{r4, r5, r6, lr}
 800ff60:	2500      	movs	r5, #0
 800ff62:	b09d      	sub	sp, #116	@ 0x74
 800ff64:	ac21      	add	r4, sp, #132	@ 0x84
 800ff66:	f854 6b04 	ldr.w	r6, [r4], #4
 800ff6a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ff6e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800ff70:	9002      	str	r0, [sp, #8]
 800ff72:	9006      	str	r0, [sp, #24]
 800ff74:	f7f0 f9aa 	bl	80002cc <strlen>
 800ff78:	4b0b      	ldr	r3, [pc, #44]	@ (800ffa8 <siscanf+0x50>)
 800ff7a:	9003      	str	r0, [sp, #12]
 800ff7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ff7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ff82:	9007      	str	r0, [sp, #28]
 800ff84:	4809      	ldr	r0, [pc, #36]	@ (800ffac <siscanf+0x54>)
 800ff86:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ff8a:	4632      	mov	r2, r6
 800ff8c:	4623      	mov	r3, r4
 800ff8e:	a902      	add	r1, sp, #8
 800ff90:	6800      	ldr	r0, [r0, #0]
 800ff92:	950f      	str	r5, [sp, #60]	@ 0x3c
 800ff94:	9514      	str	r5, [sp, #80]	@ 0x50
 800ff96:	9401      	str	r4, [sp, #4]
 800ff98:	f002 fa4c 	bl	8012434 <__ssvfiscanf_r>
 800ff9c:	b01d      	add	sp, #116	@ 0x74
 800ff9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ffa2:	b003      	add	sp, #12
 800ffa4:	4770      	bx	lr
 800ffa6:	bf00      	nop
 800ffa8:	08010027 	.word	0x08010027
 800ffac:	20000194 	.word	0x20000194

0800ffb0 <_siscanf_r>:
 800ffb0:	b40c      	push	{r2, r3}
 800ffb2:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800ffb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffb8:	2600      	movs	r6, #0
 800ffba:	b09d      	sub	sp, #116	@ 0x74
 800ffbc:	ac22      	add	r4, sp, #136	@ 0x88
 800ffbe:	4605      	mov	r5, r0
 800ffc0:	4608      	mov	r0, r1
 800ffc2:	f854 7b04 	ldr.w	r7, [r4], #4
 800ffc6:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ffca:	9102      	str	r1, [sp, #8]
 800ffcc:	9106      	str	r1, [sp, #24]
 800ffce:	961b      	str	r6, [sp, #108]	@ 0x6c
 800ffd0:	f7f0 f97c 	bl	80002cc <strlen>
 800ffd4:	4b0a      	ldr	r3, [pc, #40]	@ (8010000 <_siscanf_r+0x50>)
 800ffd6:	9003      	str	r0, [sp, #12]
 800ffd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ffda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ffde:	9007      	str	r0, [sp, #28]
 800ffe0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ffe4:	463a      	mov	r2, r7
 800ffe6:	4623      	mov	r3, r4
 800ffe8:	4628      	mov	r0, r5
 800ffea:	a902      	add	r1, sp, #8
 800ffec:	960f      	str	r6, [sp, #60]	@ 0x3c
 800ffee:	9614      	str	r6, [sp, #80]	@ 0x50
 800fff0:	9401      	str	r4, [sp, #4]
 800fff2:	f002 fa1f 	bl	8012434 <__ssvfiscanf_r>
 800fff6:	b01d      	add	sp, #116	@ 0x74
 800fff8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800fffc:	b002      	add	sp, #8
 800fffe:	4770      	bx	lr
 8010000:	08010027 	.word	0x08010027

08010004 <__sread>:
 8010004:	b510      	push	{r4, lr}
 8010006:	460c      	mov	r4, r1
 8010008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801000c:	f000 f9ac 	bl	8010368 <_read_r>
 8010010:	2800      	cmp	r0, #0
 8010012:	bfab      	itete	ge
 8010014:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010016:	89a3      	ldrhlt	r3, [r4, #12]
 8010018:	181b      	addge	r3, r3, r0
 801001a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801001e:	bfac      	ite	ge
 8010020:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010022:	81a3      	strhlt	r3, [r4, #12]
 8010024:	bd10      	pop	{r4, pc}

08010026 <__seofread>:
 8010026:	2000      	movs	r0, #0
 8010028:	4770      	bx	lr

0801002a <__swrite>:
 801002a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801002e:	461f      	mov	r7, r3
 8010030:	898b      	ldrh	r3, [r1, #12]
 8010032:	4605      	mov	r5, r0
 8010034:	05db      	lsls	r3, r3, #23
 8010036:	460c      	mov	r4, r1
 8010038:	4616      	mov	r6, r2
 801003a:	d505      	bpl.n	8010048 <__swrite+0x1e>
 801003c:	2302      	movs	r3, #2
 801003e:	2200      	movs	r2, #0
 8010040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010044:	f000 f97e 	bl	8010344 <_lseek_r>
 8010048:	89a3      	ldrh	r3, [r4, #12]
 801004a:	4632      	mov	r2, r6
 801004c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010050:	81a3      	strh	r3, [r4, #12]
 8010052:	4628      	mov	r0, r5
 8010054:	463b      	mov	r3, r7
 8010056:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801005a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801005e:	f000 b995 	b.w	801038c <_write_r>

08010062 <__sseek>:
 8010062:	b510      	push	{r4, lr}
 8010064:	460c      	mov	r4, r1
 8010066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801006a:	f000 f96b 	bl	8010344 <_lseek_r>
 801006e:	1c43      	adds	r3, r0, #1
 8010070:	89a3      	ldrh	r3, [r4, #12]
 8010072:	bf15      	itete	ne
 8010074:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801007a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801007e:	81a3      	strheq	r3, [r4, #12]
 8010080:	bf18      	it	ne
 8010082:	81a3      	strhne	r3, [r4, #12]
 8010084:	bd10      	pop	{r4, pc}

08010086 <__sclose>:
 8010086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801008a:	f000 b8ed 	b.w	8010268 <_close_r>

0801008e <__swbuf_r>:
 801008e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010090:	460e      	mov	r6, r1
 8010092:	4614      	mov	r4, r2
 8010094:	4605      	mov	r5, r0
 8010096:	b118      	cbz	r0, 80100a0 <__swbuf_r+0x12>
 8010098:	6a03      	ldr	r3, [r0, #32]
 801009a:	b90b      	cbnz	r3, 80100a0 <__swbuf_r+0x12>
 801009c:	f7ff fe8c 	bl	800fdb8 <__sinit>
 80100a0:	69a3      	ldr	r3, [r4, #24]
 80100a2:	60a3      	str	r3, [r4, #8]
 80100a4:	89a3      	ldrh	r3, [r4, #12]
 80100a6:	071a      	lsls	r2, r3, #28
 80100a8:	d501      	bpl.n	80100ae <__swbuf_r+0x20>
 80100aa:	6923      	ldr	r3, [r4, #16]
 80100ac:	b943      	cbnz	r3, 80100c0 <__swbuf_r+0x32>
 80100ae:	4621      	mov	r1, r4
 80100b0:	4628      	mov	r0, r5
 80100b2:	f000 f833 	bl	801011c <__swsetup_r>
 80100b6:	b118      	cbz	r0, 80100c0 <__swbuf_r+0x32>
 80100b8:	f04f 37ff 	mov.w	r7, #4294967295
 80100bc:	4638      	mov	r0, r7
 80100be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80100c0:	6823      	ldr	r3, [r4, #0]
 80100c2:	6922      	ldr	r2, [r4, #16]
 80100c4:	b2f6      	uxtb	r6, r6
 80100c6:	1a98      	subs	r0, r3, r2
 80100c8:	6963      	ldr	r3, [r4, #20]
 80100ca:	4637      	mov	r7, r6
 80100cc:	4283      	cmp	r3, r0
 80100ce:	dc05      	bgt.n	80100dc <__swbuf_r+0x4e>
 80100d0:	4621      	mov	r1, r4
 80100d2:	4628      	mov	r0, r5
 80100d4:	f002 fe44 	bl	8012d60 <_fflush_r>
 80100d8:	2800      	cmp	r0, #0
 80100da:	d1ed      	bne.n	80100b8 <__swbuf_r+0x2a>
 80100dc:	68a3      	ldr	r3, [r4, #8]
 80100de:	3b01      	subs	r3, #1
 80100e0:	60a3      	str	r3, [r4, #8]
 80100e2:	6823      	ldr	r3, [r4, #0]
 80100e4:	1c5a      	adds	r2, r3, #1
 80100e6:	6022      	str	r2, [r4, #0]
 80100e8:	701e      	strb	r6, [r3, #0]
 80100ea:	6962      	ldr	r2, [r4, #20]
 80100ec:	1c43      	adds	r3, r0, #1
 80100ee:	429a      	cmp	r2, r3
 80100f0:	d004      	beq.n	80100fc <__swbuf_r+0x6e>
 80100f2:	89a3      	ldrh	r3, [r4, #12]
 80100f4:	07db      	lsls	r3, r3, #31
 80100f6:	d5e1      	bpl.n	80100bc <__swbuf_r+0x2e>
 80100f8:	2e0a      	cmp	r6, #10
 80100fa:	d1df      	bne.n	80100bc <__swbuf_r+0x2e>
 80100fc:	4621      	mov	r1, r4
 80100fe:	4628      	mov	r0, r5
 8010100:	f002 fe2e 	bl	8012d60 <_fflush_r>
 8010104:	2800      	cmp	r0, #0
 8010106:	d0d9      	beq.n	80100bc <__swbuf_r+0x2e>
 8010108:	e7d6      	b.n	80100b8 <__swbuf_r+0x2a>
	...

0801010c <__swbuf>:
 801010c:	4b02      	ldr	r3, [pc, #8]	@ (8010118 <__swbuf+0xc>)
 801010e:	460a      	mov	r2, r1
 8010110:	4601      	mov	r1, r0
 8010112:	6818      	ldr	r0, [r3, #0]
 8010114:	f7ff bfbb 	b.w	801008e <__swbuf_r>
 8010118:	20000194 	.word	0x20000194

0801011c <__swsetup_r>:
 801011c:	b538      	push	{r3, r4, r5, lr}
 801011e:	4b29      	ldr	r3, [pc, #164]	@ (80101c4 <__swsetup_r+0xa8>)
 8010120:	4605      	mov	r5, r0
 8010122:	6818      	ldr	r0, [r3, #0]
 8010124:	460c      	mov	r4, r1
 8010126:	b118      	cbz	r0, 8010130 <__swsetup_r+0x14>
 8010128:	6a03      	ldr	r3, [r0, #32]
 801012a:	b90b      	cbnz	r3, 8010130 <__swsetup_r+0x14>
 801012c:	f7ff fe44 	bl	800fdb8 <__sinit>
 8010130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010134:	0719      	lsls	r1, r3, #28
 8010136:	d422      	bmi.n	801017e <__swsetup_r+0x62>
 8010138:	06da      	lsls	r2, r3, #27
 801013a:	d407      	bmi.n	801014c <__swsetup_r+0x30>
 801013c:	2209      	movs	r2, #9
 801013e:	602a      	str	r2, [r5, #0]
 8010140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010144:	f04f 30ff 	mov.w	r0, #4294967295
 8010148:	81a3      	strh	r3, [r4, #12]
 801014a:	e033      	b.n	80101b4 <__swsetup_r+0x98>
 801014c:	0758      	lsls	r0, r3, #29
 801014e:	d512      	bpl.n	8010176 <__swsetup_r+0x5a>
 8010150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010152:	b141      	cbz	r1, 8010166 <__swsetup_r+0x4a>
 8010154:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010158:	4299      	cmp	r1, r3
 801015a:	d002      	beq.n	8010162 <__swsetup_r+0x46>
 801015c:	4628      	mov	r0, r5
 801015e:	f000 ffdf 	bl	8011120 <_free_r>
 8010162:	2300      	movs	r3, #0
 8010164:	6363      	str	r3, [r4, #52]	@ 0x34
 8010166:	89a3      	ldrh	r3, [r4, #12]
 8010168:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801016c:	81a3      	strh	r3, [r4, #12]
 801016e:	2300      	movs	r3, #0
 8010170:	6063      	str	r3, [r4, #4]
 8010172:	6923      	ldr	r3, [r4, #16]
 8010174:	6023      	str	r3, [r4, #0]
 8010176:	89a3      	ldrh	r3, [r4, #12]
 8010178:	f043 0308 	orr.w	r3, r3, #8
 801017c:	81a3      	strh	r3, [r4, #12]
 801017e:	6923      	ldr	r3, [r4, #16]
 8010180:	b94b      	cbnz	r3, 8010196 <__swsetup_r+0x7a>
 8010182:	89a3      	ldrh	r3, [r4, #12]
 8010184:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801018c:	d003      	beq.n	8010196 <__swsetup_r+0x7a>
 801018e:	4621      	mov	r1, r4
 8010190:	4628      	mov	r0, r5
 8010192:	f002 ff92 	bl	80130ba <__smakebuf_r>
 8010196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801019a:	f013 0201 	ands.w	r2, r3, #1
 801019e:	d00a      	beq.n	80101b6 <__swsetup_r+0x9a>
 80101a0:	2200      	movs	r2, #0
 80101a2:	60a2      	str	r2, [r4, #8]
 80101a4:	6962      	ldr	r2, [r4, #20]
 80101a6:	4252      	negs	r2, r2
 80101a8:	61a2      	str	r2, [r4, #24]
 80101aa:	6922      	ldr	r2, [r4, #16]
 80101ac:	b942      	cbnz	r2, 80101c0 <__swsetup_r+0xa4>
 80101ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80101b2:	d1c5      	bne.n	8010140 <__swsetup_r+0x24>
 80101b4:	bd38      	pop	{r3, r4, r5, pc}
 80101b6:	0799      	lsls	r1, r3, #30
 80101b8:	bf58      	it	pl
 80101ba:	6962      	ldrpl	r2, [r4, #20]
 80101bc:	60a2      	str	r2, [r4, #8]
 80101be:	e7f4      	b.n	80101aa <__swsetup_r+0x8e>
 80101c0:	2000      	movs	r0, #0
 80101c2:	e7f7      	b.n	80101b4 <__swsetup_r+0x98>
 80101c4:	20000194 	.word	0x20000194

080101c8 <memset>:
 80101c8:	4603      	mov	r3, r0
 80101ca:	4402      	add	r2, r0
 80101cc:	4293      	cmp	r3, r2
 80101ce:	d100      	bne.n	80101d2 <memset+0xa>
 80101d0:	4770      	bx	lr
 80101d2:	f803 1b01 	strb.w	r1, [r3], #1
 80101d6:	e7f9      	b.n	80101cc <memset+0x4>

080101d8 <strncmp>:
 80101d8:	b510      	push	{r4, lr}
 80101da:	b16a      	cbz	r2, 80101f8 <strncmp+0x20>
 80101dc:	3901      	subs	r1, #1
 80101de:	1884      	adds	r4, r0, r2
 80101e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80101e8:	429a      	cmp	r2, r3
 80101ea:	d103      	bne.n	80101f4 <strncmp+0x1c>
 80101ec:	42a0      	cmp	r0, r4
 80101ee:	d001      	beq.n	80101f4 <strncmp+0x1c>
 80101f0:	2a00      	cmp	r2, #0
 80101f2:	d1f5      	bne.n	80101e0 <strncmp+0x8>
 80101f4:	1ad0      	subs	r0, r2, r3
 80101f6:	bd10      	pop	{r4, pc}
 80101f8:	4610      	mov	r0, r2
 80101fa:	e7fc      	b.n	80101f6 <strncmp+0x1e>

080101fc <_setlocale_r>:
 80101fc:	b510      	push	{r4, lr}
 80101fe:	4614      	mov	r4, r2
 8010200:	b122      	cbz	r2, 801020c <_setlocale_r+0x10>
 8010202:	4610      	mov	r0, r2
 8010204:	4909      	ldr	r1, [pc, #36]	@ (801022c <_setlocale_r+0x30>)
 8010206:	f7f0 f857 	bl	80002b8 <strcmp>
 801020a:	b908      	cbnz	r0, 8010210 <_setlocale_r+0x14>
 801020c:	4808      	ldr	r0, [pc, #32]	@ (8010230 <_setlocale_r+0x34>)
 801020e:	bd10      	pop	{r4, pc}
 8010210:	4620      	mov	r0, r4
 8010212:	4907      	ldr	r1, [pc, #28]	@ (8010230 <_setlocale_r+0x34>)
 8010214:	f7f0 f850 	bl	80002b8 <strcmp>
 8010218:	2800      	cmp	r0, #0
 801021a:	d0f7      	beq.n	801020c <_setlocale_r+0x10>
 801021c:	4620      	mov	r0, r4
 801021e:	4905      	ldr	r1, [pc, #20]	@ (8010234 <_setlocale_r+0x38>)
 8010220:	f7f0 f84a 	bl	80002b8 <strcmp>
 8010224:	2800      	cmp	r0, #0
 8010226:	d0f1      	beq.n	801020c <_setlocale_r+0x10>
 8010228:	2000      	movs	r0, #0
 801022a:	e7f0      	b.n	801020e <_setlocale_r+0x12>
 801022c:	08013b56 	.word	0x08013b56
 8010230:	08013b54 	.word	0x08013b54
 8010234:	08013d09 	.word	0x08013d09

08010238 <__locale_mb_cur_max>:
 8010238:	4b01      	ldr	r3, [pc, #4]	@ (8010240 <__locale_mb_cur_max+0x8>)
 801023a:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 801023e:	4770      	bx	lr
 8010240:	20000028 	.word	0x20000028

08010244 <setlocale>:
 8010244:	4b02      	ldr	r3, [pc, #8]	@ (8010250 <setlocale+0xc>)
 8010246:	460a      	mov	r2, r1
 8010248:	4601      	mov	r1, r0
 801024a:	6818      	ldr	r0, [r3, #0]
 801024c:	f7ff bfd6 	b.w	80101fc <_setlocale_r>
 8010250:	20000194 	.word	0x20000194

08010254 <__localeconv_l>:
 8010254:	30f0      	adds	r0, #240	@ 0xf0
 8010256:	4770      	bx	lr

08010258 <_localeconv_r>:
 8010258:	4800      	ldr	r0, [pc, #0]	@ (801025c <_localeconv_r+0x4>)
 801025a:	4770      	bx	lr
 801025c:	20000118 	.word	0x20000118

08010260 <localeconv>:
 8010260:	4800      	ldr	r0, [pc, #0]	@ (8010264 <localeconv+0x4>)
 8010262:	4770      	bx	lr
 8010264:	20000118 	.word	0x20000118

08010268 <_close_r>:
 8010268:	b538      	push	{r3, r4, r5, lr}
 801026a:	2300      	movs	r3, #0
 801026c:	4d05      	ldr	r5, [pc, #20]	@ (8010284 <_close_r+0x1c>)
 801026e:	4604      	mov	r4, r0
 8010270:	4608      	mov	r0, r1
 8010272:	602b      	str	r3, [r5, #0]
 8010274:	f7f2 ff13 	bl	800309e <_close>
 8010278:	1c43      	adds	r3, r0, #1
 801027a:	d102      	bne.n	8010282 <_close_r+0x1a>
 801027c:	682b      	ldr	r3, [r5, #0]
 801027e:	b103      	cbz	r3, 8010282 <_close_r+0x1a>
 8010280:	6023      	str	r3, [r4, #0]
 8010282:	bd38      	pop	{r3, r4, r5, pc}
 8010284:	20000880 	.word	0x20000880

08010288 <_reclaim_reent>:
 8010288:	4b2d      	ldr	r3, [pc, #180]	@ (8010340 <_reclaim_reent+0xb8>)
 801028a:	b570      	push	{r4, r5, r6, lr}
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	4604      	mov	r4, r0
 8010290:	4283      	cmp	r3, r0
 8010292:	d053      	beq.n	801033c <_reclaim_reent+0xb4>
 8010294:	69c3      	ldr	r3, [r0, #28]
 8010296:	b31b      	cbz	r3, 80102e0 <_reclaim_reent+0x58>
 8010298:	68db      	ldr	r3, [r3, #12]
 801029a:	b163      	cbz	r3, 80102b6 <_reclaim_reent+0x2e>
 801029c:	2500      	movs	r5, #0
 801029e:	69e3      	ldr	r3, [r4, #28]
 80102a0:	68db      	ldr	r3, [r3, #12]
 80102a2:	5959      	ldr	r1, [r3, r5]
 80102a4:	b9b1      	cbnz	r1, 80102d4 <_reclaim_reent+0x4c>
 80102a6:	3504      	adds	r5, #4
 80102a8:	2d80      	cmp	r5, #128	@ 0x80
 80102aa:	d1f8      	bne.n	801029e <_reclaim_reent+0x16>
 80102ac:	69e3      	ldr	r3, [r4, #28]
 80102ae:	4620      	mov	r0, r4
 80102b0:	68d9      	ldr	r1, [r3, #12]
 80102b2:	f000 ff35 	bl	8011120 <_free_r>
 80102b6:	69e3      	ldr	r3, [r4, #28]
 80102b8:	6819      	ldr	r1, [r3, #0]
 80102ba:	b111      	cbz	r1, 80102c2 <_reclaim_reent+0x3a>
 80102bc:	4620      	mov	r0, r4
 80102be:	f000 ff2f 	bl	8011120 <_free_r>
 80102c2:	69e3      	ldr	r3, [r4, #28]
 80102c4:	689d      	ldr	r5, [r3, #8]
 80102c6:	b15d      	cbz	r5, 80102e0 <_reclaim_reent+0x58>
 80102c8:	4629      	mov	r1, r5
 80102ca:	4620      	mov	r0, r4
 80102cc:	682d      	ldr	r5, [r5, #0]
 80102ce:	f000 ff27 	bl	8011120 <_free_r>
 80102d2:	e7f8      	b.n	80102c6 <_reclaim_reent+0x3e>
 80102d4:	680e      	ldr	r6, [r1, #0]
 80102d6:	4620      	mov	r0, r4
 80102d8:	f000 ff22 	bl	8011120 <_free_r>
 80102dc:	4631      	mov	r1, r6
 80102de:	e7e1      	b.n	80102a4 <_reclaim_reent+0x1c>
 80102e0:	6961      	ldr	r1, [r4, #20]
 80102e2:	b111      	cbz	r1, 80102ea <_reclaim_reent+0x62>
 80102e4:	4620      	mov	r0, r4
 80102e6:	f000 ff1b 	bl	8011120 <_free_r>
 80102ea:	69e1      	ldr	r1, [r4, #28]
 80102ec:	b111      	cbz	r1, 80102f4 <_reclaim_reent+0x6c>
 80102ee:	4620      	mov	r0, r4
 80102f0:	f000 ff16 	bl	8011120 <_free_r>
 80102f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80102f6:	b111      	cbz	r1, 80102fe <_reclaim_reent+0x76>
 80102f8:	4620      	mov	r0, r4
 80102fa:	f000 ff11 	bl	8011120 <_free_r>
 80102fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010300:	b111      	cbz	r1, 8010308 <_reclaim_reent+0x80>
 8010302:	4620      	mov	r0, r4
 8010304:	f000 ff0c 	bl	8011120 <_free_r>
 8010308:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801030a:	b111      	cbz	r1, 8010312 <_reclaim_reent+0x8a>
 801030c:	4620      	mov	r0, r4
 801030e:	f000 ff07 	bl	8011120 <_free_r>
 8010312:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010314:	b111      	cbz	r1, 801031c <_reclaim_reent+0x94>
 8010316:	4620      	mov	r0, r4
 8010318:	f000 ff02 	bl	8011120 <_free_r>
 801031c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801031e:	b111      	cbz	r1, 8010326 <_reclaim_reent+0x9e>
 8010320:	4620      	mov	r0, r4
 8010322:	f000 fefd 	bl	8011120 <_free_r>
 8010326:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010328:	b111      	cbz	r1, 8010330 <_reclaim_reent+0xa8>
 801032a:	4620      	mov	r0, r4
 801032c:	f000 fef8 	bl	8011120 <_free_r>
 8010330:	6a23      	ldr	r3, [r4, #32]
 8010332:	b11b      	cbz	r3, 801033c <_reclaim_reent+0xb4>
 8010334:	4620      	mov	r0, r4
 8010336:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801033a:	4718      	bx	r3
 801033c:	bd70      	pop	{r4, r5, r6, pc}
 801033e:	bf00      	nop
 8010340:	20000194 	.word	0x20000194

08010344 <_lseek_r>:
 8010344:	b538      	push	{r3, r4, r5, lr}
 8010346:	4604      	mov	r4, r0
 8010348:	4608      	mov	r0, r1
 801034a:	4611      	mov	r1, r2
 801034c:	2200      	movs	r2, #0
 801034e:	4d05      	ldr	r5, [pc, #20]	@ (8010364 <_lseek_r+0x20>)
 8010350:	602a      	str	r2, [r5, #0]
 8010352:	461a      	mov	r2, r3
 8010354:	f7f2 fead 	bl	80030b2 <_lseek>
 8010358:	1c43      	adds	r3, r0, #1
 801035a:	d102      	bne.n	8010362 <_lseek_r+0x1e>
 801035c:	682b      	ldr	r3, [r5, #0]
 801035e:	b103      	cbz	r3, 8010362 <_lseek_r+0x1e>
 8010360:	6023      	str	r3, [r4, #0]
 8010362:	bd38      	pop	{r3, r4, r5, pc}
 8010364:	20000880 	.word	0x20000880

08010368 <_read_r>:
 8010368:	b538      	push	{r3, r4, r5, lr}
 801036a:	4604      	mov	r4, r0
 801036c:	4608      	mov	r0, r1
 801036e:	4611      	mov	r1, r2
 8010370:	2200      	movs	r2, #0
 8010372:	4d05      	ldr	r5, [pc, #20]	@ (8010388 <_read_r+0x20>)
 8010374:	602a      	str	r2, [r5, #0]
 8010376:	461a      	mov	r2, r3
 8010378:	f7f2 fe73 	bl	8003062 <_read>
 801037c:	1c43      	adds	r3, r0, #1
 801037e:	d102      	bne.n	8010386 <_read_r+0x1e>
 8010380:	682b      	ldr	r3, [r5, #0]
 8010382:	b103      	cbz	r3, 8010386 <_read_r+0x1e>
 8010384:	6023      	str	r3, [r4, #0]
 8010386:	bd38      	pop	{r3, r4, r5, pc}
 8010388:	20000880 	.word	0x20000880

0801038c <_write_r>:
 801038c:	b538      	push	{r3, r4, r5, lr}
 801038e:	4604      	mov	r4, r0
 8010390:	4608      	mov	r0, r1
 8010392:	4611      	mov	r1, r2
 8010394:	2200      	movs	r2, #0
 8010396:	4d05      	ldr	r5, [pc, #20]	@ (80103ac <_write_r+0x20>)
 8010398:	602a      	str	r2, [r5, #0]
 801039a:	461a      	mov	r2, r3
 801039c:	f7f2 fe71 	bl	8003082 <_write>
 80103a0:	1c43      	adds	r3, r0, #1
 80103a2:	d102      	bne.n	80103aa <_write_r+0x1e>
 80103a4:	682b      	ldr	r3, [r5, #0]
 80103a6:	b103      	cbz	r3, 80103aa <_write_r+0x1e>
 80103a8:	6023      	str	r3, [r4, #0]
 80103aa:	bd38      	pop	{r3, r4, r5, pc}
 80103ac:	20000880 	.word	0x20000880

080103b0 <__errno>:
 80103b0:	4b01      	ldr	r3, [pc, #4]	@ (80103b8 <__errno+0x8>)
 80103b2:	6818      	ldr	r0, [r3, #0]
 80103b4:	4770      	bx	lr
 80103b6:	bf00      	nop
 80103b8:	20000194 	.word	0x20000194

080103bc <__libc_init_array>:
 80103bc:	b570      	push	{r4, r5, r6, lr}
 80103be:	2600      	movs	r6, #0
 80103c0:	4d0c      	ldr	r5, [pc, #48]	@ (80103f4 <__libc_init_array+0x38>)
 80103c2:	4c0d      	ldr	r4, [pc, #52]	@ (80103f8 <__libc_init_array+0x3c>)
 80103c4:	1b64      	subs	r4, r4, r5
 80103c6:	10a4      	asrs	r4, r4, #2
 80103c8:	42a6      	cmp	r6, r4
 80103ca:	d109      	bne.n	80103e0 <__libc_init_array+0x24>
 80103cc:	f003 f9d0 	bl	8013770 <_init>
 80103d0:	2600      	movs	r6, #0
 80103d2:	4d0a      	ldr	r5, [pc, #40]	@ (80103fc <__libc_init_array+0x40>)
 80103d4:	4c0a      	ldr	r4, [pc, #40]	@ (8010400 <__libc_init_array+0x44>)
 80103d6:	1b64      	subs	r4, r4, r5
 80103d8:	10a4      	asrs	r4, r4, #2
 80103da:	42a6      	cmp	r6, r4
 80103dc:	d105      	bne.n	80103ea <__libc_init_array+0x2e>
 80103de:	bd70      	pop	{r4, r5, r6, pc}
 80103e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80103e4:	4798      	blx	r3
 80103e6:	3601      	adds	r6, #1
 80103e8:	e7ee      	b.n	80103c8 <__libc_init_array+0xc>
 80103ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80103ee:	4798      	blx	r3
 80103f0:	3601      	adds	r6, #1
 80103f2:	e7f2      	b.n	80103da <__libc_init_array+0x1e>
 80103f4:	08013f90 	.word	0x08013f90
 80103f8:	08013f90 	.word	0x08013f90
 80103fc:	08013f90 	.word	0x08013f90
 8010400:	08013f94 	.word	0x08013f94

08010404 <__retarget_lock_init>:
 8010404:	4770      	bx	lr

08010406 <__retarget_lock_init_recursive>:
 8010406:	4770      	bx	lr

08010408 <__retarget_lock_close>:
 8010408:	4770      	bx	lr

0801040a <__retarget_lock_close_recursive>:
 801040a:	4770      	bx	lr

0801040c <__retarget_lock_acquire>:
 801040c:	4770      	bx	lr

0801040e <__retarget_lock_acquire_recursive>:
 801040e:	4770      	bx	lr

08010410 <__retarget_lock_try_acquire>:
 8010410:	2001      	movs	r0, #1
 8010412:	4770      	bx	lr

08010414 <__retarget_lock_try_acquire_recursive>:
 8010414:	2001      	movs	r0, #1
 8010416:	4770      	bx	lr

08010418 <__retarget_lock_release>:
 8010418:	4770      	bx	lr

0801041a <__retarget_lock_release_recursive>:
 801041a:	4770      	bx	lr

0801041c <memchr>:
 801041c:	4603      	mov	r3, r0
 801041e:	b510      	push	{r4, lr}
 8010420:	b2c9      	uxtb	r1, r1
 8010422:	4402      	add	r2, r0
 8010424:	4293      	cmp	r3, r2
 8010426:	4618      	mov	r0, r3
 8010428:	d101      	bne.n	801042e <memchr+0x12>
 801042a:	2000      	movs	r0, #0
 801042c:	e003      	b.n	8010436 <memchr+0x1a>
 801042e:	7804      	ldrb	r4, [r0, #0]
 8010430:	3301      	adds	r3, #1
 8010432:	428c      	cmp	r4, r1
 8010434:	d1f6      	bne.n	8010424 <memchr+0x8>
 8010436:	bd10      	pop	{r4, pc}

08010438 <memcpy>:
 8010438:	440a      	add	r2, r1
 801043a:	4291      	cmp	r1, r2
 801043c:	f100 33ff 	add.w	r3, r0, #4294967295
 8010440:	d100      	bne.n	8010444 <memcpy+0xc>
 8010442:	4770      	bx	lr
 8010444:	b510      	push	{r4, lr}
 8010446:	f811 4b01 	ldrb.w	r4, [r1], #1
 801044a:	4291      	cmp	r1, r2
 801044c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010450:	d1f9      	bne.n	8010446 <memcpy+0xe>
 8010452:	bd10      	pop	{r4, pc}

08010454 <nan>:
 8010454:	2000      	movs	r0, #0
 8010456:	4901      	ldr	r1, [pc, #4]	@ (801045c <nan+0x8>)
 8010458:	4770      	bx	lr
 801045a:	bf00      	nop
 801045c:	7ff80000 	.word	0x7ff80000

08010460 <nanf>:
 8010460:	4800      	ldr	r0, [pc, #0]	@ (8010464 <nanf+0x4>)
 8010462:	4770      	bx	lr
 8010464:	7fc00000 	.word	0x7fc00000

08010468 <quorem>:
 8010468:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801046c:	6903      	ldr	r3, [r0, #16]
 801046e:	690c      	ldr	r4, [r1, #16]
 8010470:	4607      	mov	r7, r0
 8010472:	42a3      	cmp	r3, r4
 8010474:	db7e      	blt.n	8010574 <quorem+0x10c>
 8010476:	3c01      	subs	r4, #1
 8010478:	00a3      	lsls	r3, r4, #2
 801047a:	f100 0514 	add.w	r5, r0, #20
 801047e:	f101 0814 	add.w	r8, r1, #20
 8010482:	9300      	str	r3, [sp, #0]
 8010484:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010488:	9301      	str	r3, [sp, #4]
 801048a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801048e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010492:	3301      	adds	r3, #1
 8010494:	429a      	cmp	r2, r3
 8010496:	fbb2 f6f3 	udiv	r6, r2, r3
 801049a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801049e:	d32e      	bcc.n	80104fe <quorem+0x96>
 80104a0:	f04f 0a00 	mov.w	sl, #0
 80104a4:	46c4      	mov	ip, r8
 80104a6:	46ae      	mov	lr, r5
 80104a8:	46d3      	mov	fp, sl
 80104aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80104ae:	b298      	uxth	r0, r3
 80104b0:	fb06 a000 	mla	r0, r6, r0, sl
 80104b4:	0c1b      	lsrs	r3, r3, #16
 80104b6:	0c02      	lsrs	r2, r0, #16
 80104b8:	fb06 2303 	mla	r3, r6, r3, r2
 80104bc:	f8de 2000 	ldr.w	r2, [lr]
 80104c0:	b280      	uxth	r0, r0
 80104c2:	b292      	uxth	r2, r2
 80104c4:	1a12      	subs	r2, r2, r0
 80104c6:	445a      	add	r2, fp
 80104c8:	f8de 0000 	ldr.w	r0, [lr]
 80104cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80104d0:	b29b      	uxth	r3, r3
 80104d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80104d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80104da:	b292      	uxth	r2, r2
 80104dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80104e0:	45e1      	cmp	r9, ip
 80104e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80104e6:	f84e 2b04 	str.w	r2, [lr], #4
 80104ea:	d2de      	bcs.n	80104aa <quorem+0x42>
 80104ec:	9b00      	ldr	r3, [sp, #0]
 80104ee:	58eb      	ldr	r3, [r5, r3]
 80104f0:	b92b      	cbnz	r3, 80104fe <quorem+0x96>
 80104f2:	9b01      	ldr	r3, [sp, #4]
 80104f4:	3b04      	subs	r3, #4
 80104f6:	429d      	cmp	r5, r3
 80104f8:	461a      	mov	r2, r3
 80104fa:	d32f      	bcc.n	801055c <quorem+0xf4>
 80104fc:	613c      	str	r4, [r7, #16]
 80104fe:	4638      	mov	r0, r7
 8010500:	f001 fd26 	bl	8011f50 <__mcmp>
 8010504:	2800      	cmp	r0, #0
 8010506:	db25      	blt.n	8010554 <quorem+0xec>
 8010508:	4629      	mov	r1, r5
 801050a:	2000      	movs	r0, #0
 801050c:	f858 2b04 	ldr.w	r2, [r8], #4
 8010510:	f8d1 c000 	ldr.w	ip, [r1]
 8010514:	fa1f fe82 	uxth.w	lr, r2
 8010518:	fa1f f38c 	uxth.w	r3, ip
 801051c:	eba3 030e 	sub.w	r3, r3, lr
 8010520:	4403      	add	r3, r0
 8010522:	0c12      	lsrs	r2, r2, #16
 8010524:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010528:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801052c:	b29b      	uxth	r3, r3
 801052e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010532:	45c1      	cmp	r9, r8
 8010534:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010538:	f841 3b04 	str.w	r3, [r1], #4
 801053c:	d2e6      	bcs.n	801050c <quorem+0xa4>
 801053e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010542:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010546:	b922      	cbnz	r2, 8010552 <quorem+0xea>
 8010548:	3b04      	subs	r3, #4
 801054a:	429d      	cmp	r5, r3
 801054c:	461a      	mov	r2, r3
 801054e:	d30b      	bcc.n	8010568 <quorem+0x100>
 8010550:	613c      	str	r4, [r7, #16]
 8010552:	3601      	adds	r6, #1
 8010554:	4630      	mov	r0, r6
 8010556:	b003      	add	sp, #12
 8010558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801055c:	6812      	ldr	r2, [r2, #0]
 801055e:	3b04      	subs	r3, #4
 8010560:	2a00      	cmp	r2, #0
 8010562:	d1cb      	bne.n	80104fc <quorem+0x94>
 8010564:	3c01      	subs	r4, #1
 8010566:	e7c6      	b.n	80104f6 <quorem+0x8e>
 8010568:	6812      	ldr	r2, [r2, #0]
 801056a:	3b04      	subs	r3, #4
 801056c:	2a00      	cmp	r2, #0
 801056e:	d1ef      	bne.n	8010550 <quorem+0xe8>
 8010570:	3c01      	subs	r4, #1
 8010572:	e7ea      	b.n	801054a <quorem+0xe2>
 8010574:	2000      	movs	r0, #0
 8010576:	e7ee      	b.n	8010556 <quorem+0xee>

08010578 <_dtoa_r>:
 8010578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801057c:	4614      	mov	r4, r2
 801057e:	461d      	mov	r5, r3
 8010580:	69c7      	ldr	r7, [r0, #28]
 8010582:	b097      	sub	sp, #92	@ 0x5c
 8010584:	4681      	mov	r9, r0
 8010586:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801058a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801058c:	b97f      	cbnz	r7, 80105ae <_dtoa_r+0x36>
 801058e:	2010      	movs	r0, #16
 8010590:	f001 f948 	bl	8011824 <malloc>
 8010594:	4602      	mov	r2, r0
 8010596:	f8c9 001c 	str.w	r0, [r9, #28]
 801059a:	b920      	cbnz	r0, 80105a6 <_dtoa_r+0x2e>
 801059c:	21ef      	movs	r1, #239	@ 0xef
 801059e:	4bac      	ldr	r3, [pc, #688]	@ (8010850 <_dtoa_r+0x2d8>)
 80105a0:	48ac      	ldr	r0, [pc, #688]	@ (8010854 <_dtoa_r+0x2dc>)
 80105a2:	f002 ff0b 	bl	80133bc <__assert_func>
 80105a6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80105aa:	6007      	str	r7, [r0, #0]
 80105ac:	60c7      	str	r7, [r0, #12]
 80105ae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80105b2:	6819      	ldr	r1, [r3, #0]
 80105b4:	b159      	cbz	r1, 80105ce <_dtoa_r+0x56>
 80105b6:	685a      	ldr	r2, [r3, #4]
 80105b8:	2301      	movs	r3, #1
 80105ba:	4093      	lsls	r3, r2
 80105bc:	604a      	str	r2, [r1, #4]
 80105be:	608b      	str	r3, [r1, #8]
 80105c0:	4648      	mov	r0, r9
 80105c2:	f001 fa49 	bl	8011a58 <_Bfree>
 80105c6:	2200      	movs	r2, #0
 80105c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80105cc:	601a      	str	r2, [r3, #0]
 80105ce:	1e2b      	subs	r3, r5, #0
 80105d0:	bfaf      	iteee	ge
 80105d2:	2300      	movge	r3, #0
 80105d4:	2201      	movlt	r2, #1
 80105d6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80105da:	9307      	strlt	r3, [sp, #28]
 80105dc:	bfa8      	it	ge
 80105de:	6033      	strge	r3, [r6, #0]
 80105e0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80105e4:	4b9c      	ldr	r3, [pc, #624]	@ (8010858 <_dtoa_r+0x2e0>)
 80105e6:	bfb8      	it	lt
 80105e8:	6032      	strlt	r2, [r6, #0]
 80105ea:	ea33 0308 	bics.w	r3, r3, r8
 80105ee:	d112      	bne.n	8010616 <_dtoa_r+0x9e>
 80105f0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80105f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80105f6:	6013      	str	r3, [r2, #0]
 80105f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80105fc:	4323      	orrs	r3, r4
 80105fe:	f000 855e 	beq.w	80110be <_dtoa_r+0xb46>
 8010602:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010604:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801085c <_dtoa_r+0x2e4>
 8010608:	2b00      	cmp	r3, #0
 801060a:	f000 8560 	beq.w	80110ce <_dtoa_r+0xb56>
 801060e:	f10a 0303 	add.w	r3, sl, #3
 8010612:	f000 bd5a 	b.w	80110ca <_dtoa_r+0xb52>
 8010616:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801061a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801061e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010622:	2200      	movs	r2, #0
 8010624:	2300      	movs	r3, #0
 8010626:	f7f0 fc5b 	bl	8000ee0 <__aeabi_dcmpeq>
 801062a:	4607      	mov	r7, r0
 801062c:	b158      	cbz	r0, 8010646 <_dtoa_r+0xce>
 801062e:	2301      	movs	r3, #1
 8010630:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8010632:	6013      	str	r3, [r2, #0]
 8010634:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010636:	b113      	cbz	r3, 801063e <_dtoa_r+0xc6>
 8010638:	4b89      	ldr	r3, [pc, #548]	@ (8010860 <_dtoa_r+0x2e8>)
 801063a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801063c:	6013      	str	r3, [r2, #0]
 801063e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8010864 <_dtoa_r+0x2ec>
 8010642:	f000 bd44 	b.w	80110ce <_dtoa_r+0xb56>
 8010646:	ab14      	add	r3, sp, #80	@ 0x50
 8010648:	9301      	str	r3, [sp, #4]
 801064a:	ab15      	add	r3, sp, #84	@ 0x54
 801064c:	9300      	str	r3, [sp, #0]
 801064e:	4648      	mov	r0, r9
 8010650:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010654:	f001 fd94 	bl	8012180 <__d2b>
 8010658:	f3c8 560a 	ubfx	r6, r8, #20, #11
 801065c:	9003      	str	r0, [sp, #12]
 801065e:	2e00      	cmp	r6, #0
 8010660:	d078      	beq.n	8010754 <_dtoa_r+0x1dc>
 8010662:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010668:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801066c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010670:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010674:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010678:	9712      	str	r7, [sp, #72]	@ 0x48
 801067a:	4619      	mov	r1, r3
 801067c:	2200      	movs	r2, #0
 801067e:	4b7a      	ldr	r3, [pc, #488]	@ (8010868 <_dtoa_r+0x2f0>)
 8010680:	f7f0 f80e 	bl	80006a0 <__aeabi_dsub>
 8010684:	a36c      	add	r3, pc, #432	@ (adr r3, 8010838 <_dtoa_r+0x2c0>)
 8010686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068a:	f7f0 f9c1 	bl	8000a10 <__aeabi_dmul>
 801068e:	a36c      	add	r3, pc, #432	@ (adr r3, 8010840 <_dtoa_r+0x2c8>)
 8010690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010694:	f7f0 f806 	bl	80006a4 <__adddf3>
 8010698:	4604      	mov	r4, r0
 801069a:	4630      	mov	r0, r6
 801069c:	460d      	mov	r5, r1
 801069e:	f7f0 f94d 	bl	800093c <__aeabi_i2d>
 80106a2:	a369      	add	r3, pc, #420	@ (adr r3, 8010848 <_dtoa_r+0x2d0>)
 80106a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a8:	f7f0 f9b2 	bl	8000a10 <__aeabi_dmul>
 80106ac:	4602      	mov	r2, r0
 80106ae:	460b      	mov	r3, r1
 80106b0:	4620      	mov	r0, r4
 80106b2:	4629      	mov	r1, r5
 80106b4:	f7ef fff6 	bl	80006a4 <__adddf3>
 80106b8:	4604      	mov	r4, r0
 80106ba:	460d      	mov	r5, r1
 80106bc:	f7f0 fc58 	bl	8000f70 <__aeabi_d2iz>
 80106c0:	2200      	movs	r2, #0
 80106c2:	4607      	mov	r7, r0
 80106c4:	2300      	movs	r3, #0
 80106c6:	4620      	mov	r0, r4
 80106c8:	4629      	mov	r1, r5
 80106ca:	f7f0 fc13 	bl	8000ef4 <__aeabi_dcmplt>
 80106ce:	b140      	cbz	r0, 80106e2 <_dtoa_r+0x16a>
 80106d0:	4638      	mov	r0, r7
 80106d2:	f7f0 f933 	bl	800093c <__aeabi_i2d>
 80106d6:	4622      	mov	r2, r4
 80106d8:	462b      	mov	r3, r5
 80106da:	f7f0 fc01 	bl	8000ee0 <__aeabi_dcmpeq>
 80106de:	b900      	cbnz	r0, 80106e2 <_dtoa_r+0x16a>
 80106e0:	3f01      	subs	r7, #1
 80106e2:	2f16      	cmp	r7, #22
 80106e4:	d854      	bhi.n	8010790 <_dtoa_r+0x218>
 80106e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80106ea:	4b60      	ldr	r3, [pc, #384]	@ (801086c <_dtoa_r+0x2f4>)
 80106ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80106f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106f4:	f7f0 fbfe 	bl	8000ef4 <__aeabi_dcmplt>
 80106f8:	2800      	cmp	r0, #0
 80106fa:	d04b      	beq.n	8010794 <_dtoa_r+0x21c>
 80106fc:	2300      	movs	r3, #0
 80106fe:	3f01      	subs	r7, #1
 8010700:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010702:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010704:	1b9b      	subs	r3, r3, r6
 8010706:	1e5a      	subs	r2, r3, #1
 8010708:	bf49      	itett	mi
 801070a:	f1c3 0301 	rsbmi	r3, r3, #1
 801070e:	2300      	movpl	r3, #0
 8010710:	9304      	strmi	r3, [sp, #16]
 8010712:	2300      	movmi	r3, #0
 8010714:	9209      	str	r2, [sp, #36]	@ 0x24
 8010716:	bf54      	ite	pl
 8010718:	9304      	strpl	r3, [sp, #16]
 801071a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 801071c:	2f00      	cmp	r7, #0
 801071e:	db3b      	blt.n	8010798 <_dtoa_r+0x220>
 8010720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010722:	970e      	str	r7, [sp, #56]	@ 0x38
 8010724:	443b      	add	r3, r7
 8010726:	9309      	str	r3, [sp, #36]	@ 0x24
 8010728:	2300      	movs	r3, #0
 801072a:	930a      	str	r3, [sp, #40]	@ 0x28
 801072c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801072e:	2b09      	cmp	r3, #9
 8010730:	d865      	bhi.n	80107fe <_dtoa_r+0x286>
 8010732:	2b05      	cmp	r3, #5
 8010734:	bfc4      	itt	gt
 8010736:	3b04      	subgt	r3, #4
 8010738:	9320      	strgt	r3, [sp, #128]	@ 0x80
 801073a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801073c:	bfc8      	it	gt
 801073e:	2400      	movgt	r4, #0
 8010740:	f1a3 0302 	sub.w	r3, r3, #2
 8010744:	bfd8      	it	le
 8010746:	2401      	movle	r4, #1
 8010748:	2b03      	cmp	r3, #3
 801074a:	d864      	bhi.n	8010816 <_dtoa_r+0x29e>
 801074c:	e8df f003 	tbb	[pc, r3]
 8010750:	2c385553 	.word	0x2c385553
 8010754:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010758:	441e      	add	r6, r3
 801075a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801075e:	2b20      	cmp	r3, #32
 8010760:	bfc1      	itttt	gt
 8010762:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010766:	fa08 f803 	lslgt.w	r8, r8, r3
 801076a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801076e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010772:	bfd6      	itet	le
 8010774:	f1c3 0320 	rsble	r3, r3, #32
 8010778:	ea48 0003 	orrgt.w	r0, r8, r3
 801077c:	fa04 f003 	lslle.w	r0, r4, r3
 8010780:	f7f0 f8cc 	bl	800091c <__aeabi_ui2d>
 8010784:	2201      	movs	r2, #1
 8010786:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801078a:	3e01      	subs	r6, #1
 801078c:	9212      	str	r2, [sp, #72]	@ 0x48
 801078e:	e774      	b.n	801067a <_dtoa_r+0x102>
 8010790:	2301      	movs	r3, #1
 8010792:	e7b5      	b.n	8010700 <_dtoa_r+0x188>
 8010794:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010796:	e7b4      	b.n	8010702 <_dtoa_r+0x18a>
 8010798:	9b04      	ldr	r3, [sp, #16]
 801079a:	1bdb      	subs	r3, r3, r7
 801079c:	9304      	str	r3, [sp, #16]
 801079e:	427b      	negs	r3, r7
 80107a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80107a2:	2300      	movs	r3, #0
 80107a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80107a6:	e7c1      	b.n	801072c <_dtoa_r+0x1b4>
 80107a8:	2301      	movs	r3, #1
 80107aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80107ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80107ae:	eb07 0b03 	add.w	fp, r7, r3
 80107b2:	f10b 0301 	add.w	r3, fp, #1
 80107b6:	2b01      	cmp	r3, #1
 80107b8:	9308      	str	r3, [sp, #32]
 80107ba:	bfb8      	it	lt
 80107bc:	2301      	movlt	r3, #1
 80107be:	e006      	b.n	80107ce <_dtoa_r+0x256>
 80107c0:	2301      	movs	r3, #1
 80107c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80107c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	dd28      	ble.n	801081c <_dtoa_r+0x2a4>
 80107ca:	469b      	mov	fp, r3
 80107cc:	9308      	str	r3, [sp, #32]
 80107ce:	2100      	movs	r1, #0
 80107d0:	2204      	movs	r2, #4
 80107d2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80107d6:	f102 0514 	add.w	r5, r2, #20
 80107da:	429d      	cmp	r5, r3
 80107dc:	d926      	bls.n	801082c <_dtoa_r+0x2b4>
 80107de:	6041      	str	r1, [r0, #4]
 80107e0:	4648      	mov	r0, r9
 80107e2:	f001 f8f9 	bl	80119d8 <_Balloc>
 80107e6:	4682      	mov	sl, r0
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d143      	bne.n	8010874 <_dtoa_r+0x2fc>
 80107ec:	4602      	mov	r2, r0
 80107ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80107f2:	4b1f      	ldr	r3, [pc, #124]	@ (8010870 <_dtoa_r+0x2f8>)
 80107f4:	e6d4      	b.n	80105a0 <_dtoa_r+0x28>
 80107f6:	2300      	movs	r3, #0
 80107f8:	e7e3      	b.n	80107c2 <_dtoa_r+0x24a>
 80107fa:	2300      	movs	r3, #0
 80107fc:	e7d5      	b.n	80107aa <_dtoa_r+0x232>
 80107fe:	2401      	movs	r4, #1
 8010800:	2300      	movs	r3, #0
 8010802:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010804:	9320      	str	r3, [sp, #128]	@ 0x80
 8010806:	f04f 3bff 	mov.w	fp, #4294967295
 801080a:	2200      	movs	r2, #0
 801080c:	2312      	movs	r3, #18
 801080e:	f8cd b020 	str.w	fp, [sp, #32]
 8010812:	9221      	str	r2, [sp, #132]	@ 0x84
 8010814:	e7db      	b.n	80107ce <_dtoa_r+0x256>
 8010816:	2301      	movs	r3, #1
 8010818:	930b      	str	r3, [sp, #44]	@ 0x2c
 801081a:	e7f4      	b.n	8010806 <_dtoa_r+0x28e>
 801081c:	f04f 0b01 	mov.w	fp, #1
 8010820:	465b      	mov	r3, fp
 8010822:	f8cd b020 	str.w	fp, [sp, #32]
 8010826:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 801082a:	e7d0      	b.n	80107ce <_dtoa_r+0x256>
 801082c:	3101      	adds	r1, #1
 801082e:	0052      	lsls	r2, r2, #1
 8010830:	e7d1      	b.n	80107d6 <_dtoa_r+0x25e>
 8010832:	bf00      	nop
 8010834:	f3af 8000 	nop.w
 8010838:	636f4361 	.word	0x636f4361
 801083c:	3fd287a7 	.word	0x3fd287a7
 8010840:	8b60c8b3 	.word	0x8b60c8b3
 8010844:	3fc68a28 	.word	0x3fc68a28
 8010848:	509f79fb 	.word	0x509f79fb
 801084c:	3fd34413 	.word	0x3fd34413
 8010850:	08013b69 	.word	0x08013b69
 8010854:	08013b80 	.word	0x08013b80
 8010858:	7ff00000 	.word	0x7ff00000
 801085c:	08013b65 	.word	0x08013b65
 8010860:	08013cca 	.word	0x08013cca
 8010864:	08013cc9 	.word	0x08013cc9
 8010868:	3ff80000 	.word	0x3ff80000
 801086c:	08013ec0 	.word	0x08013ec0
 8010870:	08013bd8 	.word	0x08013bd8
 8010874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010878:	6018      	str	r0, [r3, #0]
 801087a:	9b08      	ldr	r3, [sp, #32]
 801087c:	2b0e      	cmp	r3, #14
 801087e:	f200 80a1 	bhi.w	80109c4 <_dtoa_r+0x44c>
 8010882:	2c00      	cmp	r4, #0
 8010884:	f000 809e 	beq.w	80109c4 <_dtoa_r+0x44c>
 8010888:	2f00      	cmp	r7, #0
 801088a:	dd33      	ble.n	80108f4 <_dtoa_r+0x37c>
 801088c:	4b9c      	ldr	r3, [pc, #624]	@ (8010b00 <_dtoa_r+0x588>)
 801088e:	f007 020f 	and.w	r2, r7, #15
 8010892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010896:	05f8      	lsls	r0, r7, #23
 8010898:	e9d3 3400 	ldrd	r3, r4, [r3]
 801089c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80108a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80108a4:	d516      	bpl.n	80108d4 <_dtoa_r+0x35c>
 80108a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80108aa:	4b96      	ldr	r3, [pc, #600]	@ (8010b04 <_dtoa_r+0x58c>)
 80108ac:	2603      	movs	r6, #3
 80108ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80108b2:	f7f0 f9d7 	bl	8000c64 <__aeabi_ddiv>
 80108b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80108ba:	f004 040f 	and.w	r4, r4, #15
 80108be:	4d91      	ldr	r5, [pc, #580]	@ (8010b04 <_dtoa_r+0x58c>)
 80108c0:	b954      	cbnz	r4, 80108d8 <_dtoa_r+0x360>
 80108c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80108c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108ca:	f7f0 f9cb 	bl	8000c64 <__aeabi_ddiv>
 80108ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80108d2:	e028      	b.n	8010926 <_dtoa_r+0x3ae>
 80108d4:	2602      	movs	r6, #2
 80108d6:	e7f2      	b.n	80108be <_dtoa_r+0x346>
 80108d8:	07e1      	lsls	r1, r4, #31
 80108da:	d508      	bpl.n	80108ee <_dtoa_r+0x376>
 80108dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80108e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80108e4:	f7f0 f894 	bl	8000a10 <__aeabi_dmul>
 80108e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80108ec:	3601      	adds	r6, #1
 80108ee:	1064      	asrs	r4, r4, #1
 80108f0:	3508      	adds	r5, #8
 80108f2:	e7e5      	b.n	80108c0 <_dtoa_r+0x348>
 80108f4:	f000 80af 	beq.w	8010a56 <_dtoa_r+0x4de>
 80108f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80108fc:	427c      	negs	r4, r7
 80108fe:	4b80      	ldr	r3, [pc, #512]	@ (8010b00 <_dtoa_r+0x588>)
 8010900:	f004 020f 	and.w	r2, r4, #15
 8010904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801090c:	f7f0 f880 	bl	8000a10 <__aeabi_dmul>
 8010910:	2602      	movs	r6, #2
 8010912:	2300      	movs	r3, #0
 8010914:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010918:	4d7a      	ldr	r5, [pc, #488]	@ (8010b04 <_dtoa_r+0x58c>)
 801091a:	1124      	asrs	r4, r4, #4
 801091c:	2c00      	cmp	r4, #0
 801091e:	f040 808f 	bne.w	8010a40 <_dtoa_r+0x4c8>
 8010922:	2b00      	cmp	r3, #0
 8010924:	d1d3      	bne.n	80108ce <_dtoa_r+0x356>
 8010926:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 801092a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801092c:	2b00      	cmp	r3, #0
 801092e:	f000 8094 	beq.w	8010a5a <_dtoa_r+0x4e2>
 8010932:	2200      	movs	r2, #0
 8010934:	4620      	mov	r0, r4
 8010936:	4629      	mov	r1, r5
 8010938:	4b73      	ldr	r3, [pc, #460]	@ (8010b08 <_dtoa_r+0x590>)
 801093a:	f7f0 fadb 	bl	8000ef4 <__aeabi_dcmplt>
 801093e:	2800      	cmp	r0, #0
 8010940:	f000 808b 	beq.w	8010a5a <_dtoa_r+0x4e2>
 8010944:	9b08      	ldr	r3, [sp, #32]
 8010946:	2b00      	cmp	r3, #0
 8010948:	f000 8087 	beq.w	8010a5a <_dtoa_r+0x4e2>
 801094c:	f1bb 0f00 	cmp.w	fp, #0
 8010950:	dd34      	ble.n	80109bc <_dtoa_r+0x444>
 8010952:	4620      	mov	r0, r4
 8010954:	2200      	movs	r2, #0
 8010956:	4629      	mov	r1, r5
 8010958:	4b6c      	ldr	r3, [pc, #432]	@ (8010b0c <_dtoa_r+0x594>)
 801095a:	f7f0 f859 	bl	8000a10 <__aeabi_dmul>
 801095e:	465c      	mov	r4, fp
 8010960:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010964:	f107 38ff 	add.w	r8, r7, #4294967295
 8010968:	3601      	adds	r6, #1
 801096a:	4630      	mov	r0, r6
 801096c:	f7ef ffe6 	bl	800093c <__aeabi_i2d>
 8010970:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010974:	f7f0 f84c 	bl	8000a10 <__aeabi_dmul>
 8010978:	2200      	movs	r2, #0
 801097a:	4b65      	ldr	r3, [pc, #404]	@ (8010b10 <_dtoa_r+0x598>)
 801097c:	f7ef fe92 	bl	80006a4 <__adddf3>
 8010980:	4605      	mov	r5, r0
 8010982:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010986:	2c00      	cmp	r4, #0
 8010988:	d16a      	bne.n	8010a60 <_dtoa_r+0x4e8>
 801098a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801098e:	2200      	movs	r2, #0
 8010990:	4b60      	ldr	r3, [pc, #384]	@ (8010b14 <_dtoa_r+0x59c>)
 8010992:	f7ef fe85 	bl	80006a0 <__aeabi_dsub>
 8010996:	4602      	mov	r2, r0
 8010998:	460b      	mov	r3, r1
 801099a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801099e:	462a      	mov	r2, r5
 80109a0:	4633      	mov	r3, r6
 80109a2:	f7f0 fac5 	bl	8000f30 <__aeabi_dcmpgt>
 80109a6:	2800      	cmp	r0, #0
 80109a8:	f040 8298 	bne.w	8010edc <_dtoa_r+0x964>
 80109ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80109b0:	462a      	mov	r2, r5
 80109b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80109b6:	f7f0 fa9d 	bl	8000ef4 <__aeabi_dcmplt>
 80109ba:	bb38      	cbnz	r0, 8010a0c <_dtoa_r+0x494>
 80109bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80109c0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80109c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	f2c0 8157 	blt.w	8010c7a <_dtoa_r+0x702>
 80109cc:	2f0e      	cmp	r7, #14
 80109ce:	f300 8154 	bgt.w	8010c7a <_dtoa_r+0x702>
 80109d2:	4b4b      	ldr	r3, [pc, #300]	@ (8010b00 <_dtoa_r+0x588>)
 80109d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80109d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80109dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80109e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	f280 80e5 	bge.w	8010bb2 <_dtoa_r+0x63a>
 80109e8:	9b08      	ldr	r3, [sp, #32]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	f300 80e1 	bgt.w	8010bb2 <_dtoa_r+0x63a>
 80109f0:	d10c      	bne.n	8010a0c <_dtoa_r+0x494>
 80109f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109f6:	2200      	movs	r2, #0
 80109f8:	4b46      	ldr	r3, [pc, #280]	@ (8010b14 <_dtoa_r+0x59c>)
 80109fa:	f7f0 f809 	bl	8000a10 <__aeabi_dmul>
 80109fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010a02:	f7f0 fa8b 	bl	8000f1c <__aeabi_dcmpge>
 8010a06:	2800      	cmp	r0, #0
 8010a08:	f000 8266 	beq.w	8010ed8 <_dtoa_r+0x960>
 8010a0c:	2400      	movs	r4, #0
 8010a0e:	4625      	mov	r5, r4
 8010a10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010a12:	4656      	mov	r6, sl
 8010a14:	ea6f 0803 	mvn.w	r8, r3
 8010a18:	2700      	movs	r7, #0
 8010a1a:	4621      	mov	r1, r4
 8010a1c:	4648      	mov	r0, r9
 8010a1e:	f001 f81b 	bl	8011a58 <_Bfree>
 8010a22:	2d00      	cmp	r5, #0
 8010a24:	f000 80bd 	beq.w	8010ba2 <_dtoa_r+0x62a>
 8010a28:	b12f      	cbz	r7, 8010a36 <_dtoa_r+0x4be>
 8010a2a:	42af      	cmp	r7, r5
 8010a2c:	d003      	beq.n	8010a36 <_dtoa_r+0x4be>
 8010a2e:	4639      	mov	r1, r7
 8010a30:	4648      	mov	r0, r9
 8010a32:	f001 f811 	bl	8011a58 <_Bfree>
 8010a36:	4629      	mov	r1, r5
 8010a38:	4648      	mov	r0, r9
 8010a3a:	f001 f80d 	bl	8011a58 <_Bfree>
 8010a3e:	e0b0      	b.n	8010ba2 <_dtoa_r+0x62a>
 8010a40:	07e2      	lsls	r2, r4, #31
 8010a42:	d505      	bpl.n	8010a50 <_dtoa_r+0x4d8>
 8010a44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010a48:	f7ef ffe2 	bl	8000a10 <__aeabi_dmul>
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	3601      	adds	r6, #1
 8010a50:	1064      	asrs	r4, r4, #1
 8010a52:	3508      	adds	r5, #8
 8010a54:	e762      	b.n	801091c <_dtoa_r+0x3a4>
 8010a56:	2602      	movs	r6, #2
 8010a58:	e765      	b.n	8010926 <_dtoa_r+0x3ae>
 8010a5a:	46b8      	mov	r8, r7
 8010a5c:	9c08      	ldr	r4, [sp, #32]
 8010a5e:	e784      	b.n	801096a <_dtoa_r+0x3f2>
 8010a60:	4b27      	ldr	r3, [pc, #156]	@ (8010b00 <_dtoa_r+0x588>)
 8010a62:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010a64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010a68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010a6c:	4454      	add	r4, sl
 8010a6e:	2900      	cmp	r1, #0
 8010a70:	d054      	beq.n	8010b1c <_dtoa_r+0x5a4>
 8010a72:	2000      	movs	r0, #0
 8010a74:	4928      	ldr	r1, [pc, #160]	@ (8010b18 <_dtoa_r+0x5a0>)
 8010a76:	f7f0 f8f5 	bl	8000c64 <__aeabi_ddiv>
 8010a7a:	4633      	mov	r3, r6
 8010a7c:	462a      	mov	r2, r5
 8010a7e:	f7ef fe0f 	bl	80006a0 <__aeabi_dsub>
 8010a82:	4656      	mov	r6, sl
 8010a84:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a8c:	f7f0 fa70 	bl	8000f70 <__aeabi_d2iz>
 8010a90:	4605      	mov	r5, r0
 8010a92:	f7ef ff53 	bl	800093c <__aeabi_i2d>
 8010a96:	4602      	mov	r2, r0
 8010a98:	460b      	mov	r3, r1
 8010a9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a9e:	f7ef fdff 	bl	80006a0 <__aeabi_dsub>
 8010aa2:	4602      	mov	r2, r0
 8010aa4:	460b      	mov	r3, r1
 8010aa6:	3530      	adds	r5, #48	@ 0x30
 8010aa8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010aac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010ab0:	f806 5b01 	strb.w	r5, [r6], #1
 8010ab4:	f7f0 fa1e 	bl	8000ef4 <__aeabi_dcmplt>
 8010ab8:	2800      	cmp	r0, #0
 8010aba:	d172      	bne.n	8010ba2 <_dtoa_r+0x62a>
 8010abc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ac0:	2000      	movs	r0, #0
 8010ac2:	4911      	ldr	r1, [pc, #68]	@ (8010b08 <_dtoa_r+0x590>)
 8010ac4:	f7ef fdec 	bl	80006a0 <__aeabi_dsub>
 8010ac8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010acc:	f7f0 fa12 	bl	8000ef4 <__aeabi_dcmplt>
 8010ad0:	2800      	cmp	r0, #0
 8010ad2:	f040 80b4 	bne.w	8010c3e <_dtoa_r+0x6c6>
 8010ad6:	42a6      	cmp	r6, r4
 8010ad8:	f43f af70 	beq.w	80109bc <_dtoa_r+0x444>
 8010adc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8010b0c <_dtoa_r+0x594>)
 8010ae4:	f7ef ff94 	bl	8000a10 <__aeabi_dmul>
 8010ae8:	2200      	movs	r2, #0
 8010aea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010aee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010af2:	4b06      	ldr	r3, [pc, #24]	@ (8010b0c <_dtoa_r+0x594>)
 8010af4:	f7ef ff8c 	bl	8000a10 <__aeabi_dmul>
 8010af8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010afc:	e7c4      	b.n	8010a88 <_dtoa_r+0x510>
 8010afe:	bf00      	nop
 8010b00:	08013ec0 	.word	0x08013ec0
 8010b04:	08013e98 	.word	0x08013e98
 8010b08:	3ff00000 	.word	0x3ff00000
 8010b0c:	40240000 	.word	0x40240000
 8010b10:	401c0000 	.word	0x401c0000
 8010b14:	40140000 	.word	0x40140000
 8010b18:	3fe00000 	.word	0x3fe00000
 8010b1c:	4631      	mov	r1, r6
 8010b1e:	4628      	mov	r0, r5
 8010b20:	f7ef ff76 	bl	8000a10 <__aeabi_dmul>
 8010b24:	4656      	mov	r6, sl
 8010b26:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010b2a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010b2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b30:	f7f0 fa1e 	bl	8000f70 <__aeabi_d2iz>
 8010b34:	4605      	mov	r5, r0
 8010b36:	f7ef ff01 	bl	800093c <__aeabi_i2d>
 8010b3a:	4602      	mov	r2, r0
 8010b3c:	460b      	mov	r3, r1
 8010b3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b42:	f7ef fdad 	bl	80006a0 <__aeabi_dsub>
 8010b46:	4602      	mov	r2, r0
 8010b48:	460b      	mov	r3, r1
 8010b4a:	3530      	adds	r5, #48	@ 0x30
 8010b4c:	f806 5b01 	strb.w	r5, [r6], #1
 8010b50:	42a6      	cmp	r6, r4
 8010b52:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010b56:	f04f 0200 	mov.w	r2, #0
 8010b5a:	d124      	bne.n	8010ba6 <_dtoa_r+0x62e>
 8010b5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010b60:	4bae      	ldr	r3, [pc, #696]	@ (8010e1c <_dtoa_r+0x8a4>)
 8010b62:	f7ef fd9f 	bl	80006a4 <__adddf3>
 8010b66:	4602      	mov	r2, r0
 8010b68:	460b      	mov	r3, r1
 8010b6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b6e:	f7f0 f9df 	bl	8000f30 <__aeabi_dcmpgt>
 8010b72:	2800      	cmp	r0, #0
 8010b74:	d163      	bne.n	8010c3e <_dtoa_r+0x6c6>
 8010b76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010b7a:	2000      	movs	r0, #0
 8010b7c:	49a7      	ldr	r1, [pc, #668]	@ (8010e1c <_dtoa_r+0x8a4>)
 8010b7e:	f7ef fd8f 	bl	80006a0 <__aeabi_dsub>
 8010b82:	4602      	mov	r2, r0
 8010b84:	460b      	mov	r3, r1
 8010b86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b8a:	f7f0 f9b3 	bl	8000ef4 <__aeabi_dcmplt>
 8010b8e:	2800      	cmp	r0, #0
 8010b90:	f43f af14 	beq.w	80109bc <_dtoa_r+0x444>
 8010b94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010b96:	1e73      	subs	r3, r6, #1
 8010b98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010b9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010b9e:	2b30      	cmp	r3, #48	@ 0x30
 8010ba0:	d0f8      	beq.n	8010b94 <_dtoa_r+0x61c>
 8010ba2:	4647      	mov	r7, r8
 8010ba4:	e03b      	b.n	8010c1e <_dtoa_r+0x6a6>
 8010ba6:	4b9e      	ldr	r3, [pc, #632]	@ (8010e20 <_dtoa_r+0x8a8>)
 8010ba8:	f7ef ff32 	bl	8000a10 <__aeabi_dmul>
 8010bac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010bb0:	e7bc      	b.n	8010b2c <_dtoa_r+0x5b4>
 8010bb2:	4656      	mov	r6, sl
 8010bb4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8010bb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bbc:	4620      	mov	r0, r4
 8010bbe:	4629      	mov	r1, r5
 8010bc0:	f7f0 f850 	bl	8000c64 <__aeabi_ddiv>
 8010bc4:	f7f0 f9d4 	bl	8000f70 <__aeabi_d2iz>
 8010bc8:	4680      	mov	r8, r0
 8010bca:	f7ef feb7 	bl	800093c <__aeabi_i2d>
 8010bce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bd2:	f7ef ff1d 	bl	8000a10 <__aeabi_dmul>
 8010bd6:	4602      	mov	r2, r0
 8010bd8:	460b      	mov	r3, r1
 8010bda:	4620      	mov	r0, r4
 8010bdc:	4629      	mov	r1, r5
 8010bde:	f7ef fd5f 	bl	80006a0 <__aeabi_dsub>
 8010be2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010be6:	9d08      	ldr	r5, [sp, #32]
 8010be8:	f806 4b01 	strb.w	r4, [r6], #1
 8010bec:	eba6 040a 	sub.w	r4, r6, sl
 8010bf0:	42a5      	cmp	r5, r4
 8010bf2:	4602      	mov	r2, r0
 8010bf4:	460b      	mov	r3, r1
 8010bf6:	d133      	bne.n	8010c60 <_dtoa_r+0x6e8>
 8010bf8:	f7ef fd54 	bl	80006a4 <__adddf3>
 8010bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c00:	4604      	mov	r4, r0
 8010c02:	460d      	mov	r5, r1
 8010c04:	f7f0 f994 	bl	8000f30 <__aeabi_dcmpgt>
 8010c08:	b9c0      	cbnz	r0, 8010c3c <_dtoa_r+0x6c4>
 8010c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c0e:	4620      	mov	r0, r4
 8010c10:	4629      	mov	r1, r5
 8010c12:	f7f0 f965 	bl	8000ee0 <__aeabi_dcmpeq>
 8010c16:	b110      	cbz	r0, 8010c1e <_dtoa_r+0x6a6>
 8010c18:	f018 0f01 	tst.w	r8, #1
 8010c1c:	d10e      	bne.n	8010c3c <_dtoa_r+0x6c4>
 8010c1e:	4648      	mov	r0, r9
 8010c20:	9903      	ldr	r1, [sp, #12]
 8010c22:	f000 ff19 	bl	8011a58 <_Bfree>
 8010c26:	2300      	movs	r3, #0
 8010c28:	7033      	strb	r3, [r6, #0]
 8010c2a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8010c2c:	3701      	adds	r7, #1
 8010c2e:	601f      	str	r7, [r3, #0]
 8010c30:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	f000 824b 	beq.w	80110ce <_dtoa_r+0xb56>
 8010c38:	601e      	str	r6, [r3, #0]
 8010c3a:	e248      	b.n	80110ce <_dtoa_r+0xb56>
 8010c3c:	46b8      	mov	r8, r7
 8010c3e:	4633      	mov	r3, r6
 8010c40:	461e      	mov	r6, r3
 8010c42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c46:	2a39      	cmp	r2, #57	@ 0x39
 8010c48:	d106      	bne.n	8010c58 <_dtoa_r+0x6e0>
 8010c4a:	459a      	cmp	sl, r3
 8010c4c:	d1f8      	bne.n	8010c40 <_dtoa_r+0x6c8>
 8010c4e:	2230      	movs	r2, #48	@ 0x30
 8010c50:	f108 0801 	add.w	r8, r8, #1
 8010c54:	f88a 2000 	strb.w	r2, [sl]
 8010c58:	781a      	ldrb	r2, [r3, #0]
 8010c5a:	3201      	adds	r2, #1
 8010c5c:	701a      	strb	r2, [r3, #0]
 8010c5e:	e7a0      	b.n	8010ba2 <_dtoa_r+0x62a>
 8010c60:	2200      	movs	r2, #0
 8010c62:	4b6f      	ldr	r3, [pc, #444]	@ (8010e20 <_dtoa_r+0x8a8>)
 8010c64:	f7ef fed4 	bl	8000a10 <__aeabi_dmul>
 8010c68:	2200      	movs	r2, #0
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	4604      	mov	r4, r0
 8010c6e:	460d      	mov	r5, r1
 8010c70:	f7f0 f936 	bl	8000ee0 <__aeabi_dcmpeq>
 8010c74:	2800      	cmp	r0, #0
 8010c76:	d09f      	beq.n	8010bb8 <_dtoa_r+0x640>
 8010c78:	e7d1      	b.n	8010c1e <_dtoa_r+0x6a6>
 8010c7a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010c7c:	2a00      	cmp	r2, #0
 8010c7e:	f000 80ea 	beq.w	8010e56 <_dtoa_r+0x8de>
 8010c82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010c84:	2a01      	cmp	r2, #1
 8010c86:	f300 80cd 	bgt.w	8010e24 <_dtoa_r+0x8ac>
 8010c8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010c8c:	2a00      	cmp	r2, #0
 8010c8e:	f000 80c1 	beq.w	8010e14 <_dtoa_r+0x89c>
 8010c92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010c96:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010c98:	9e04      	ldr	r6, [sp, #16]
 8010c9a:	9a04      	ldr	r2, [sp, #16]
 8010c9c:	2101      	movs	r1, #1
 8010c9e:	441a      	add	r2, r3
 8010ca0:	9204      	str	r2, [sp, #16]
 8010ca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ca4:	4648      	mov	r0, r9
 8010ca6:	441a      	add	r2, r3
 8010ca8:	9209      	str	r2, [sp, #36]	@ 0x24
 8010caa:	f000 ffd3 	bl	8011c54 <__i2b>
 8010cae:	4605      	mov	r5, r0
 8010cb0:	b166      	cbz	r6, 8010ccc <_dtoa_r+0x754>
 8010cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	dd09      	ble.n	8010ccc <_dtoa_r+0x754>
 8010cb8:	42b3      	cmp	r3, r6
 8010cba:	bfa8      	it	ge
 8010cbc:	4633      	movge	r3, r6
 8010cbe:	9a04      	ldr	r2, [sp, #16]
 8010cc0:	1af6      	subs	r6, r6, r3
 8010cc2:	1ad2      	subs	r2, r2, r3
 8010cc4:	9204      	str	r2, [sp, #16]
 8010cc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010cc8:	1ad3      	subs	r3, r2, r3
 8010cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ccc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010cce:	b30b      	cbz	r3, 8010d14 <_dtoa_r+0x79c>
 8010cd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	f000 80c6 	beq.w	8010e64 <_dtoa_r+0x8ec>
 8010cd8:	2c00      	cmp	r4, #0
 8010cda:	f000 80c0 	beq.w	8010e5e <_dtoa_r+0x8e6>
 8010cde:	4629      	mov	r1, r5
 8010ce0:	4622      	mov	r2, r4
 8010ce2:	4648      	mov	r0, r9
 8010ce4:	f001 f86e 	bl	8011dc4 <__pow5mult>
 8010ce8:	9a03      	ldr	r2, [sp, #12]
 8010cea:	4601      	mov	r1, r0
 8010cec:	4605      	mov	r5, r0
 8010cee:	4648      	mov	r0, r9
 8010cf0:	f000 ffc6 	bl	8011c80 <__multiply>
 8010cf4:	9903      	ldr	r1, [sp, #12]
 8010cf6:	4680      	mov	r8, r0
 8010cf8:	4648      	mov	r0, r9
 8010cfa:	f000 fead 	bl	8011a58 <_Bfree>
 8010cfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d00:	1b1b      	subs	r3, r3, r4
 8010d02:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d04:	f000 80b1 	beq.w	8010e6a <_dtoa_r+0x8f2>
 8010d08:	4641      	mov	r1, r8
 8010d0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010d0c:	4648      	mov	r0, r9
 8010d0e:	f001 f859 	bl	8011dc4 <__pow5mult>
 8010d12:	9003      	str	r0, [sp, #12]
 8010d14:	2101      	movs	r1, #1
 8010d16:	4648      	mov	r0, r9
 8010d18:	f000 ff9c 	bl	8011c54 <__i2b>
 8010d1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010d1e:	4604      	mov	r4, r0
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	f000 81d8 	beq.w	80110d6 <_dtoa_r+0xb5e>
 8010d26:	461a      	mov	r2, r3
 8010d28:	4601      	mov	r1, r0
 8010d2a:	4648      	mov	r0, r9
 8010d2c:	f001 f84a 	bl	8011dc4 <__pow5mult>
 8010d30:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010d32:	4604      	mov	r4, r0
 8010d34:	2b01      	cmp	r3, #1
 8010d36:	f300 809f 	bgt.w	8010e78 <_dtoa_r+0x900>
 8010d3a:	9b06      	ldr	r3, [sp, #24]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	f040 8097 	bne.w	8010e70 <_dtoa_r+0x8f8>
 8010d42:	9b07      	ldr	r3, [sp, #28]
 8010d44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	f040 8093 	bne.w	8010e74 <_dtoa_r+0x8fc>
 8010d4e:	9b07      	ldr	r3, [sp, #28]
 8010d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010d54:	0d1b      	lsrs	r3, r3, #20
 8010d56:	051b      	lsls	r3, r3, #20
 8010d58:	b133      	cbz	r3, 8010d68 <_dtoa_r+0x7f0>
 8010d5a:	9b04      	ldr	r3, [sp, #16]
 8010d5c:	3301      	adds	r3, #1
 8010d5e:	9304      	str	r3, [sp, #16]
 8010d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d62:	3301      	adds	r3, #1
 8010d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d66:	2301      	movs	r3, #1
 8010d68:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	f000 81b8 	beq.w	80110e2 <_dtoa_r+0xb6a>
 8010d72:	6923      	ldr	r3, [r4, #16]
 8010d74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010d78:	6918      	ldr	r0, [r3, #16]
 8010d7a:	f000 ff1f 	bl	8011bbc <__hi0bits>
 8010d7e:	f1c0 0020 	rsb	r0, r0, #32
 8010d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d84:	4418      	add	r0, r3
 8010d86:	f010 001f 	ands.w	r0, r0, #31
 8010d8a:	f000 8082 	beq.w	8010e92 <_dtoa_r+0x91a>
 8010d8e:	f1c0 0320 	rsb	r3, r0, #32
 8010d92:	2b04      	cmp	r3, #4
 8010d94:	dd73      	ble.n	8010e7e <_dtoa_r+0x906>
 8010d96:	9b04      	ldr	r3, [sp, #16]
 8010d98:	f1c0 001c 	rsb	r0, r0, #28
 8010d9c:	4403      	add	r3, r0
 8010d9e:	9304      	str	r3, [sp, #16]
 8010da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010da2:	4406      	add	r6, r0
 8010da4:	4403      	add	r3, r0
 8010da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8010da8:	9b04      	ldr	r3, [sp, #16]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	dd05      	ble.n	8010dba <_dtoa_r+0x842>
 8010dae:	461a      	mov	r2, r3
 8010db0:	4648      	mov	r0, r9
 8010db2:	9903      	ldr	r1, [sp, #12]
 8010db4:	f001 f860 	bl	8011e78 <__lshift>
 8010db8:	9003      	str	r0, [sp, #12]
 8010dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	dd05      	ble.n	8010dcc <_dtoa_r+0x854>
 8010dc0:	4621      	mov	r1, r4
 8010dc2:	461a      	mov	r2, r3
 8010dc4:	4648      	mov	r0, r9
 8010dc6:	f001 f857 	bl	8011e78 <__lshift>
 8010dca:	4604      	mov	r4, r0
 8010dcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d061      	beq.n	8010e96 <_dtoa_r+0x91e>
 8010dd2:	4621      	mov	r1, r4
 8010dd4:	9803      	ldr	r0, [sp, #12]
 8010dd6:	f001 f8bb 	bl	8011f50 <__mcmp>
 8010dda:	2800      	cmp	r0, #0
 8010ddc:	da5b      	bge.n	8010e96 <_dtoa_r+0x91e>
 8010dde:	2300      	movs	r3, #0
 8010de0:	220a      	movs	r2, #10
 8010de2:	4648      	mov	r0, r9
 8010de4:	9903      	ldr	r1, [sp, #12]
 8010de6:	f000 fe59 	bl	8011a9c <__multadd>
 8010dea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010dec:	f107 38ff 	add.w	r8, r7, #4294967295
 8010df0:	9003      	str	r0, [sp, #12]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	f000 8177 	beq.w	80110e6 <_dtoa_r+0xb6e>
 8010df8:	4629      	mov	r1, r5
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	220a      	movs	r2, #10
 8010dfe:	4648      	mov	r0, r9
 8010e00:	f000 fe4c 	bl	8011a9c <__multadd>
 8010e04:	f1bb 0f00 	cmp.w	fp, #0
 8010e08:	4605      	mov	r5, r0
 8010e0a:	dc6f      	bgt.n	8010eec <_dtoa_r+0x974>
 8010e0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010e0e:	2b02      	cmp	r3, #2
 8010e10:	dc49      	bgt.n	8010ea6 <_dtoa_r+0x92e>
 8010e12:	e06b      	b.n	8010eec <_dtoa_r+0x974>
 8010e14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010e16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010e1a:	e73c      	b.n	8010c96 <_dtoa_r+0x71e>
 8010e1c:	3fe00000 	.word	0x3fe00000
 8010e20:	40240000 	.word	0x40240000
 8010e24:	9b08      	ldr	r3, [sp, #32]
 8010e26:	1e5c      	subs	r4, r3, #1
 8010e28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e2a:	42a3      	cmp	r3, r4
 8010e2c:	db09      	blt.n	8010e42 <_dtoa_r+0x8ca>
 8010e2e:	1b1c      	subs	r4, r3, r4
 8010e30:	9b08      	ldr	r3, [sp, #32]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	f6bf af30 	bge.w	8010c98 <_dtoa_r+0x720>
 8010e38:	9b04      	ldr	r3, [sp, #16]
 8010e3a:	9a08      	ldr	r2, [sp, #32]
 8010e3c:	1a9e      	subs	r6, r3, r2
 8010e3e:	2300      	movs	r3, #0
 8010e40:	e72b      	b.n	8010c9a <_dtoa_r+0x722>
 8010e42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e46:	1ae3      	subs	r3, r4, r3
 8010e48:	441a      	add	r2, r3
 8010e4a:	940a      	str	r4, [sp, #40]	@ 0x28
 8010e4c:	9e04      	ldr	r6, [sp, #16]
 8010e4e:	2400      	movs	r4, #0
 8010e50:	9b08      	ldr	r3, [sp, #32]
 8010e52:	920e      	str	r2, [sp, #56]	@ 0x38
 8010e54:	e721      	b.n	8010c9a <_dtoa_r+0x722>
 8010e56:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010e58:	9e04      	ldr	r6, [sp, #16]
 8010e5a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010e5c:	e728      	b.n	8010cb0 <_dtoa_r+0x738>
 8010e5e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8010e62:	e751      	b.n	8010d08 <_dtoa_r+0x790>
 8010e64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010e66:	9903      	ldr	r1, [sp, #12]
 8010e68:	e750      	b.n	8010d0c <_dtoa_r+0x794>
 8010e6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e6e:	e751      	b.n	8010d14 <_dtoa_r+0x79c>
 8010e70:	2300      	movs	r3, #0
 8010e72:	e779      	b.n	8010d68 <_dtoa_r+0x7f0>
 8010e74:	9b06      	ldr	r3, [sp, #24]
 8010e76:	e777      	b.n	8010d68 <_dtoa_r+0x7f0>
 8010e78:	2300      	movs	r3, #0
 8010e7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8010e7c:	e779      	b.n	8010d72 <_dtoa_r+0x7fa>
 8010e7e:	d093      	beq.n	8010da8 <_dtoa_r+0x830>
 8010e80:	9a04      	ldr	r2, [sp, #16]
 8010e82:	331c      	adds	r3, #28
 8010e84:	441a      	add	r2, r3
 8010e86:	9204      	str	r2, [sp, #16]
 8010e88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e8a:	441e      	add	r6, r3
 8010e8c:	441a      	add	r2, r3
 8010e8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010e90:	e78a      	b.n	8010da8 <_dtoa_r+0x830>
 8010e92:	4603      	mov	r3, r0
 8010e94:	e7f4      	b.n	8010e80 <_dtoa_r+0x908>
 8010e96:	9b08      	ldr	r3, [sp, #32]
 8010e98:	46b8      	mov	r8, r7
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	dc20      	bgt.n	8010ee0 <_dtoa_r+0x968>
 8010e9e:	469b      	mov	fp, r3
 8010ea0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010ea2:	2b02      	cmp	r3, #2
 8010ea4:	dd1e      	ble.n	8010ee4 <_dtoa_r+0x96c>
 8010ea6:	f1bb 0f00 	cmp.w	fp, #0
 8010eaa:	f47f adb1 	bne.w	8010a10 <_dtoa_r+0x498>
 8010eae:	4621      	mov	r1, r4
 8010eb0:	465b      	mov	r3, fp
 8010eb2:	2205      	movs	r2, #5
 8010eb4:	4648      	mov	r0, r9
 8010eb6:	f000 fdf1 	bl	8011a9c <__multadd>
 8010eba:	4601      	mov	r1, r0
 8010ebc:	4604      	mov	r4, r0
 8010ebe:	9803      	ldr	r0, [sp, #12]
 8010ec0:	f001 f846 	bl	8011f50 <__mcmp>
 8010ec4:	2800      	cmp	r0, #0
 8010ec6:	f77f ada3 	ble.w	8010a10 <_dtoa_r+0x498>
 8010eca:	4656      	mov	r6, sl
 8010ecc:	2331      	movs	r3, #49	@ 0x31
 8010ece:	f108 0801 	add.w	r8, r8, #1
 8010ed2:	f806 3b01 	strb.w	r3, [r6], #1
 8010ed6:	e59f      	b.n	8010a18 <_dtoa_r+0x4a0>
 8010ed8:	46b8      	mov	r8, r7
 8010eda:	9c08      	ldr	r4, [sp, #32]
 8010edc:	4625      	mov	r5, r4
 8010ede:	e7f4      	b.n	8010eca <_dtoa_r+0x952>
 8010ee0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8010ee4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	f000 8101 	beq.w	80110ee <_dtoa_r+0xb76>
 8010eec:	2e00      	cmp	r6, #0
 8010eee:	dd05      	ble.n	8010efc <_dtoa_r+0x984>
 8010ef0:	4629      	mov	r1, r5
 8010ef2:	4632      	mov	r2, r6
 8010ef4:	4648      	mov	r0, r9
 8010ef6:	f000 ffbf 	bl	8011e78 <__lshift>
 8010efa:	4605      	mov	r5, r0
 8010efc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d05c      	beq.n	8010fbc <_dtoa_r+0xa44>
 8010f02:	4648      	mov	r0, r9
 8010f04:	6869      	ldr	r1, [r5, #4]
 8010f06:	f000 fd67 	bl	80119d8 <_Balloc>
 8010f0a:	4606      	mov	r6, r0
 8010f0c:	b928      	cbnz	r0, 8010f1a <_dtoa_r+0x9a2>
 8010f0e:	4602      	mov	r2, r0
 8010f10:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010f14:	4b80      	ldr	r3, [pc, #512]	@ (8011118 <_dtoa_r+0xba0>)
 8010f16:	f7ff bb43 	b.w	80105a0 <_dtoa_r+0x28>
 8010f1a:	692a      	ldr	r2, [r5, #16]
 8010f1c:	f105 010c 	add.w	r1, r5, #12
 8010f20:	3202      	adds	r2, #2
 8010f22:	0092      	lsls	r2, r2, #2
 8010f24:	300c      	adds	r0, #12
 8010f26:	f7ff fa87 	bl	8010438 <memcpy>
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	4631      	mov	r1, r6
 8010f2e:	4648      	mov	r0, r9
 8010f30:	f000 ffa2 	bl	8011e78 <__lshift>
 8010f34:	462f      	mov	r7, r5
 8010f36:	4605      	mov	r5, r0
 8010f38:	f10a 0301 	add.w	r3, sl, #1
 8010f3c:	9304      	str	r3, [sp, #16]
 8010f3e:	eb0a 030b 	add.w	r3, sl, fp
 8010f42:	930a      	str	r3, [sp, #40]	@ 0x28
 8010f44:	9b06      	ldr	r3, [sp, #24]
 8010f46:	f003 0301 	and.w	r3, r3, #1
 8010f4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f4c:	9b04      	ldr	r3, [sp, #16]
 8010f4e:	4621      	mov	r1, r4
 8010f50:	9803      	ldr	r0, [sp, #12]
 8010f52:	f103 3bff 	add.w	fp, r3, #4294967295
 8010f56:	f7ff fa87 	bl	8010468 <quorem>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	4639      	mov	r1, r7
 8010f5e:	3330      	adds	r3, #48	@ 0x30
 8010f60:	9006      	str	r0, [sp, #24]
 8010f62:	9803      	ldr	r0, [sp, #12]
 8010f64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010f66:	f000 fff3 	bl	8011f50 <__mcmp>
 8010f6a:	462a      	mov	r2, r5
 8010f6c:	9008      	str	r0, [sp, #32]
 8010f6e:	4621      	mov	r1, r4
 8010f70:	4648      	mov	r0, r9
 8010f72:	f001 f809 	bl	8011f88 <__mdiff>
 8010f76:	68c2      	ldr	r2, [r0, #12]
 8010f78:	4606      	mov	r6, r0
 8010f7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f7c:	bb02      	cbnz	r2, 8010fc0 <_dtoa_r+0xa48>
 8010f7e:	4601      	mov	r1, r0
 8010f80:	9803      	ldr	r0, [sp, #12]
 8010f82:	f000 ffe5 	bl	8011f50 <__mcmp>
 8010f86:	4602      	mov	r2, r0
 8010f88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f8a:	4631      	mov	r1, r6
 8010f8c:	4648      	mov	r0, r9
 8010f8e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8010f92:	f000 fd61 	bl	8011a58 <_Bfree>
 8010f96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010f98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010f9a:	9e04      	ldr	r6, [sp, #16]
 8010f9c:	ea42 0103 	orr.w	r1, r2, r3
 8010fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fa2:	4319      	orrs	r1, r3
 8010fa4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010fa6:	d10d      	bne.n	8010fc4 <_dtoa_r+0xa4c>
 8010fa8:	2b39      	cmp	r3, #57	@ 0x39
 8010faa:	d027      	beq.n	8010ffc <_dtoa_r+0xa84>
 8010fac:	9a08      	ldr	r2, [sp, #32]
 8010fae:	2a00      	cmp	r2, #0
 8010fb0:	dd01      	ble.n	8010fb6 <_dtoa_r+0xa3e>
 8010fb2:	9b06      	ldr	r3, [sp, #24]
 8010fb4:	3331      	adds	r3, #49	@ 0x31
 8010fb6:	f88b 3000 	strb.w	r3, [fp]
 8010fba:	e52e      	b.n	8010a1a <_dtoa_r+0x4a2>
 8010fbc:	4628      	mov	r0, r5
 8010fbe:	e7b9      	b.n	8010f34 <_dtoa_r+0x9bc>
 8010fc0:	2201      	movs	r2, #1
 8010fc2:	e7e2      	b.n	8010f8a <_dtoa_r+0xa12>
 8010fc4:	9908      	ldr	r1, [sp, #32]
 8010fc6:	2900      	cmp	r1, #0
 8010fc8:	db04      	blt.n	8010fd4 <_dtoa_r+0xa5c>
 8010fca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8010fcc:	4301      	orrs	r1, r0
 8010fce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010fd0:	4301      	orrs	r1, r0
 8010fd2:	d120      	bne.n	8011016 <_dtoa_r+0xa9e>
 8010fd4:	2a00      	cmp	r2, #0
 8010fd6:	ddee      	ble.n	8010fb6 <_dtoa_r+0xa3e>
 8010fd8:	2201      	movs	r2, #1
 8010fda:	9903      	ldr	r1, [sp, #12]
 8010fdc:	4648      	mov	r0, r9
 8010fde:	9304      	str	r3, [sp, #16]
 8010fe0:	f000 ff4a 	bl	8011e78 <__lshift>
 8010fe4:	4621      	mov	r1, r4
 8010fe6:	9003      	str	r0, [sp, #12]
 8010fe8:	f000 ffb2 	bl	8011f50 <__mcmp>
 8010fec:	2800      	cmp	r0, #0
 8010fee:	9b04      	ldr	r3, [sp, #16]
 8010ff0:	dc02      	bgt.n	8010ff8 <_dtoa_r+0xa80>
 8010ff2:	d1e0      	bne.n	8010fb6 <_dtoa_r+0xa3e>
 8010ff4:	07da      	lsls	r2, r3, #31
 8010ff6:	d5de      	bpl.n	8010fb6 <_dtoa_r+0xa3e>
 8010ff8:	2b39      	cmp	r3, #57	@ 0x39
 8010ffa:	d1da      	bne.n	8010fb2 <_dtoa_r+0xa3a>
 8010ffc:	2339      	movs	r3, #57	@ 0x39
 8010ffe:	f88b 3000 	strb.w	r3, [fp]
 8011002:	4633      	mov	r3, r6
 8011004:	461e      	mov	r6, r3
 8011006:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801100a:	3b01      	subs	r3, #1
 801100c:	2a39      	cmp	r2, #57	@ 0x39
 801100e:	d04e      	beq.n	80110ae <_dtoa_r+0xb36>
 8011010:	3201      	adds	r2, #1
 8011012:	701a      	strb	r2, [r3, #0]
 8011014:	e501      	b.n	8010a1a <_dtoa_r+0x4a2>
 8011016:	2a00      	cmp	r2, #0
 8011018:	dd03      	ble.n	8011022 <_dtoa_r+0xaaa>
 801101a:	2b39      	cmp	r3, #57	@ 0x39
 801101c:	d0ee      	beq.n	8010ffc <_dtoa_r+0xa84>
 801101e:	3301      	adds	r3, #1
 8011020:	e7c9      	b.n	8010fb6 <_dtoa_r+0xa3e>
 8011022:	9a04      	ldr	r2, [sp, #16]
 8011024:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011026:	f802 3c01 	strb.w	r3, [r2, #-1]
 801102a:	428a      	cmp	r2, r1
 801102c:	d028      	beq.n	8011080 <_dtoa_r+0xb08>
 801102e:	2300      	movs	r3, #0
 8011030:	220a      	movs	r2, #10
 8011032:	9903      	ldr	r1, [sp, #12]
 8011034:	4648      	mov	r0, r9
 8011036:	f000 fd31 	bl	8011a9c <__multadd>
 801103a:	42af      	cmp	r7, r5
 801103c:	9003      	str	r0, [sp, #12]
 801103e:	f04f 0300 	mov.w	r3, #0
 8011042:	f04f 020a 	mov.w	r2, #10
 8011046:	4639      	mov	r1, r7
 8011048:	4648      	mov	r0, r9
 801104a:	d107      	bne.n	801105c <_dtoa_r+0xae4>
 801104c:	f000 fd26 	bl	8011a9c <__multadd>
 8011050:	4607      	mov	r7, r0
 8011052:	4605      	mov	r5, r0
 8011054:	9b04      	ldr	r3, [sp, #16]
 8011056:	3301      	adds	r3, #1
 8011058:	9304      	str	r3, [sp, #16]
 801105a:	e777      	b.n	8010f4c <_dtoa_r+0x9d4>
 801105c:	f000 fd1e 	bl	8011a9c <__multadd>
 8011060:	4629      	mov	r1, r5
 8011062:	4607      	mov	r7, r0
 8011064:	2300      	movs	r3, #0
 8011066:	220a      	movs	r2, #10
 8011068:	4648      	mov	r0, r9
 801106a:	f000 fd17 	bl	8011a9c <__multadd>
 801106e:	4605      	mov	r5, r0
 8011070:	e7f0      	b.n	8011054 <_dtoa_r+0xadc>
 8011072:	f1bb 0f00 	cmp.w	fp, #0
 8011076:	bfcc      	ite	gt
 8011078:	465e      	movgt	r6, fp
 801107a:	2601      	movle	r6, #1
 801107c:	2700      	movs	r7, #0
 801107e:	4456      	add	r6, sl
 8011080:	2201      	movs	r2, #1
 8011082:	9903      	ldr	r1, [sp, #12]
 8011084:	4648      	mov	r0, r9
 8011086:	9304      	str	r3, [sp, #16]
 8011088:	f000 fef6 	bl	8011e78 <__lshift>
 801108c:	4621      	mov	r1, r4
 801108e:	9003      	str	r0, [sp, #12]
 8011090:	f000 ff5e 	bl	8011f50 <__mcmp>
 8011094:	2800      	cmp	r0, #0
 8011096:	dcb4      	bgt.n	8011002 <_dtoa_r+0xa8a>
 8011098:	d102      	bne.n	80110a0 <_dtoa_r+0xb28>
 801109a:	9b04      	ldr	r3, [sp, #16]
 801109c:	07db      	lsls	r3, r3, #31
 801109e:	d4b0      	bmi.n	8011002 <_dtoa_r+0xa8a>
 80110a0:	4633      	mov	r3, r6
 80110a2:	461e      	mov	r6, r3
 80110a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110a8:	2a30      	cmp	r2, #48	@ 0x30
 80110aa:	d0fa      	beq.n	80110a2 <_dtoa_r+0xb2a>
 80110ac:	e4b5      	b.n	8010a1a <_dtoa_r+0x4a2>
 80110ae:	459a      	cmp	sl, r3
 80110b0:	d1a8      	bne.n	8011004 <_dtoa_r+0xa8c>
 80110b2:	2331      	movs	r3, #49	@ 0x31
 80110b4:	f108 0801 	add.w	r8, r8, #1
 80110b8:	f88a 3000 	strb.w	r3, [sl]
 80110bc:	e4ad      	b.n	8010a1a <_dtoa_r+0x4a2>
 80110be:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80110c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801111c <_dtoa_r+0xba4>
 80110c4:	b11b      	cbz	r3, 80110ce <_dtoa_r+0xb56>
 80110c6:	f10a 0308 	add.w	r3, sl, #8
 80110ca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80110cc:	6013      	str	r3, [r2, #0]
 80110ce:	4650      	mov	r0, sl
 80110d0:	b017      	add	sp, #92	@ 0x5c
 80110d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80110d8:	2b01      	cmp	r3, #1
 80110da:	f77f ae2e 	ble.w	8010d3a <_dtoa_r+0x7c2>
 80110de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80110e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80110e2:	2001      	movs	r0, #1
 80110e4:	e64d      	b.n	8010d82 <_dtoa_r+0x80a>
 80110e6:	f1bb 0f00 	cmp.w	fp, #0
 80110ea:	f77f aed9 	ble.w	8010ea0 <_dtoa_r+0x928>
 80110ee:	4656      	mov	r6, sl
 80110f0:	4621      	mov	r1, r4
 80110f2:	9803      	ldr	r0, [sp, #12]
 80110f4:	f7ff f9b8 	bl	8010468 <quorem>
 80110f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80110fc:	f806 3b01 	strb.w	r3, [r6], #1
 8011100:	eba6 020a 	sub.w	r2, r6, sl
 8011104:	4593      	cmp	fp, r2
 8011106:	ddb4      	ble.n	8011072 <_dtoa_r+0xafa>
 8011108:	2300      	movs	r3, #0
 801110a:	220a      	movs	r2, #10
 801110c:	4648      	mov	r0, r9
 801110e:	9903      	ldr	r1, [sp, #12]
 8011110:	f000 fcc4 	bl	8011a9c <__multadd>
 8011114:	9003      	str	r0, [sp, #12]
 8011116:	e7eb      	b.n	80110f0 <_dtoa_r+0xb78>
 8011118:	08013bd8 	.word	0x08013bd8
 801111c:	08013b5c 	.word	0x08013b5c

08011120 <_free_r>:
 8011120:	b538      	push	{r3, r4, r5, lr}
 8011122:	4605      	mov	r5, r0
 8011124:	2900      	cmp	r1, #0
 8011126:	d040      	beq.n	80111aa <_free_r+0x8a>
 8011128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801112c:	1f0c      	subs	r4, r1, #4
 801112e:	2b00      	cmp	r3, #0
 8011130:	bfb8      	it	lt
 8011132:	18e4      	addlt	r4, r4, r3
 8011134:	f000 fc44 	bl	80119c0 <__malloc_lock>
 8011138:	4a1c      	ldr	r2, [pc, #112]	@ (80111ac <_free_r+0x8c>)
 801113a:	6813      	ldr	r3, [r2, #0]
 801113c:	b933      	cbnz	r3, 801114c <_free_r+0x2c>
 801113e:	6063      	str	r3, [r4, #4]
 8011140:	6014      	str	r4, [r2, #0]
 8011142:	4628      	mov	r0, r5
 8011144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011148:	f000 bc40 	b.w	80119cc <__malloc_unlock>
 801114c:	42a3      	cmp	r3, r4
 801114e:	d908      	bls.n	8011162 <_free_r+0x42>
 8011150:	6820      	ldr	r0, [r4, #0]
 8011152:	1821      	adds	r1, r4, r0
 8011154:	428b      	cmp	r3, r1
 8011156:	bf01      	itttt	eq
 8011158:	6819      	ldreq	r1, [r3, #0]
 801115a:	685b      	ldreq	r3, [r3, #4]
 801115c:	1809      	addeq	r1, r1, r0
 801115e:	6021      	streq	r1, [r4, #0]
 8011160:	e7ed      	b.n	801113e <_free_r+0x1e>
 8011162:	461a      	mov	r2, r3
 8011164:	685b      	ldr	r3, [r3, #4]
 8011166:	b10b      	cbz	r3, 801116c <_free_r+0x4c>
 8011168:	42a3      	cmp	r3, r4
 801116a:	d9fa      	bls.n	8011162 <_free_r+0x42>
 801116c:	6811      	ldr	r1, [r2, #0]
 801116e:	1850      	adds	r0, r2, r1
 8011170:	42a0      	cmp	r0, r4
 8011172:	d10b      	bne.n	801118c <_free_r+0x6c>
 8011174:	6820      	ldr	r0, [r4, #0]
 8011176:	4401      	add	r1, r0
 8011178:	1850      	adds	r0, r2, r1
 801117a:	4283      	cmp	r3, r0
 801117c:	6011      	str	r1, [r2, #0]
 801117e:	d1e0      	bne.n	8011142 <_free_r+0x22>
 8011180:	6818      	ldr	r0, [r3, #0]
 8011182:	685b      	ldr	r3, [r3, #4]
 8011184:	4408      	add	r0, r1
 8011186:	6010      	str	r0, [r2, #0]
 8011188:	6053      	str	r3, [r2, #4]
 801118a:	e7da      	b.n	8011142 <_free_r+0x22>
 801118c:	d902      	bls.n	8011194 <_free_r+0x74>
 801118e:	230c      	movs	r3, #12
 8011190:	602b      	str	r3, [r5, #0]
 8011192:	e7d6      	b.n	8011142 <_free_r+0x22>
 8011194:	6820      	ldr	r0, [r4, #0]
 8011196:	1821      	adds	r1, r4, r0
 8011198:	428b      	cmp	r3, r1
 801119a:	bf01      	itttt	eq
 801119c:	6819      	ldreq	r1, [r3, #0]
 801119e:	685b      	ldreq	r3, [r3, #4]
 80111a0:	1809      	addeq	r1, r1, r0
 80111a2:	6021      	streq	r1, [r4, #0]
 80111a4:	6063      	str	r3, [r4, #4]
 80111a6:	6054      	str	r4, [r2, #4]
 80111a8:	e7cb      	b.n	8011142 <_free_r+0x22>
 80111aa:	bd38      	pop	{r3, r4, r5, pc}
 80111ac:	20000890 	.word	0x20000890

080111b0 <rshift>:
 80111b0:	6903      	ldr	r3, [r0, #16]
 80111b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80111b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80111ba:	f100 0414 	add.w	r4, r0, #20
 80111be:	ea4f 1261 	mov.w	r2, r1, asr #5
 80111c2:	dd46      	ble.n	8011252 <rshift+0xa2>
 80111c4:	f011 011f 	ands.w	r1, r1, #31
 80111c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80111cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80111d0:	d10c      	bne.n	80111ec <rshift+0x3c>
 80111d2:	4629      	mov	r1, r5
 80111d4:	f100 0710 	add.w	r7, r0, #16
 80111d8:	42b1      	cmp	r1, r6
 80111da:	d335      	bcc.n	8011248 <rshift+0x98>
 80111dc:	1a9b      	subs	r3, r3, r2
 80111de:	009b      	lsls	r3, r3, #2
 80111e0:	1eea      	subs	r2, r5, #3
 80111e2:	4296      	cmp	r6, r2
 80111e4:	bf38      	it	cc
 80111e6:	2300      	movcc	r3, #0
 80111e8:	4423      	add	r3, r4
 80111ea:	e015      	b.n	8011218 <rshift+0x68>
 80111ec:	46a1      	mov	r9, r4
 80111ee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80111f2:	f1c1 0820 	rsb	r8, r1, #32
 80111f6:	40cf      	lsrs	r7, r1
 80111f8:	f105 0e04 	add.w	lr, r5, #4
 80111fc:	4576      	cmp	r6, lr
 80111fe:	46f4      	mov	ip, lr
 8011200:	d816      	bhi.n	8011230 <rshift+0x80>
 8011202:	1a9a      	subs	r2, r3, r2
 8011204:	0092      	lsls	r2, r2, #2
 8011206:	3a04      	subs	r2, #4
 8011208:	3501      	adds	r5, #1
 801120a:	42ae      	cmp	r6, r5
 801120c:	bf38      	it	cc
 801120e:	2200      	movcc	r2, #0
 8011210:	18a3      	adds	r3, r4, r2
 8011212:	50a7      	str	r7, [r4, r2]
 8011214:	b107      	cbz	r7, 8011218 <rshift+0x68>
 8011216:	3304      	adds	r3, #4
 8011218:	42a3      	cmp	r3, r4
 801121a:	eba3 0204 	sub.w	r2, r3, r4
 801121e:	bf08      	it	eq
 8011220:	2300      	moveq	r3, #0
 8011222:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011226:	6102      	str	r2, [r0, #16]
 8011228:	bf08      	it	eq
 801122a:	6143      	streq	r3, [r0, #20]
 801122c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011230:	f8dc c000 	ldr.w	ip, [ip]
 8011234:	fa0c fc08 	lsl.w	ip, ip, r8
 8011238:	ea4c 0707 	orr.w	r7, ip, r7
 801123c:	f849 7b04 	str.w	r7, [r9], #4
 8011240:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011244:	40cf      	lsrs	r7, r1
 8011246:	e7d9      	b.n	80111fc <rshift+0x4c>
 8011248:	f851 cb04 	ldr.w	ip, [r1], #4
 801124c:	f847 cf04 	str.w	ip, [r7, #4]!
 8011250:	e7c2      	b.n	80111d8 <rshift+0x28>
 8011252:	4623      	mov	r3, r4
 8011254:	e7e0      	b.n	8011218 <rshift+0x68>

08011256 <__hexdig_fun>:
 8011256:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801125a:	2b09      	cmp	r3, #9
 801125c:	d802      	bhi.n	8011264 <__hexdig_fun+0xe>
 801125e:	3820      	subs	r0, #32
 8011260:	b2c0      	uxtb	r0, r0
 8011262:	4770      	bx	lr
 8011264:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011268:	2b05      	cmp	r3, #5
 801126a:	d801      	bhi.n	8011270 <__hexdig_fun+0x1a>
 801126c:	3847      	subs	r0, #71	@ 0x47
 801126e:	e7f7      	b.n	8011260 <__hexdig_fun+0xa>
 8011270:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011274:	2b05      	cmp	r3, #5
 8011276:	d801      	bhi.n	801127c <__hexdig_fun+0x26>
 8011278:	3827      	subs	r0, #39	@ 0x27
 801127a:	e7f1      	b.n	8011260 <__hexdig_fun+0xa>
 801127c:	2000      	movs	r0, #0
 801127e:	4770      	bx	lr

08011280 <__gethex>:
 8011280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011284:	468a      	mov	sl, r1
 8011286:	4690      	mov	r8, r2
 8011288:	b085      	sub	sp, #20
 801128a:	9302      	str	r3, [sp, #8]
 801128c:	680b      	ldr	r3, [r1, #0]
 801128e:	9001      	str	r0, [sp, #4]
 8011290:	1c9c      	adds	r4, r3, #2
 8011292:	46a1      	mov	r9, r4
 8011294:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011298:	2830      	cmp	r0, #48	@ 0x30
 801129a:	d0fa      	beq.n	8011292 <__gethex+0x12>
 801129c:	eba9 0303 	sub.w	r3, r9, r3
 80112a0:	f1a3 0b02 	sub.w	fp, r3, #2
 80112a4:	f7ff ffd7 	bl	8011256 <__hexdig_fun>
 80112a8:	4605      	mov	r5, r0
 80112aa:	2800      	cmp	r0, #0
 80112ac:	d168      	bne.n	8011380 <__gethex+0x100>
 80112ae:	2201      	movs	r2, #1
 80112b0:	4648      	mov	r0, r9
 80112b2:	499f      	ldr	r1, [pc, #636]	@ (8011530 <__gethex+0x2b0>)
 80112b4:	f7fe ff90 	bl	80101d8 <strncmp>
 80112b8:	4607      	mov	r7, r0
 80112ba:	2800      	cmp	r0, #0
 80112bc:	d167      	bne.n	801138e <__gethex+0x10e>
 80112be:	f899 0001 	ldrb.w	r0, [r9, #1]
 80112c2:	4626      	mov	r6, r4
 80112c4:	f7ff ffc7 	bl	8011256 <__hexdig_fun>
 80112c8:	2800      	cmp	r0, #0
 80112ca:	d062      	beq.n	8011392 <__gethex+0x112>
 80112cc:	4623      	mov	r3, r4
 80112ce:	7818      	ldrb	r0, [r3, #0]
 80112d0:	4699      	mov	r9, r3
 80112d2:	2830      	cmp	r0, #48	@ 0x30
 80112d4:	f103 0301 	add.w	r3, r3, #1
 80112d8:	d0f9      	beq.n	80112ce <__gethex+0x4e>
 80112da:	f7ff ffbc 	bl	8011256 <__hexdig_fun>
 80112de:	fab0 f580 	clz	r5, r0
 80112e2:	f04f 0b01 	mov.w	fp, #1
 80112e6:	096d      	lsrs	r5, r5, #5
 80112e8:	464a      	mov	r2, r9
 80112ea:	4616      	mov	r6, r2
 80112ec:	7830      	ldrb	r0, [r6, #0]
 80112ee:	3201      	adds	r2, #1
 80112f0:	f7ff ffb1 	bl	8011256 <__hexdig_fun>
 80112f4:	2800      	cmp	r0, #0
 80112f6:	d1f8      	bne.n	80112ea <__gethex+0x6a>
 80112f8:	2201      	movs	r2, #1
 80112fa:	4630      	mov	r0, r6
 80112fc:	498c      	ldr	r1, [pc, #560]	@ (8011530 <__gethex+0x2b0>)
 80112fe:	f7fe ff6b 	bl	80101d8 <strncmp>
 8011302:	2800      	cmp	r0, #0
 8011304:	d13f      	bne.n	8011386 <__gethex+0x106>
 8011306:	b944      	cbnz	r4, 801131a <__gethex+0x9a>
 8011308:	1c74      	adds	r4, r6, #1
 801130a:	4622      	mov	r2, r4
 801130c:	4616      	mov	r6, r2
 801130e:	7830      	ldrb	r0, [r6, #0]
 8011310:	3201      	adds	r2, #1
 8011312:	f7ff ffa0 	bl	8011256 <__hexdig_fun>
 8011316:	2800      	cmp	r0, #0
 8011318:	d1f8      	bne.n	801130c <__gethex+0x8c>
 801131a:	1ba4      	subs	r4, r4, r6
 801131c:	00a7      	lsls	r7, r4, #2
 801131e:	7833      	ldrb	r3, [r6, #0]
 8011320:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011324:	2b50      	cmp	r3, #80	@ 0x50
 8011326:	d13e      	bne.n	80113a6 <__gethex+0x126>
 8011328:	7873      	ldrb	r3, [r6, #1]
 801132a:	2b2b      	cmp	r3, #43	@ 0x2b
 801132c:	d033      	beq.n	8011396 <__gethex+0x116>
 801132e:	2b2d      	cmp	r3, #45	@ 0x2d
 8011330:	d034      	beq.n	801139c <__gethex+0x11c>
 8011332:	2400      	movs	r4, #0
 8011334:	1c71      	adds	r1, r6, #1
 8011336:	7808      	ldrb	r0, [r1, #0]
 8011338:	f7ff ff8d 	bl	8011256 <__hexdig_fun>
 801133c:	1e43      	subs	r3, r0, #1
 801133e:	b2db      	uxtb	r3, r3
 8011340:	2b18      	cmp	r3, #24
 8011342:	d830      	bhi.n	80113a6 <__gethex+0x126>
 8011344:	f1a0 0210 	sub.w	r2, r0, #16
 8011348:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801134c:	f7ff ff83 	bl	8011256 <__hexdig_fun>
 8011350:	f100 3cff 	add.w	ip, r0, #4294967295
 8011354:	fa5f fc8c 	uxtb.w	ip, ip
 8011358:	f1bc 0f18 	cmp.w	ip, #24
 801135c:	f04f 030a 	mov.w	r3, #10
 8011360:	d91e      	bls.n	80113a0 <__gethex+0x120>
 8011362:	b104      	cbz	r4, 8011366 <__gethex+0xe6>
 8011364:	4252      	negs	r2, r2
 8011366:	4417      	add	r7, r2
 8011368:	f8ca 1000 	str.w	r1, [sl]
 801136c:	b1ed      	cbz	r5, 80113aa <__gethex+0x12a>
 801136e:	f1bb 0f00 	cmp.w	fp, #0
 8011372:	bf0c      	ite	eq
 8011374:	2506      	moveq	r5, #6
 8011376:	2500      	movne	r5, #0
 8011378:	4628      	mov	r0, r5
 801137a:	b005      	add	sp, #20
 801137c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011380:	2500      	movs	r5, #0
 8011382:	462c      	mov	r4, r5
 8011384:	e7b0      	b.n	80112e8 <__gethex+0x68>
 8011386:	2c00      	cmp	r4, #0
 8011388:	d1c7      	bne.n	801131a <__gethex+0x9a>
 801138a:	4627      	mov	r7, r4
 801138c:	e7c7      	b.n	801131e <__gethex+0x9e>
 801138e:	464e      	mov	r6, r9
 8011390:	462f      	mov	r7, r5
 8011392:	2501      	movs	r5, #1
 8011394:	e7c3      	b.n	801131e <__gethex+0x9e>
 8011396:	2400      	movs	r4, #0
 8011398:	1cb1      	adds	r1, r6, #2
 801139a:	e7cc      	b.n	8011336 <__gethex+0xb6>
 801139c:	2401      	movs	r4, #1
 801139e:	e7fb      	b.n	8011398 <__gethex+0x118>
 80113a0:	fb03 0002 	mla	r0, r3, r2, r0
 80113a4:	e7ce      	b.n	8011344 <__gethex+0xc4>
 80113a6:	4631      	mov	r1, r6
 80113a8:	e7de      	b.n	8011368 <__gethex+0xe8>
 80113aa:	4629      	mov	r1, r5
 80113ac:	eba6 0309 	sub.w	r3, r6, r9
 80113b0:	3b01      	subs	r3, #1
 80113b2:	2b07      	cmp	r3, #7
 80113b4:	dc0a      	bgt.n	80113cc <__gethex+0x14c>
 80113b6:	9801      	ldr	r0, [sp, #4]
 80113b8:	f000 fb0e 	bl	80119d8 <_Balloc>
 80113bc:	4604      	mov	r4, r0
 80113be:	b940      	cbnz	r0, 80113d2 <__gethex+0x152>
 80113c0:	4602      	mov	r2, r0
 80113c2:	21e4      	movs	r1, #228	@ 0xe4
 80113c4:	4b5b      	ldr	r3, [pc, #364]	@ (8011534 <__gethex+0x2b4>)
 80113c6:	485c      	ldr	r0, [pc, #368]	@ (8011538 <__gethex+0x2b8>)
 80113c8:	f001 fff8 	bl	80133bc <__assert_func>
 80113cc:	3101      	adds	r1, #1
 80113ce:	105b      	asrs	r3, r3, #1
 80113d0:	e7ef      	b.n	80113b2 <__gethex+0x132>
 80113d2:	2300      	movs	r3, #0
 80113d4:	f100 0a14 	add.w	sl, r0, #20
 80113d8:	4655      	mov	r5, sl
 80113da:	469b      	mov	fp, r3
 80113dc:	45b1      	cmp	r9, r6
 80113de:	d337      	bcc.n	8011450 <__gethex+0x1d0>
 80113e0:	f845 bb04 	str.w	fp, [r5], #4
 80113e4:	eba5 050a 	sub.w	r5, r5, sl
 80113e8:	10ad      	asrs	r5, r5, #2
 80113ea:	6125      	str	r5, [r4, #16]
 80113ec:	4658      	mov	r0, fp
 80113ee:	f000 fbe5 	bl	8011bbc <__hi0bits>
 80113f2:	016d      	lsls	r5, r5, #5
 80113f4:	f8d8 6000 	ldr.w	r6, [r8]
 80113f8:	1a2d      	subs	r5, r5, r0
 80113fa:	42b5      	cmp	r5, r6
 80113fc:	dd54      	ble.n	80114a8 <__gethex+0x228>
 80113fe:	1bad      	subs	r5, r5, r6
 8011400:	4629      	mov	r1, r5
 8011402:	4620      	mov	r0, r4
 8011404:	f000 ff83 	bl	801230e <__any_on>
 8011408:	4681      	mov	r9, r0
 801140a:	b178      	cbz	r0, 801142c <__gethex+0x1ac>
 801140c:	f04f 0901 	mov.w	r9, #1
 8011410:	1e6b      	subs	r3, r5, #1
 8011412:	1159      	asrs	r1, r3, #5
 8011414:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011418:	f003 021f 	and.w	r2, r3, #31
 801141c:	fa09 f202 	lsl.w	r2, r9, r2
 8011420:	420a      	tst	r2, r1
 8011422:	d003      	beq.n	801142c <__gethex+0x1ac>
 8011424:	454b      	cmp	r3, r9
 8011426:	dc36      	bgt.n	8011496 <__gethex+0x216>
 8011428:	f04f 0902 	mov.w	r9, #2
 801142c:	4629      	mov	r1, r5
 801142e:	4620      	mov	r0, r4
 8011430:	f7ff febe 	bl	80111b0 <rshift>
 8011434:	442f      	add	r7, r5
 8011436:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801143a:	42bb      	cmp	r3, r7
 801143c:	da42      	bge.n	80114c4 <__gethex+0x244>
 801143e:	4621      	mov	r1, r4
 8011440:	9801      	ldr	r0, [sp, #4]
 8011442:	f000 fb09 	bl	8011a58 <_Bfree>
 8011446:	2300      	movs	r3, #0
 8011448:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801144a:	25a3      	movs	r5, #163	@ 0xa3
 801144c:	6013      	str	r3, [r2, #0]
 801144e:	e793      	b.n	8011378 <__gethex+0xf8>
 8011450:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011454:	2a2e      	cmp	r2, #46	@ 0x2e
 8011456:	d012      	beq.n	801147e <__gethex+0x1fe>
 8011458:	2b20      	cmp	r3, #32
 801145a:	d104      	bne.n	8011466 <__gethex+0x1e6>
 801145c:	f845 bb04 	str.w	fp, [r5], #4
 8011460:	f04f 0b00 	mov.w	fp, #0
 8011464:	465b      	mov	r3, fp
 8011466:	7830      	ldrb	r0, [r6, #0]
 8011468:	9303      	str	r3, [sp, #12]
 801146a:	f7ff fef4 	bl	8011256 <__hexdig_fun>
 801146e:	9b03      	ldr	r3, [sp, #12]
 8011470:	f000 000f 	and.w	r0, r0, #15
 8011474:	4098      	lsls	r0, r3
 8011476:	ea4b 0b00 	orr.w	fp, fp, r0
 801147a:	3304      	adds	r3, #4
 801147c:	e7ae      	b.n	80113dc <__gethex+0x15c>
 801147e:	45b1      	cmp	r9, r6
 8011480:	d8ea      	bhi.n	8011458 <__gethex+0x1d8>
 8011482:	2201      	movs	r2, #1
 8011484:	4630      	mov	r0, r6
 8011486:	492a      	ldr	r1, [pc, #168]	@ (8011530 <__gethex+0x2b0>)
 8011488:	9303      	str	r3, [sp, #12]
 801148a:	f7fe fea5 	bl	80101d8 <strncmp>
 801148e:	9b03      	ldr	r3, [sp, #12]
 8011490:	2800      	cmp	r0, #0
 8011492:	d1e1      	bne.n	8011458 <__gethex+0x1d8>
 8011494:	e7a2      	b.n	80113dc <__gethex+0x15c>
 8011496:	4620      	mov	r0, r4
 8011498:	1ea9      	subs	r1, r5, #2
 801149a:	f000 ff38 	bl	801230e <__any_on>
 801149e:	2800      	cmp	r0, #0
 80114a0:	d0c2      	beq.n	8011428 <__gethex+0x1a8>
 80114a2:	f04f 0903 	mov.w	r9, #3
 80114a6:	e7c1      	b.n	801142c <__gethex+0x1ac>
 80114a8:	da09      	bge.n	80114be <__gethex+0x23e>
 80114aa:	1b75      	subs	r5, r6, r5
 80114ac:	4621      	mov	r1, r4
 80114ae:	462a      	mov	r2, r5
 80114b0:	9801      	ldr	r0, [sp, #4]
 80114b2:	f000 fce1 	bl	8011e78 <__lshift>
 80114b6:	4604      	mov	r4, r0
 80114b8:	1b7f      	subs	r7, r7, r5
 80114ba:	f100 0a14 	add.w	sl, r0, #20
 80114be:	f04f 0900 	mov.w	r9, #0
 80114c2:	e7b8      	b.n	8011436 <__gethex+0x1b6>
 80114c4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80114c8:	42bd      	cmp	r5, r7
 80114ca:	dd6f      	ble.n	80115ac <__gethex+0x32c>
 80114cc:	1bed      	subs	r5, r5, r7
 80114ce:	42ae      	cmp	r6, r5
 80114d0:	dc34      	bgt.n	801153c <__gethex+0x2bc>
 80114d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80114d6:	2b02      	cmp	r3, #2
 80114d8:	d022      	beq.n	8011520 <__gethex+0x2a0>
 80114da:	2b03      	cmp	r3, #3
 80114dc:	d024      	beq.n	8011528 <__gethex+0x2a8>
 80114de:	2b01      	cmp	r3, #1
 80114e0:	d115      	bne.n	801150e <__gethex+0x28e>
 80114e2:	42ae      	cmp	r6, r5
 80114e4:	d113      	bne.n	801150e <__gethex+0x28e>
 80114e6:	2e01      	cmp	r6, #1
 80114e8:	d10b      	bne.n	8011502 <__gethex+0x282>
 80114ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80114ee:	9a02      	ldr	r2, [sp, #8]
 80114f0:	2562      	movs	r5, #98	@ 0x62
 80114f2:	6013      	str	r3, [r2, #0]
 80114f4:	2301      	movs	r3, #1
 80114f6:	6123      	str	r3, [r4, #16]
 80114f8:	f8ca 3000 	str.w	r3, [sl]
 80114fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80114fe:	601c      	str	r4, [r3, #0]
 8011500:	e73a      	b.n	8011378 <__gethex+0xf8>
 8011502:	4620      	mov	r0, r4
 8011504:	1e71      	subs	r1, r6, #1
 8011506:	f000 ff02 	bl	801230e <__any_on>
 801150a:	2800      	cmp	r0, #0
 801150c:	d1ed      	bne.n	80114ea <__gethex+0x26a>
 801150e:	4621      	mov	r1, r4
 8011510:	9801      	ldr	r0, [sp, #4]
 8011512:	f000 faa1 	bl	8011a58 <_Bfree>
 8011516:	2300      	movs	r3, #0
 8011518:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801151a:	2550      	movs	r5, #80	@ 0x50
 801151c:	6013      	str	r3, [r2, #0]
 801151e:	e72b      	b.n	8011378 <__gethex+0xf8>
 8011520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011522:	2b00      	cmp	r3, #0
 8011524:	d1f3      	bne.n	801150e <__gethex+0x28e>
 8011526:	e7e0      	b.n	80114ea <__gethex+0x26a>
 8011528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801152a:	2b00      	cmp	r3, #0
 801152c:	d1dd      	bne.n	80114ea <__gethex+0x26a>
 801152e:	e7ee      	b.n	801150e <__gethex+0x28e>
 8011530:	08013b20 	.word	0x08013b20
 8011534:	08013bd8 	.word	0x08013bd8
 8011538:	08013be9 	.word	0x08013be9
 801153c:	1e6f      	subs	r7, r5, #1
 801153e:	f1b9 0f00 	cmp.w	r9, #0
 8011542:	d130      	bne.n	80115a6 <__gethex+0x326>
 8011544:	b127      	cbz	r7, 8011550 <__gethex+0x2d0>
 8011546:	4639      	mov	r1, r7
 8011548:	4620      	mov	r0, r4
 801154a:	f000 fee0 	bl	801230e <__any_on>
 801154e:	4681      	mov	r9, r0
 8011550:	2301      	movs	r3, #1
 8011552:	4629      	mov	r1, r5
 8011554:	1b76      	subs	r6, r6, r5
 8011556:	2502      	movs	r5, #2
 8011558:	117a      	asrs	r2, r7, #5
 801155a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801155e:	f007 071f 	and.w	r7, r7, #31
 8011562:	40bb      	lsls	r3, r7
 8011564:	4213      	tst	r3, r2
 8011566:	4620      	mov	r0, r4
 8011568:	bf18      	it	ne
 801156a:	f049 0902 	orrne.w	r9, r9, #2
 801156e:	f7ff fe1f 	bl	80111b0 <rshift>
 8011572:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011576:	f1b9 0f00 	cmp.w	r9, #0
 801157a:	d047      	beq.n	801160c <__gethex+0x38c>
 801157c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011580:	2b02      	cmp	r3, #2
 8011582:	d015      	beq.n	80115b0 <__gethex+0x330>
 8011584:	2b03      	cmp	r3, #3
 8011586:	d017      	beq.n	80115b8 <__gethex+0x338>
 8011588:	2b01      	cmp	r3, #1
 801158a:	d109      	bne.n	80115a0 <__gethex+0x320>
 801158c:	f019 0f02 	tst.w	r9, #2
 8011590:	d006      	beq.n	80115a0 <__gethex+0x320>
 8011592:	f8da 3000 	ldr.w	r3, [sl]
 8011596:	ea49 0903 	orr.w	r9, r9, r3
 801159a:	f019 0f01 	tst.w	r9, #1
 801159e:	d10e      	bne.n	80115be <__gethex+0x33e>
 80115a0:	f045 0510 	orr.w	r5, r5, #16
 80115a4:	e032      	b.n	801160c <__gethex+0x38c>
 80115a6:	f04f 0901 	mov.w	r9, #1
 80115aa:	e7d1      	b.n	8011550 <__gethex+0x2d0>
 80115ac:	2501      	movs	r5, #1
 80115ae:	e7e2      	b.n	8011576 <__gethex+0x2f6>
 80115b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80115b2:	f1c3 0301 	rsb	r3, r3, #1
 80115b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80115b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d0f0      	beq.n	80115a0 <__gethex+0x320>
 80115be:	f04f 0c00 	mov.w	ip, #0
 80115c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80115c6:	f104 0314 	add.w	r3, r4, #20
 80115ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80115ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80115d2:	4618      	mov	r0, r3
 80115d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80115d8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80115dc:	d01b      	beq.n	8011616 <__gethex+0x396>
 80115de:	3201      	adds	r2, #1
 80115e0:	6002      	str	r2, [r0, #0]
 80115e2:	2d02      	cmp	r5, #2
 80115e4:	f104 0314 	add.w	r3, r4, #20
 80115e8:	d13c      	bne.n	8011664 <__gethex+0x3e4>
 80115ea:	f8d8 2000 	ldr.w	r2, [r8]
 80115ee:	3a01      	subs	r2, #1
 80115f0:	42b2      	cmp	r2, r6
 80115f2:	d109      	bne.n	8011608 <__gethex+0x388>
 80115f4:	2201      	movs	r2, #1
 80115f6:	1171      	asrs	r1, r6, #5
 80115f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80115fc:	f006 061f 	and.w	r6, r6, #31
 8011600:	fa02 f606 	lsl.w	r6, r2, r6
 8011604:	421e      	tst	r6, r3
 8011606:	d13a      	bne.n	801167e <__gethex+0x3fe>
 8011608:	f045 0520 	orr.w	r5, r5, #32
 801160c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801160e:	601c      	str	r4, [r3, #0]
 8011610:	9b02      	ldr	r3, [sp, #8]
 8011612:	601f      	str	r7, [r3, #0]
 8011614:	e6b0      	b.n	8011378 <__gethex+0xf8>
 8011616:	4299      	cmp	r1, r3
 8011618:	f843 cc04 	str.w	ip, [r3, #-4]
 801161c:	d8d9      	bhi.n	80115d2 <__gethex+0x352>
 801161e:	68a3      	ldr	r3, [r4, #8]
 8011620:	459b      	cmp	fp, r3
 8011622:	db17      	blt.n	8011654 <__gethex+0x3d4>
 8011624:	6861      	ldr	r1, [r4, #4]
 8011626:	9801      	ldr	r0, [sp, #4]
 8011628:	3101      	adds	r1, #1
 801162a:	f000 f9d5 	bl	80119d8 <_Balloc>
 801162e:	4681      	mov	r9, r0
 8011630:	b918      	cbnz	r0, 801163a <__gethex+0x3ba>
 8011632:	4602      	mov	r2, r0
 8011634:	2184      	movs	r1, #132	@ 0x84
 8011636:	4b19      	ldr	r3, [pc, #100]	@ (801169c <__gethex+0x41c>)
 8011638:	e6c5      	b.n	80113c6 <__gethex+0x146>
 801163a:	6922      	ldr	r2, [r4, #16]
 801163c:	f104 010c 	add.w	r1, r4, #12
 8011640:	3202      	adds	r2, #2
 8011642:	0092      	lsls	r2, r2, #2
 8011644:	300c      	adds	r0, #12
 8011646:	f7fe fef7 	bl	8010438 <memcpy>
 801164a:	4621      	mov	r1, r4
 801164c:	9801      	ldr	r0, [sp, #4]
 801164e:	f000 fa03 	bl	8011a58 <_Bfree>
 8011652:	464c      	mov	r4, r9
 8011654:	6923      	ldr	r3, [r4, #16]
 8011656:	1c5a      	adds	r2, r3, #1
 8011658:	6122      	str	r2, [r4, #16]
 801165a:	2201      	movs	r2, #1
 801165c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011660:	615a      	str	r2, [r3, #20]
 8011662:	e7be      	b.n	80115e2 <__gethex+0x362>
 8011664:	6922      	ldr	r2, [r4, #16]
 8011666:	455a      	cmp	r2, fp
 8011668:	dd0b      	ble.n	8011682 <__gethex+0x402>
 801166a:	2101      	movs	r1, #1
 801166c:	4620      	mov	r0, r4
 801166e:	f7ff fd9f 	bl	80111b0 <rshift>
 8011672:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011676:	3701      	adds	r7, #1
 8011678:	42bb      	cmp	r3, r7
 801167a:	f6ff aee0 	blt.w	801143e <__gethex+0x1be>
 801167e:	2501      	movs	r5, #1
 8011680:	e7c2      	b.n	8011608 <__gethex+0x388>
 8011682:	f016 061f 	ands.w	r6, r6, #31
 8011686:	d0fa      	beq.n	801167e <__gethex+0x3fe>
 8011688:	4453      	add	r3, sl
 801168a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801168e:	f000 fa95 	bl	8011bbc <__hi0bits>
 8011692:	f1c6 0620 	rsb	r6, r6, #32
 8011696:	42b0      	cmp	r0, r6
 8011698:	dbe7      	blt.n	801166a <__gethex+0x3ea>
 801169a:	e7f0      	b.n	801167e <__gethex+0x3fe>
 801169c:	08013bd8 	.word	0x08013bd8

080116a0 <L_shift>:
 80116a0:	f1c2 0208 	rsb	r2, r2, #8
 80116a4:	0092      	lsls	r2, r2, #2
 80116a6:	b570      	push	{r4, r5, r6, lr}
 80116a8:	f1c2 0620 	rsb	r6, r2, #32
 80116ac:	6843      	ldr	r3, [r0, #4]
 80116ae:	6804      	ldr	r4, [r0, #0]
 80116b0:	fa03 f506 	lsl.w	r5, r3, r6
 80116b4:	432c      	orrs	r4, r5
 80116b6:	40d3      	lsrs	r3, r2
 80116b8:	6004      	str	r4, [r0, #0]
 80116ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80116be:	4288      	cmp	r0, r1
 80116c0:	d3f4      	bcc.n	80116ac <L_shift+0xc>
 80116c2:	bd70      	pop	{r4, r5, r6, pc}

080116c4 <__match>:
 80116c4:	b530      	push	{r4, r5, lr}
 80116c6:	6803      	ldr	r3, [r0, #0]
 80116c8:	3301      	adds	r3, #1
 80116ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80116ce:	b914      	cbnz	r4, 80116d6 <__match+0x12>
 80116d0:	6003      	str	r3, [r0, #0]
 80116d2:	2001      	movs	r0, #1
 80116d4:	bd30      	pop	{r4, r5, pc}
 80116d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80116da:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80116de:	2d19      	cmp	r5, #25
 80116e0:	bf98      	it	ls
 80116e2:	3220      	addls	r2, #32
 80116e4:	42a2      	cmp	r2, r4
 80116e6:	d0f0      	beq.n	80116ca <__match+0x6>
 80116e8:	2000      	movs	r0, #0
 80116ea:	e7f3      	b.n	80116d4 <__match+0x10>

080116ec <__hexnan>:
 80116ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116f0:	2500      	movs	r5, #0
 80116f2:	680b      	ldr	r3, [r1, #0]
 80116f4:	4682      	mov	sl, r0
 80116f6:	115e      	asrs	r6, r3, #5
 80116f8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80116fc:	f013 031f 	ands.w	r3, r3, #31
 8011700:	bf18      	it	ne
 8011702:	3604      	addne	r6, #4
 8011704:	1f37      	subs	r7, r6, #4
 8011706:	4690      	mov	r8, r2
 8011708:	46b9      	mov	r9, r7
 801170a:	463c      	mov	r4, r7
 801170c:	46ab      	mov	fp, r5
 801170e:	b087      	sub	sp, #28
 8011710:	6801      	ldr	r1, [r0, #0]
 8011712:	9301      	str	r3, [sp, #4]
 8011714:	f846 5c04 	str.w	r5, [r6, #-4]
 8011718:	9502      	str	r5, [sp, #8]
 801171a:	784a      	ldrb	r2, [r1, #1]
 801171c:	1c4b      	adds	r3, r1, #1
 801171e:	9303      	str	r3, [sp, #12]
 8011720:	b342      	cbz	r2, 8011774 <__hexnan+0x88>
 8011722:	4610      	mov	r0, r2
 8011724:	9105      	str	r1, [sp, #20]
 8011726:	9204      	str	r2, [sp, #16]
 8011728:	f7ff fd95 	bl	8011256 <__hexdig_fun>
 801172c:	2800      	cmp	r0, #0
 801172e:	d151      	bne.n	80117d4 <__hexnan+0xe8>
 8011730:	9a04      	ldr	r2, [sp, #16]
 8011732:	9905      	ldr	r1, [sp, #20]
 8011734:	2a20      	cmp	r2, #32
 8011736:	d818      	bhi.n	801176a <__hexnan+0x7e>
 8011738:	9b02      	ldr	r3, [sp, #8]
 801173a:	459b      	cmp	fp, r3
 801173c:	dd13      	ble.n	8011766 <__hexnan+0x7a>
 801173e:	454c      	cmp	r4, r9
 8011740:	d206      	bcs.n	8011750 <__hexnan+0x64>
 8011742:	2d07      	cmp	r5, #7
 8011744:	dc04      	bgt.n	8011750 <__hexnan+0x64>
 8011746:	462a      	mov	r2, r5
 8011748:	4649      	mov	r1, r9
 801174a:	4620      	mov	r0, r4
 801174c:	f7ff ffa8 	bl	80116a0 <L_shift>
 8011750:	4544      	cmp	r4, r8
 8011752:	d952      	bls.n	80117fa <__hexnan+0x10e>
 8011754:	2300      	movs	r3, #0
 8011756:	f1a4 0904 	sub.w	r9, r4, #4
 801175a:	f844 3c04 	str.w	r3, [r4, #-4]
 801175e:	461d      	mov	r5, r3
 8011760:	464c      	mov	r4, r9
 8011762:	f8cd b008 	str.w	fp, [sp, #8]
 8011766:	9903      	ldr	r1, [sp, #12]
 8011768:	e7d7      	b.n	801171a <__hexnan+0x2e>
 801176a:	2a29      	cmp	r2, #41	@ 0x29
 801176c:	d157      	bne.n	801181e <__hexnan+0x132>
 801176e:	3102      	adds	r1, #2
 8011770:	f8ca 1000 	str.w	r1, [sl]
 8011774:	f1bb 0f00 	cmp.w	fp, #0
 8011778:	d051      	beq.n	801181e <__hexnan+0x132>
 801177a:	454c      	cmp	r4, r9
 801177c:	d206      	bcs.n	801178c <__hexnan+0xa0>
 801177e:	2d07      	cmp	r5, #7
 8011780:	dc04      	bgt.n	801178c <__hexnan+0xa0>
 8011782:	462a      	mov	r2, r5
 8011784:	4649      	mov	r1, r9
 8011786:	4620      	mov	r0, r4
 8011788:	f7ff ff8a 	bl	80116a0 <L_shift>
 801178c:	4544      	cmp	r4, r8
 801178e:	d936      	bls.n	80117fe <__hexnan+0x112>
 8011790:	4623      	mov	r3, r4
 8011792:	f1a8 0204 	sub.w	r2, r8, #4
 8011796:	f853 1b04 	ldr.w	r1, [r3], #4
 801179a:	429f      	cmp	r7, r3
 801179c:	f842 1f04 	str.w	r1, [r2, #4]!
 80117a0:	d2f9      	bcs.n	8011796 <__hexnan+0xaa>
 80117a2:	1b3b      	subs	r3, r7, r4
 80117a4:	f023 0303 	bic.w	r3, r3, #3
 80117a8:	3304      	adds	r3, #4
 80117aa:	3401      	adds	r4, #1
 80117ac:	3e03      	subs	r6, #3
 80117ae:	42b4      	cmp	r4, r6
 80117b0:	bf88      	it	hi
 80117b2:	2304      	movhi	r3, #4
 80117b4:	2200      	movs	r2, #0
 80117b6:	4443      	add	r3, r8
 80117b8:	f843 2b04 	str.w	r2, [r3], #4
 80117bc:	429f      	cmp	r7, r3
 80117be:	d2fb      	bcs.n	80117b8 <__hexnan+0xcc>
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	b91b      	cbnz	r3, 80117cc <__hexnan+0xe0>
 80117c4:	4547      	cmp	r7, r8
 80117c6:	d128      	bne.n	801181a <__hexnan+0x12e>
 80117c8:	2301      	movs	r3, #1
 80117ca:	603b      	str	r3, [r7, #0]
 80117cc:	2005      	movs	r0, #5
 80117ce:	b007      	add	sp, #28
 80117d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117d4:	3501      	adds	r5, #1
 80117d6:	2d08      	cmp	r5, #8
 80117d8:	f10b 0b01 	add.w	fp, fp, #1
 80117dc:	dd06      	ble.n	80117ec <__hexnan+0x100>
 80117de:	4544      	cmp	r4, r8
 80117e0:	d9c1      	bls.n	8011766 <__hexnan+0x7a>
 80117e2:	2300      	movs	r3, #0
 80117e4:	2501      	movs	r5, #1
 80117e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80117ea:	3c04      	subs	r4, #4
 80117ec:	6822      	ldr	r2, [r4, #0]
 80117ee:	f000 000f 	and.w	r0, r0, #15
 80117f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80117f6:	6020      	str	r0, [r4, #0]
 80117f8:	e7b5      	b.n	8011766 <__hexnan+0x7a>
 80117fa:	2508      	movs	r5, #8
 80117fc:	e7b3      	b.n	8011766 <__hexnan+0x7a>
 80117fe:	9b01      	ldr	r3, [sp, #4]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d0dd      	beq.n	80117c0 <__hexnan+0xd4>
 8011804:	f04f 32ff 	mov.w	r2, #4294967295
 8011808:	f1c3 0320 	rsb	r3, r3, #32
 801180c:	40da      	lsrs	r2, r3
 801180e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011812:	4013      	ands	r3, r2
 8011814:	f846 3c04 	str.w	r3, [r6, #-4]
 8011818:	e7d2      	b.n	80117c0 <__hexnan+0xd4>
 801181a:	3f04      	subs	r7, #4
 801181c:	e7d0      	b.n	80117c0 <__hexnan+0xd4>
 801181e:	2004      	movs	r0, #4
 8011820:	e7d5      	b.n	80117ce <__hexnan+0xe2>
	...

08011824 <malloc>:
 8011824:	4b02      	ldr	r3, [pc, #8]	@ (8011830 <malloc+0xc>)
 8011826:	4601      	mov	r1, r0
 8011828:	6818      	ldr	r0, [r3, #0]
 801182a:	f000 b82d 	b.w	8011888 <_malloc_r>
 801182e:	bf00      	nop
 8011830:	20000194 	.word	0x20000194

08011834 <free>:
 8011834:	4b02      	ldr	r3, [pc, #8]	@ (8011840 <free+0xc>)
 8011836:	4601      	mov	r1, r0
 8011838:	6818      	ldr	r0, [r3, #0]
 801183a:	f7ff bc71 	b.w	8011120 <_free_r>
 801183e:	bf00      	nop
 8011840:	20000194 	.word	0x20000194

08011844 <sbrk_aligned>:
 8011844:	b570      	push	{r4, r5, r6, lr}
 8011846:	4e0f      	ldr	r6, [pc, #60]	@ (8011884 <sbrk_aligned+0x40>)
 8011848:	460c      	mov	r4, r1
 801184a:	6831      	ldr	r1, [r6, #0]
 801184c:	4605      	mov	r5, r0
 801184e:	b911      	cbnz	r1, 8011856 <sbrk_aligned+0x12>
 8011850:	f001 fda4 	bl	801339c <_sbrk_r>
 8011854:	6030      	str	r0, [r6, #0]
 8011856:	4621      	mov	r1, r4
 8011858:	4628      	mov	r0, r5
 801185a:	f001 fd9f 	bl	801339c <_sbrk_r>
 801185e:	1c43      	adds	r3, r0, #1
 8011860:	d103      	bne.n	801186a <sbrk_aligned+0x26>
 8011862:	f04f 34ff 	mov.w	r4, #4294967295
 8011866:	4620      	mov	r0, r4
 8011868:	bd70      	pop	{r4, r5, r6, pc}
 801186a:	1cc4      	adds	r4, r0, #3
 801186c:	f024 0403 	bic.w	r4, r4, #3
 8011870:	42a0      	cmp	r0, r4
 8011872:	d0f8      	beq.n	8011866 <sbrk_aligned+0x22>
 8011874:	1a21      	subs	r1, r4, r0
 8011876:	4628      	mov	r0, r5
 8011878:	f001 fd90 	bl	801339c <_sbrk_r>
 801187c:	3001      	adds	r0, #1
 801187e:	d1f2      	bne.n	8011866 <sbrk_aligned+0x22>
 8011880:	e7ef      	b.n	8011862 <sbrk_aligned+0x1e>
 8011882:	bf00      	nop
 8011884:	2000088c 	.word	0x2000088c

08011888 <_malloc_r>:
 8011888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801188c:	1ccd      	adds	r5, r1, #3
 801188e:	f025 0503 	bic.w	r5, r5, #3
 8011892:	3508      	adds	r5, #8
 8011894:	2d0c      	cmp	r5, #12
 8011896:	bf38      	it	cc
 8011898:	250c      	movcc	r5, #12
 801189a:	2d00      	cmp	r5, #0
 801189c:	4606      	mov	r6, r0
 801189e:	db01      	blt.n	80118a4 <_malloc_r+0x1c>
 80118a0:	42a9      	cmp	r1, r5
 80118a2:	d904      	bls.n	80118ae <_malloc_r+0x26>
 80118a4:	230c      	movs	r3, #12
 80118a6:	6033      	str	r3, [r6, #0]
 80118a8:	2000      	movs	r0, #0
 80118aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80118ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011984 <_malloc_r+0xfc>
 80118b2:	f000 f885 	bl	80119c0 <__malloc_lock>
 80118b6:	f8d8 3000 	ldr.w	r3, [r8]
 80118ba:	461c      	mov	r4, r3
 80118bc:	bb44      	cbnz	r4, 8011910 <_malloc_r+0x88>
 80118be:	4629      	mov	r1, r5
 80118c0:	4630      	mov	r0, r6
 80118c2:	f7ff ffbf 	bl	8011844 <sbrk_aligned>
 80118c6:	1c43      	adds	r3, r0, #1
 80118c8:	4604      	mov	r4, r0
 80118ca:	d158      	bne.n	801197e <_malloc_r+0xf6>
 80118cc:	f8d8 4000 	ldr.w	r4, [r8]
 80118d0:	4627      	mov	r7, r4
 80118d2:	2f00      	cmp	r7, #0
 80118d4:	d143      	bne.n	801195e <_malloc_r+0xd6>
 80118d6:	2c00      	cmp	r4, #0
 80118d8:	d04b      	beq.n	8011972 <_malloc_r+0xea>
 80118da:	6823      	ldr	r3, [r4, #0]
 80118dc:	4639      	mov	r1, r7
 80118de:	4630      	mov	r0, r6
 80118e0:	eb04 0903 	add.w	r9, r4, r3
 80118e4:	f001 fd5a 	bl	801339c <_sbrk_r>
 80118e8:	4581      	cmp	r9, r0
 80118ea:	d142      	bne.n	8011972 <_malloc_r+0xea>
 80118ec:	6821      	ldr	r1, [r4, #0]
 80118ee:	4630      	mov	r0, r6
 80118f0:	1a6d      	subs	r5, r5, r1
 80118f2:	4629      	mov	r1, r5
 80118f4:	f7ff ffa6 	bl	8011844 <sbrk_aligned>
 80118f8:	3001      	adds	r0, #1
 80118fa:	d03a      	beq.n	8011972 <_malloc_r+0xea>
 80118fc:	6823      	ldr	r3, [r4, #0]
 80118fe:	442b      	add	r3, r5
 8011900:	6023      	str	r3, [r4, #0]
 8011902:	f8d8 3000 	ldr.w	r3, [r8]
 8011906:	685a      	ldr	r2, [r3, #4]
 8011908:	bb62      	cbnz	r2, 8011964 <_malloc_r+0xdc>
 801190a:	f8c8 7000 	str.w	r7, [r8]
 801190e:	e00f      	b.n	8011930 <_malloc_r+0xa8>
 8011910:	6822      	ldr	r2, [r4, #0]
 8011912:	1b52      	subs	r2, r2, r5
 8011914:	d420      	bmi.n	8011958 <_malloc_r+0xd0>
 8011916:	2a0b      	cmp	r2, #11
 8011918:	d917      	bls.n	801194a <_malloc_r+0xc2>
 801191a:	1961      	adds	r1, r4, r5
 801191c:	42a3      	cmp	r3, r4
 801191e:	6025      	str	r5, [r4, #0]
 8011920:	bf18      	it	ne
 8011922:	6059      	strne	r1, [r3, #4]
 8011924:	6863      	ldr	r3, [r4, #4]
 8011926:	bf08      	it	eq
 8011928:	f8c8 1000 	streq.w	r1, [r8]
 801192c:	5162      	str	r2, [r4, r5]
 801192e:	604b      	str	r3, [r1, #4]
 8011930:	4630      	mov	r0, r6
 8011932:	f000 f84b 	bl	80119cc <__malloc_unlock>
 8011936:	f104 000b 	add.w	r0, r4, #11
 801193a:	1d23      	adds	r3, r4, #4
 801193c:	f020 0007 	bic.w	r0, r0, #7
 8011940:	1ac2      	subs	r2, r0, r3
 8011942:	bf1c      	itt	ne
 8011944:	1a1b      	subne	r3, r3, r0
 8011946:	50a3      	strne	r3, [r4, r2]
 8011948:	e7af      	b.n	80118aa <_malloc_r+0x22>
 801194a:	6862      	ldr	r2, [r4, #4]
 801194c:	42a3      	cmp	r3, r4
 801194e:	bf0c      	ite	eq
 8011950:	f8c8 2000 	streq.w	r2, [r8]
 8011954:	605a      	strne	r2, [r3, #4]
 8011956:	e7eb      	b.n	8011930 <_malloc_r+0xa8>
 8011958:	4623      	mov	r3, r4
 801195a:	6864      	ldr	r4, [r4, #4]
 801195c:	e7ae      	b.n	80118bc <_malloc_r+0x34>
 801195e:	463c      	mov	r4, r7
 8011960:	687f      	ldr	r7, [r7, #4]
 8011962:	e7b6      	b.n	80118d2 <_malloc_r+0x4a>
 8011964:	461a      	mov	r2, r3
 8011966:	685b      	ldr	r3, [r3, #4]
 8011968:	42a3      	cmp	r3, r4
 801196a:	d1fb      	bne.n	8011964 <_malloc_r+0xdc>
 801196c:	2300      	movs	r3, #0
 801196e:	6053      	str	r3, [r2, #4]
 8011970:	e7de      	b.n	8011930 <_malloc_r+0xa8>
 8011972:	230c      	movs	r3, #12
 8011974:	4630      	mov	r0, r6
 8011976:	6033      	str	r3, [r6, #0]
 8011978:	f000 f828 	bl	80119cc <__malloc_unlock>
 801197c:	e794      	b.n	80118a8 <_malloc_r+0x20>
 801197e:	6005      	str	r5, [r0, #0]
 8011980:	e7d6      	b.n	8011930 <_malloc_r+0xa8>
 8011982:	bf00      	nop
 8011984:	20000890 	.word	0x20000890

08011988 <_mbtowc_r>:
 8011988:	b410      	push	{r4}
 801198a:	4c03      	ldr	r4, [pc, #12]	@ (8011998 <_mbtowc_r+0x10>)
 801198c:	f8d4 40e4 	ldr.w	r4, [r4, #228]	@ 0xe4
 8011990:	46a4      	mov	ip, r4
 8011992:	bc10      	pop	{r4}
 8011994:	4760      	bx	ip
 8011996:	bf00      	nop
 8011998:	20000028 	.word	0x20000028

0801199c <__ascii_mbtowc>:
 801199c:	b082      	sub	sp, #8
 801199e:	b901      	cbnz	r1, 80119a2 <__ascii_mbtowc+0x6>
 80119a0:	a901      	add	r1, sp, #4
 80119a2:	b142      	cbz	r2, 80119b6 <__ascii_mbtowc+0x1a>
 80119a4:	b14b      	cbz	r3, 80119ba <__ascii_mbtowc+0x1e>
 80119a6:	7813      	ldrb	r3, [r2, #0]
 80119a8:	600b      	str	r3, [r1, #0]
 80119aa:	7812      	ldrb	r2, [r2, #0]
 80119ac:	1e10      	subs	r0, r2, #0
 80119ae:	bf18      	it	ne
 80119b0:	2001      	movne	r0, #1
 80119b2:	b002      	add	sp, #8
 80119b4:	4770      	bx	lr
 80119b6:	4610      	mov	r0, r2
 80119b8:	e7fb      	b.n	80119b2 <__ascii_mbtowc+0x16>
 80119ba:	f06f 0001 	mvn.w	r0, #1
 80119be:	e7f8      	b.n	80119b2 <__ascii_mbtowc+0x16>

080119c0 <__malloc_lock>:
 80119c0:	4801      	ldr	r0, [pc, #4]	@ (80119c8 <__malloc_lock+0x8>)
 80119c2:	f7fe bd24 	b.w	801040e <__retarget_lock_acquire_recursive>
 80119c6:	bf00      	nop
 80119c8:	20000888 	.word	0x20000888

080119cc <__malloc_unlock>:
 80119cc:	4801      	ldr	r0, [pc, #4]	@ (80119d4 <__malloc_unlock+0x8>)
 80119ce:	f7fe bd24 	b.w	801041a <__retarget_lock_release_recursive>
 80119d2:	bf00      	nop
 80119d4:	20000888 	.word	0x20000888

080119d8 <_Balloc>:
 80119d8:	b570      	push	{r4, r5, r6, lr}
 80119da:	69c6      	ldr	r6, [r0, #28]
 80119dc:	4604      	mov	r4, r0
 80119de:	460d      	mov	r5, r1
 80119e0:	b976      	cbnz	r6, 8011a00 <_Balloc+0x28>
 80119e2:	2010      	movs	r0, #16
 80119e4:	f7ff ff1e 	bl	8011824 <malloc>
 80119e8:	4602      	mov	r2, r0
 80119ea:	61e0      	str	r0, [r4, #28]
 80119ec:	b920      	cbnz	r0, 80119f8 <_Balloc+0x20>
 80119ee:	216b      	movs	r1, #107	@ 0x6b
 80119f0:	4b17      	ldr	r3, [pc, #92]	@ (8011a50 <_Balloc+0x78>)
 80119f2:	4818      	ldr	r0, [pc, #96]	@ (8011a54 <_Balloc+0x7c>)
 80119f4:	f001 fce2 	bl	80133bc <__assert_func>
 80119f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80119fc:	6006      	str	r6, [r0, #0]
 80119fe:	60c6      	str	r6, [r0, #12]
 8011a00:	69e6      	ldr	r6, [r4, #28]
 8011a02:	68f3      	ldr	r3, [r6, #12]
 8011a04:	b183      	cbz	r3, 8011a28 <_Balloc+0x50>
 8011a06:	69e3      	ldr	r3, [r4, #28]
 8011a08:	68db      	ldr	r3, [r3, #12]
 8011a0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a0e:	b9b8      	cbnz	r0, 8011a40 <_Balloc+0x68>
 8011a10:	2101      	movs	r1, #1
 8011a12:	fa01 f605 	lsl.w	r6, r1, r5
 8011a16:	1d72      	adds	r2, r6, #5
 8011a18:	4620      	mov	r0, r4
 8011a1a:	0092      	lsls	r2, r2, #2
 8011a1c:	f001 fcf1 	bl	8013402 <_calloc_r>
 8011a20:	b160      	cbz	r0, 8011a3c <_Balloc+0x64>
 8011a22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011a26:	e00e      	b.n	8011a46 <_Balloc+0x6e>
 8011a28:	2221      	movs	r2, #33	@ 0x21
 8011a2a:	2104      	movs	r1, #4
 8011a2c:	4620      	mov	r0, r4
 8011a2e:	f001 fce8 	bl	8013402 <_calloc_r>
 8011a32:	69e3      	ldr	r3, [r4, #28]
 8011a34:	60f0      	str	r0, [r6, #12]
 8011a36:	68db      	ldr	r3, [r3, #12]
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d1e4      	bne.n	8011a06 <_Balloc+0x2e>
 8011a3c:	2000      	movs	r0, #0
 8011a3e:	bd70      	pop	{r4, r5, r6, pc}
 8011a40:	6802      	ldr	r2, [r0, #0]
 8011a42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a46:	2300      	movs	r3, #0
 8011a48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011a4c:	e7f7      	b.n	8011a3e <_Balloc+0x66>
 8011a4e:	bf00      	nop
 8011a50:	08013b69 	.word	0x08013b69
 8011a54:	08013c49 	.word	0x08013c49

08011a58 <_Bfree>:
 8011a58:	b570      	push	{r4, r5, r6, lr}
 8011a5a:	69c6      	ldr	r6, [r0, #28]
 8011a5c:	4605      	mov	r5, r0
 8011a5e:	460c      	mov	r4, r1
 8011a60:	b976      	cbnz	r6, 8011a80 <_Bfree+0x28>
 8011a62:	2010      	movs	r0, #16
 8011a64:	f7ff fede 	bl	8011824 <malloc>
 8011a68:	4602      	mov	r2, r0
 8011a6a:	61e8      	str	r0, [r5, #28]
 8011a6c:	b920      	cbnz	r0, 8011a78 <_Bfree+0x20>
 8011a6e:	218f      	movs	r1, #143	@ 0x8f
 8011a70:	4b08      	ldr	r3, [pc, #32]	@ (8011a94 <_Bfree+0x3c>)
 8011a72:	4809      	ldr	r0, [pc, #36]	@ (8011a98 <_Bfree+0x40>)
 8011a74:	f001 fca2 	bl	80133bc <__assert_func>
 8011a78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a7c:	6006      	str	r6, [r0, #0]
 8011a7e:	60c6      	str	r6, [r0, #12]
 8011a80:	b13c      	cbz	r4, 8011a92 <_Bfree+0x3a>
 8011a82:	69eb      	ldr	r3, [r5, #28]
 8011a84:	6862      	ldr	r2, [r4, #4]
 8011a86:	68db      	ldr	r3, [r3, #12]
 8011a88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011a8c:	6021      	str	r1, [r4, #0]
 8011a8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011a92:	bd70      	pop	{r4, r5, r6, pc}
 8011a94:	08013b69 	.word	0x08013b69
 8011a98:	08013c49 	.word	0x08013c49

08011a9c <__multadd>:
 8011a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011aa0:	4607      	mov	r7, r0
 8011aa2:	460c      	mov	r4, r1
 8011aa4:	461e      	mov	r6, r3
 8011aa6:	2000      	movs	r0, #0
 8011aa8:	690d      	ldr	r5, [r1, #16]
 8011aaa:	f101 0c14 	add.w	ip, r1, #20
 8011aae:	f8dc 3000 	ldr.w	r3, [ip]
 8011ab2:	3001      	adds	r0, #1
 8011ab4:	b299      	uxth	r1, r3
 8011ab6:	fb02 6101 	mla	r1, r2, r1, r6
 8011aba:	0c1e      	lsrs	r6, r3, #16
 8011abc:	0c0b      	lsrs	r3, r1, #16
 8011abe:	fb02 3306 	mla	r3, r2, r6, r3
 8011ac2:	b289      	uxth	r1, r1
 8011ac4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011ac8:	4285      	cmp	r5, r0
 8011aca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011ace:	f84c 1b04 	str.w	r1, [ip], #4
 8011ad2:	dcec      	bgt.n	8011aae <__multadd+0x12>
 8011ad4:	b30e      	cbz	r6, 8011b1a <__multadd+0x7e>
 8011ad6:	68a3      	ldr	r3, [r4, #8]
 8011ad8:	42ab      	cmp	r3, r5
 8011ada:	dc19      	bgt.n	8011b10 <__multadd+0x74>
 8011adc:	6861      	ldr	r1, [r4, #4]
 8011ade:	4638      	mov	r0, r7
 8011ae0:	3101      	adds	r1, #1
 8011ae2:	f7ff ff79 	bl	80119d8 <_Balloc>
 8011ae6:	4680      	mov	r8, r0
 8011ae8:	b928      	cbnz	r0, 8011af6 <__multadd+0x5a>
 8011aea:	4602      	mov	r2, r0
 8011aec:	21ba      	movs	r1, #186	@ 0xba
 8011aee:	4b0c      	ldr	r3, [pc, #48]	@ (8011b20 <__multadd+0x84>)
 8011af0:	480c      	ldr	r0, [pc, #48]	@ (8011b24 <__multadd+0x88>)
 8011af2:	f001 fc63 	bl	80133bc <__assert_func>
 8011af6:	6922      	ldr	r2, [r4, #16]
 8011af8:	f104 010c 	add.w	r1, r4, #12
 8011afc:	3202      	adds	r2, #2
 8011afe:	0092      	lsls	r2, r2, #2
 8011b00:	300c      	adds	r0, #12
 8011b02:	f7fe fc99 	bl	8010438 <memcpy>
 8011b06:	4621      	mov	r1, r4
 8011b08:	4638      	mov	r0, r7
 8011b0a:	f7ff ffa5 	bl	8011a58 <_Bfree>
 8011b0e:	4644      	mov	r4, r8
 8011b10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011b14:	3501      	adds	r5, #1
 8011b16:	615e      	str	r6, [r3, #20]
 8011b18:	6125      	str	r5, [r4, #16]
 8011b1a:	4620      	mov	r0, r4
 8011b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b20:	08013bd8 	.word	0x08013bd8
 8011b24:	08013c49 	.word	0x08013c49

08011b28 <__s2b>:
 8011b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b2c:	4615      	mov	r5, r2
 8011b2e:	2209      	movs	r2, #9
 8011b30:	461f      	mov	r7, r3
 8011b32:	3308      	adds	r3, #8
 8011b34:	460c      	mov	r4, r1
 8011b36:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b3a:	4606      	mov	r6, r0
 8011b3c:	2201      	movs	r2, #1
 8011b3e:	2100      	movs	r1, #0
 8011b40:	429a      	cmp	r2, r3
 8011b42:	db09      	blt.n	8011b58 <__s2b+0x30>
 8011b44:	4630      	mov	r0, r6
 8011b46:	f7ff ff47 	bl	80119d8 <_Balloc>
 8011b4a:	b940      	cbnz	r0, 8011b5e <__s2b+0x36>
 8011b4c:	4602      	mov	r2, r0
 8011b4e:	21d3      	movs	r1, #211	@ 0xd3
 8011b50:	4b18      	ldr	r3, [pc, #96]	@ (8011bb4 <__s2b+0x8c>)
 8011b52:	4819      	ldr	r0, [pc, #100]	@ (8011bb8 <__s2b+0x90>)
 8011b54:	f001 fc32 	bl	80133bc <__assert_func>
 8011b58:	0052      	lsls	r2, r2, #1
 8011b5a:	3101      	adds	r1, #1
 8011b5c:	e7f0      	b.n	8011b40 <__s2b+0x18>
 8011b5e:	9b08      	ldr	r3, [sp, #32]
 8011b60:	2d09      	cmp	r5, #9
 8011b62:	6143      	str	r3, [r0, #20]
 8011b64:	f04f 0301 	mov.w	r3, #1
 8011b68:	6103      	str	r3, [r0, #16]
 8011b6a:	dd16      	ble.n	8011b9a <__s2b+0x72>
 8011b6c:	f104 0909 	add.w	r9, r4, #9
 8011b70:	46c8      	mov	r8, r9
 8011b72:	442c      	add	r4, r5
 8011b74:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011b78:	4601      	mov	r1, r0
 8011b7a:	220a      	movs	r2, #10
 8011b7c:	4630      	mov	r0, r6
 8011b7e:	3b30      	subs	r3, #48	@ 0x30
 8011b80:	f7ff ff8c 	bl	8011a9c <__multadd>
 8011b84:	45a0      	cmp	r8, r4
 8011b86:	d1f5      	bne.n	8011b74 <__s2b+0x4c>
 8011b88:	f1a5 0408 	sub.w	r4, r5, #8
 8011b8c:	444c      	add	r4, r9
 8011b8e:	1b2d      	subs	r5, r5, r4
 8011b90:	1963      	adds	r3, r4, r5
 8011b92:	42bb      	cmp	r3, r7
 8011b94:	db04      	blt.n	8011ba0 <__s2b+0x78>
 8011b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b9a:	2509      	movs	r5, #9
 8011b9c:	340a      	adds	r4, #10
 8011b9e:	e7f6      	b.n	8011b8e <__s2b+0x66>
 8011ba0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011ba4:	4601      	mov	r1, r0
 8011ba6:	220a      	movs	r2, #10
 8011ba8:	4630      	mov	r0, r6
 8011baa:	3b30      	subs	r3, #48	@ 0x30
 8011bac:	f7ff ff76 	bl	8011a9c <__multadd>
 8011bb0:	e7ee      	b.n	8011b90 <__s2b+0x68>
 8011bb2:	bf00      	nop
 8011bb4:	08013bd8 	.word	0x08013bd8
 8011bb8:	08013c49 	.word	0x08013c49

08011bbc <__hi0bits>:
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011bc2:	bf3a      	itte	cc
 8011bc4:	0403      	lslcc	r3, r0, #16
 8011bc6:	2010      	movcc	r0, #16
 8011bc8:	2000      	movcs	r0, #0
 8011bca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011bce:	bf3c      	itt	cc
 8011bd0:	021b      	lslcc	r3, r3, #8
 8011bd2:	3008      	addcc	r0, #8
 8011bd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011bd8:	bf3c      	itt	cc
 8011bda:	011b      	lslcc	r3, r3, #4
 8011bdc:	3004      	addcc	r0, #4
 8011bde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011be2:	bf3c      	itt	cc
 8011be4:	009b      	lslcc	r3, r3, #2
 8011be6:	3002      	addcc	r0, #2
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	db05      	blt.n	8011bf8 <__hi0bits+0x3c>
 8011bec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011bf0:	f100 0001 	add.w	r0, r0, #1
 8011bf4:	bf08      	it	eq
 8011bf6:	2020      	moveq	r0, #32
 8011bf8:	4770      	bx	lr

08011bfa <__lo0bits>:
 8011bfa:	6803      	ldr	r3, [r0, #0]
 8011bfc:	4602      	mov	r2, r0
 8011bfe:	f013 0007 	ands.w	r0, r3, #7
 8011c02:	d00b      	beq.n	8011c1c <__lo0bits+0x22>
 8011c04:	07d9      	lsls	r1, r3, #31
 8011c06:	d421      	bmi.n	8011c4c <__lo0bits+0x52>
 8011c08:	0798      	lsls	r0, r3, #30
 8011c0a:	bf49      	itett	mi
 8011c0c:	085b      	lsrmi	r3, r3, #1
 8011c0e:	089b      	lsrpl	r3, r3, #2
 8011c10:	2001      	movmi	r0, #1
 8011c12:	6013      	strmi	r3, [r2, #0]
 8011c14:	bf5c      	itt	pl
 8011c16:	2002      	movpl	r0, #2
 8011c18:	6013      	strpl	r3, [r2, #0]
 8011c1a:	4770      	bx	lr
 8011c1c:	b299      	uxth	r1, r3
 8011c1e:	b909      	cbnz	r1, 8011c24 <__lo0bits+0x2a>
 8011c20:	2010      	movs	r0, #16
 8011c22:	0c1b      	lsrs	r3, r3, #16
 8011c24:	b2d9      	uxtb	r1, r3
 8011c26:	b909      	cbnz	r1, 8011c2c <__lo0bits+0x32>
 8011c28:	3008      	adds	r0, #8
 8011c2a:	0a1b      	lsrs	r3, r3, #8
 8011c2c:	0719      	lsls	r1, r3, #28
 8011c2e:	bf04      	itt	eq
 8011c30:	091b      	lsreq	r3, r3, #4
 8011c32:	3004      	addeq	r0, #4
 8011c34:	0799      	lsls	r1, r3, #30
 8011c36:	bf04      	itt	eq
 8011c38:	089b      	lsreq	r3, r3, #2
 8011c3a:	3002      	addeq	r0, #2
 8011c3c:	07d9      	lsls	r1, r3, #31
 8011c3e:	d403      	bmi.n	8011c48 <__lo0bits+0x4e>
 8011c40:	085b      	lsrs	r3, r3, #1
 8011c42:	f100 0001 	add.w	r0, r0, #1
 8011c46:	d003      	beq.n	8011c50 <__lo0bits+0x56>
 8011c48:	6013      	str	r3, [r2, #0]
 8011c4a:	4770      	bx	lr
 8011c4c:	2000      	movs	r0, #0
 8011c4e:	4770      	bx	lr
 8011c50:	2020      	movs	r0, #32
 8011c52:	4770      	bx	lr

08011c54 <__i2b>:
 8011c54:	b510      	push	{r4, lr}
 8011c56:	460c      	mov	r4, r1
 8011c58:	2101      	movs	r1, #1
 8011c5a:	f7ff febd 	bl	80119d8 <_Balloc>
 8011c5e:	4602      	mov	r2, r0
 8011c60:	b928      	cbnz	r0, 8011c6e <__i2b+0x1a>
 8011c62:	f240 1145 	movw	r1, #325	@ 0x145
 8011c66:	4b04      	ldr	r3, [pc, #16]	@ (8011c78 <__i2b+0x24>)
 8011c68:	4804      	ldr	r0, [pc, #16]	@ (8011c7c <__i2b+0x28>)
 8011c6a:	f001 fba7 	bl	80133bc <__assert_func>
 8011c6e:	2301      	movs	r3, #1
 8011c70:	6144      	str	r4, [r0, #20]
 8011c72:	6103      	str	r3, [r0, #16]
 8011c74:	bd10      	pop	{r4, pc}
 8011c76:	bf00      	nop
 8011c78:	08013bd8 	.word	0x08013bd8
 8011c7c:	08013c49 	.word	0x08013c49

08011c80 <__multiply>:
 8011c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c84:	4617      	mov	r7, r2
 8011c86:	690a      	ldr	r2, [r1, #16]
 8011c88:	693b      	ldr	r3, [r7, #16]
 8011c8a:	4689      	mov	r9, r1
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	bfa2      	ittt	ge
 8011c90:	463b      	movge	r3, r7
 8011c92:	460f      	movge	r7, r1
 8011c94:	4699      	movge	r9, r3
 8011c96:	693d      	ldr	r5, [r7, #16]
 8011c98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	6879      	ldr	r1, [r7, #4]
 8011ca0:	eb05 060a 	add.w	r6, r5, sl
 8011ca4:	42b3      	cmp	r3, r6
 8011ca6:	b085      	sub	sp, #20
 8011ca8:	bfb8      	it	lt
 8011caa:	3101      	addlt	r1, #1
 8011cac:	f7ff fe94 	bl	80119d8 <_Balloc>
 8011cb0:	b930      	cbnz	r0, 8011cc0 <__multiply+0x40>
 8011cb2:	4602      	mov	r2, r0
 8011cb4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011cb8:	4b40      	ldr	r3, [pc, #256]	@ (8011dbc <__multiply+0x13c>)
 8011cba:	4841      	ldr	r0, [pc, #260]	@ (8011dc0 <__multiply+0x140>)
 8011cbc:	f001 fb7e 	bl	80133bc <__assert_func>
 8011cc0:	f100 0414 	add.w	r4, r0, #20
 8011cc4:	4623      	mov	r3, r4
 8011cc6:	2200      	movs	r2, #0
 8011cc8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011ccc:	4573      	cmp	r3, lr
 8011cce:	d320      	bcc.n	8011d12 <__multiply+0x92>
 8011cd0:	f107 0814 	add.w	r8, r7, #20
 8011cd4:	f109 0114 	add.w	r1, r9, #20
 8011cd8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011cdc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011ce0:	9302      	str	r3, [sp, #8]
 8011ce2:	1beb      	subs	r3, r5, r7
 8011ce4:	3b15      	subs	r3, #21
 8011ce6:	f023 0303 	bic.w	r3, r3, #3
 8011cea:	3304      	adds	r3, #4
 8011cec:	3715      	adds	r7, #21
 8011cee:	42bd      	cmp	r5, r7
 8011cf0:	bf38      	it	cc
 8011cf2:	2304      	movcc	r3, #4
 8011cf4:	9301      	str	r3, [sp, #4]
 8011cf6:	9b02      	ldr	r3, [sp, #8]
 8011cf8:	9103      	str	r1, [sp, #12]
 8011cfa:	428b      	cmp	r3, r1
 8011cfc:	d80c      	bhi.n	8011d18 <__multiply+0x98>
 8011cfe:	2e00      	cmp	r6, #0
 8011d00:	dd03      	ble.n	8011d0a <__multiply+0x8a>
 8011d02:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d055      	beq.n	8011db6 <__multiply+0x136>
 8011d0a:	6106      	str	r6, [r0, #16]
 8011d0c:	b005      	add	sp, #20
 8011d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d12:	f843 2b04 	str.w	r2, [r3], #4
 8011d16:	e7d9      	b.n	8011ccc <__multiply+0x4c>
 8011d18:	f8b1 a000 	ldrh.w	sl, [r1]
 8011d1c:	f1ba 0f00 	cmp.w	sl, #0
 8011d20:	d01f      	beq.n	8011d62 <__multiply+0xe2>
 8011d22:	46c4      	mov	ip, r8
 8011d24:	46a1      	mov	r9, r4
 8011d26:	2700      	movs	r7, #0
 8011d28:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011d2c:	f8d9 3000 	ldr.w	r3, [r9]
 8011d30:	fa1f fb82 	uxth.w	fp, r2
 8011d34:	b29b      	uxth	r3, r3
 8011d36:	fb0a 330b 	mla	r3, sl, fp, r3
 8011d3a:	443b      	add	r3, r7
 8011d3c:	f8d9 7000 	ldr.w	r7, [r9]
 8011d40:	0c12      	lsrs	r2, r2, #16
 8011d42:	0c3f      	lsrs	r7, r7, #16
 8011d44:	fb0a 7202 	mla	r2, sl, r2, r7
 8011d48:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011d4c:	b29b      	uxth	r3, r3
 8011d4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011d52:	4565      	cmp	r5, ip
 8011d54:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011d58:	f849 3b04 	str.w	r3, [r9], #4
 8011d5c:	d8e4      	bhi.n	8011d28 <__multiply+0xa8>
 8011d5e:	9b01      	ldr	r3, [sp, #4]
 8011d60:	50e7      	str	r7, [r4, r3]
 8011d62:	9b03      	ldr	r3, [sp, #12]
 8011d64:	3104      	adds	r1, #4
 8011d66:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011d6a:	f1b9 0f00 	cmp.w	r9, #0
 8011d6e:	d020      	beq.n	8011db2 <__multiply+0x132>
 8011d70:	4647      	mov	r7, r8
 8011d72:	46a4      	mov	ip, r4
 8011d74:	f04f 0a00 	mov.w	sl, #0
 8011d78:	6823      	ldr	r3, [r4, #0]
 8011d7a:	f8b7 b000 	ldrh.w	fp, [r7]
 8011d7e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011d82:	b29b      	uxth	r3, r3
 8011d84:	fb09 220b 	mla	r2, r9, fp, r2
 8011d88:	4452      	add	r2, sl
 8011d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011d8e:	f84c 3b04 	str.w	r3, [ip], #4
 8011d92:	f857 3b04 	ldr.w	r3, [r7], #4
 8011d96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011d9a:	f8bc 3000 	ldrh.w	r3, [ip]
 8011d9e:	42bd      	cmp	r5, r7
 8011da0:	fb09 330a 	mla	r3, r9, sl, r3
 8011da4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011da8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011dac:	d8e5      	bhi.n	8011d7a <__multiply+0xfa>
 8011dae:	9a01      	ldr	r2, [sp, #4]
 8011db0:	50a3      	str	r3, [r4, r2]
 8011db2:	3404      	adds	r4, #4
 8011db4:	e79f      	b.n	8011cf6 <__multiply+0x76>
 8011db6:	3e01      	subs	r6, #1
 8011db8:	e7a1      	b.n	8011cfe <__multiply+0x7e>
 8011dba:	bf00      	nop
 8011dbc:	08013bd8 	.word	0x08013bd8
 8011dc0:	08013c49 	.word	0x08013c49

08011dc4 <__pow5mult>:
 8011dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011dc8:	4615      	mov	r5, r2
 8011dca:	f012 0203 	ands.w	r2, r2, #3
 8011dce:	4607      	mov	r7, r0
 8011dd0:	460e      	mov	r6, r1
 8011dd2:	d007      	beq.n	8011de4 <__pow5mult+0x20>
 8011dd4:	4c25      	ldr	r4, [pc, #148]	@ (8011e6c <__pow5mult+0xa8>)
 8011dd6:	3a01      	subs	r2, #1
 8011dd8:	2300      	movs	r3, #0
 8011dda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011dde:	f7ff fe5d 	bl	8011a9c <__multadd>
 8011de2:	4606      	mov	r6, r0
 8011de4:	10ad      	asrs	r5, r5, #2
 8011de6:	d03d      	beq.n	8011e64 <__pow5mult+0xa0>
 8011de8:	69fc      	ldr	r4, [r7, #28]
 8011dea:	b97c      	cbnz	r4, 8011e0c <__pow5mult+0x48>
 8011dec:	2010      	movs	r0, #16
 8011dee:	f7ff fd19 	bl	8011824 <malloc>
 8011df2:	4602      	mov	r2, r0
 8011df4:	61f8      	str	r0, [r7, #28]
 8011df6:	b928      	cbnz	r0, 8011e04 <__pow5mult+0x40>
 8011df8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8011e70 <__pow5mult+0xac>)
 8011dfe:	481d      	ldr	r0, [pc, #116]	@ (8011e74 <__pow5mult+0xb0>)
 8011e00:	f001 fadc 	bl	80133bc <__assert_func>
 8011e04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e08:	6004      	str	r4, [r0, #0]
 8011e0a:	60c4      	str	r4, [r0, #12]
 8011e0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011e10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011e14:	b94c      	cbnz	r4, 8011e2a <__pow5mult+0x66>
 8011e16:	f240 2171 	movw	r1, #625	@ 0x271
 8011e1a:	4638      	mov	r0, r7
 8011e1c:	f7ff ff1a 	bl	8011c54 <__i2b>
 8011e20:	2300      	movs	r3, #0
 8011e22:	4604      	mov	r4, r0
 8011e24:	f8c8 0008 	str.w	r0, [r8, #8]
 8011e28:	6003      	str	r3, [r0, #0]
 8011e2a:	f04f 0900 	mov.w	r9, #0
 8011e2e:	07eb      	lsls	r3, r5, #31
 8011e30:	d50a      	bpl.n	8011e48 <__pow5mult+0x84>
 8011e32:	4631      	mov	r1, r6
 8011e34:	4622      	mov	r2, r4
 8011e36:	4638      	mov	r0, r7
 8011e38:	f7ff ff22 	bl	8011c80 <__multiply>
 8011e3c:	4680      	mov	r8, r0
 8011e3e:	4631      	mov	r1, r6
 8011e40:	4638      	mov	r0, r7
 8011e42:	f7ff fe09 	bl	8011a58 <_Bfree>
 8011e46:	4646      	mov	r6, r8
 8011e48:	106d      	asrs	r5, r5, #1
 8011e4a:	d00b      	beq.n	8011e64 <__pow5mult+0xa0>
 8011e4c:	6820      	ldr	r0, [r4, #0]
 8011e4e:	b938      	cbnz	r0, 8011e60 <__pow5mult+0x9c>
 8011e50:	4622      	mov	r2, r4
 8011e52:	4621      	mov	r1, r4
 8011e54:	4638      	mov	r0, r7
 8011e56:	f7ff ff13 	bl	8011c80 <__multiply>
 8011e5a:	6020      	str	r0, [r4, #0]
 8011e5c:	f8c0 9000 	str.w	r9, [r0]
 8011e60:	4604      	mov	r4, r0
 8011e62:	e7e4      	b.n	8011e2e <__pow5mult+0x6a>
 8011e64:	4630      	mov	r0, r6
 8011e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e6a:	bf00      	nop
 8011e6c:	08013e64 	.word	0x08013e64
 8011e70:	08013b69 	.word	0x08013b69
 8011e74:	08013c49 	.word	0x08013c49

08011e78 <__lshift>:
 8011e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e7c:	460c      	mov	r4, r1
 8011e7e:	4607      	mov	r7, r0
 8011e80:	4691      	mov	r9, r2
 8011e82:	6923      	ldr	r3, [r4, #16]
 8011e84:	6849      	ldr	r1, [r1, #4]
 8011e86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011e8a:	68a3      	ldr	r3, [r4, #8]
 8011e8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011e90:	f108 0601 	add.w	r6, r8, #1
 8011e94:	42b3      	cmp	r3, r6
 8011e96:	db0b      	blt.n	8011eb0 <__lshift+0x38>
 8011e98:	4638      	mov	r0, r7
 8011e9a:	f7ff fd9d 	bl	80119d8 <_Balloc>
 8011e9e:	4605      	mov	r5, r0
 8011ea0:	b948      	cbnz	r0, 8011eb6 <__lshift+0x3e>
 8011ea2:	4602      	mov	r2, r0
 8011ea4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011ea8:	4b27      	ldr	r3, [pc, #156]	@ (8011f48 <__lshift+0xd0>)
 8011eaa:	4828      	ldr	r0, [pc, #160]	@ (8011f4c <__lshift+0xd4>)
 8011eac:	f001 fa86 	bl	80133bc <__assert_func>
 8011eb0:	3101      	adds	r1, #1
 8011eb2:	005b      	lsls	r3, r3, #1
 8011eb4:	e7ee      	b.n	8011e94 <__lshift+0x1c>
 8011eb6:	2300      	movs	r3, #0
 8011eb8:	f100 0114 	add.w	r1, r0, #20
 8011ebc:	f100 0210 	add.w	r2, r0, #16
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	4553      	cmp	r3, sl
 8011ec4:	db33      	blt.n	8011f2e <__lshift+0xb6>
 8011ec6:	6920      	ldr	r0, [r4, #16]
 8011ec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011ecc:	f104 0314 	add.w	r3, r4, #20
 8011ed0:	f019 091f 	ands.w	r9, r9, #31
 8011ed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011ed8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011edc:	d02b      	beq.n	8011f36 <__lshift+0xbe>
 8011ede:	468a      	mov	sl, r1
 8011ee0:	2200      	movs	r2, #0
 8011ee2:	f1c9 0e20 	rsb	lr, r9, #32
 8011ee6:	6818      	ldr	r0, [r3, #0]
 8011ee8:	fa00 f009 	lsl.w	r0, r0, r9
 8011eec:	4310      	orrs	r0, r2
 8011eee:	f84a 0b04 	str.w	r0, [sl], #4
 8011ef2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ef6:	459c      	cmp	ip, r3
 8011ef8:	fa22 f20e 	lsr.w	r2, r2, lr
 8011efc:	d8f3      	bhi.n	8011ee6 <__lshift+0x6e>
 8011efe:	ebac 0304 	sub.w	r3, ip, r4
 8011f02:	3b15      	subs	r3, #21
 8011f04:	f023 0303 	bic.w	r3, r3, #3
 8011f08:	3304      	adds	r3, #4
 8011f0a:	f104 0015 	add.w	r0, r4, #21
 8011f0e:	4560      	cmp	r0, ip
 8011f10:	bf88      	it	hi
 8011f12:	2304      	movhi	r3, #4
 8011f14:	50ca      	str	r2, [r1, r3]
 8011f16:	b10a      	cbz	r2, 8011f1c <__lshift+0xa4>
 8011f18:	f108 0602 	add.w	r6, r8, #2
 8011f1c:	3e01      	subs	r6, #1
 8011f1e:	4638      	mov	r0, r7
 8011f20:	4621      	mov	r1, r4
 8011f22:	612e      	str	r6, [r5, #16]
 8011f24:	f7ff fd98 	bl	8011a58 <_Bfree>
 8011f28:	4628      	mov	r0, r5
 8011f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011f32:	3301      	adds	r3, #1
 8011f34:	e7c5      	b.n	8011ec2 <__lshift+0x4a>
 8011f36:	3904      	subs	r1, #4
 8011f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f3c:	459c      	cmp	ip, r3
 8011f3e:	f841 2f04 	str.w	r2, [r1, #4]!
 8011f42:	d8f9      	bhi.n	8011f38 <__lshift+0xc0>
 8011f44:	e7ea      	b.n	8011f1c <__lshift+0xa4>
 8011f46:	bf00      	nop
 8011f48:	08013bd8 	.word	0x08013bd8
 8011f4c:	08013c49 	.word	0x08013c49

08011f50 <__mcmp>:
 8011f50:	4603      	mov	r3, r0
 8011f52:	690a      	ldr	r2, [r1, #16]
 8011f54:	6900      	ldr	r0, [r0, #16]
 8011f56:	b530      	push	{r4, r5, lr}
 8011f58:	1a80      	subs	r0, r0, r2
 8011f5a:	d10e      	bne.n	8011f7a <__mcmp+0x2a>
 8011f5c:	3314      	adds	r3, #20
 8011f5e:	3114      	adds	r1, #20
 8011f60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011f64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011f68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011f6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011f70:	4295      	cmp	r5, r2
 8011f72:	d003      	beq.n	8011f7c <__mcmp+0x2c>
 8011f74:	d205      	bcs.n	8011f82 <__mcmp+0x32>
 8011f76:	f04f 30ff 	mov.w	r0, #4294967295
 8011f7a:	bd30      	pop	{r4, r5, pc}
 8011f7c:	42a3      	cmp	r3, r4
 8011f7e:	d3f3      	bcc.n	8011f68 <__mcmp+0x18>
 8011f80:	e7fb      	b.n	8011f7a <__mcmp+0x2a>
 8011f82:	2001      	movs	r0, #1
 8011f84:	e7f9      	b.n	8011f7a <__mcmp+0x2a>
	...

08011f88 <__mdiff>:
 8011f88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f8c:	4689      	mov	r9, r1
 8011f8e:	4606      	mov	r6, r0
 8011f90:	4611      	mov	r1, r2
 8011f92:	4648      	mov	r0, r9
 8011f94:	4614      	mov	r4, r2
 8011f96:	f7ff ffdb 	bl	8011f50 <__mcmp>
 8011f9a:	1e05      	subs	r5, r0, #0
 8011f9c:	d112      	bne.n	8011fc4 <__mdiff+0x3c>
 8011f9e:	4629      	mov	r1, r5
 8011fa0:	4630      	mov	r0, r6
 8011fa2:	f7ff fd19 	bl	80119d8 <_Balloc>
 8011fa6:	4602      	mov	r2, r0
 8011fa8:	b928      	cbnz	r0, 8011fb6 <__mdiff+0x2e>
 8011faa:	f240 2137 	movw	r1, #567	@ 0x237
 8011fae:	4b3e      	ldr	r3, [pc, #248]	@ (80120a8 <__mdiff+0x120>)
 8011fb0:	483e      	ldr	r0, [pc, #248]	@ (80120ac <__mdiff+0x124>)
 8011fb2:	f001 fa03 	bl	80133bc <__assert_func>
 8011fb6:	2301      	movs	r3, #1
 8011fb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011fbc:	4610      	mov	r0, r2
 8011fbe:	b003      	add	sp, #12
 8011fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fc4:	bfbc      	itt	lt
 8011fc6:	464b      	movlt	r3, r9
 8011fc8:	46a1      	movlt	r9, r4
 8011fca:	4630      	mov	r0, r6
 8011fcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011fd0:	bfba      	itte	lt
 8011fd2:	461c      	movlt	r4, r3
 8011fd4:	2501      	movlt	r5, #1
 8011fd6:	2500      	movge	r5, #0
 8011fd8:	f7ff fcfe 	bl	80119d8 <_Balloc>
 8011fdc:	4602      	mov	r2, r0
 8011fde:	b918      	cbnz	r0, 8011fe8 <__mdiff+0x60>
 8011fe0:	f240 2145 	movw	r1, #581	@ 0x245
 8011fe4:	4b30      	ldr	r3, [pc, #192]	@ (80120a8 <__mdiff+0x120>)
 8011fe6:	e7e3      	b.n	8011fb0 <__mdiff+0x28>
 8011fe8:	f100 0b14 	add.w	fp, r0, #20
 8011fec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011ff0:	f109 0310 	add.w	r3, r9, #16
 8011ff4:	60c5      	str	r5, [r0, #12]
 8011ff6:	f04f 0c00 	mov.w	ip, #0
 8011ffa:	f109 0514 	add.w	r5, r9, #20
 8011ffe:	46d9      	mov	r9, fp
 8012000:	6926      	ldr	r6, [r4, #16]
 8012002:	f104 0e14 	add.w	lr, r4, #20
 8012006:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801200a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801200e:	9301      	str	r3, [sp, #4]
 8012010:	9b01      	ldr	r3, [sp, #4]
 8012012:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012016:	f853 af04 	ldr.w	sl, [r3, #4]!
 801201a:	b281      	uxth	r1, r0
 801201c:	9301      	str	r3, [sp, #4]
 801201e:	fa1f f38a 	uxth.w	r3, sl
 8012022:	1a5b      	subs	r3, r3, r1
 8012024:	0c00      	lsrs	r0, r0, #16
 8012026:	4463      	add	r3, ip
 8012028:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801202c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012030:	b29b      	uxth	r3, r3
 8012032:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012036:	4576      	cmp	r6, lr
 8012038:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801203c:	f849 3b04 	str.w	r3, [r9], #4
 8012040:	d8e6      	bhi.n	8012010 <__mdiff+0x88>
 8012042:	1b33      	subs	r3, r6, r4
 8012044:	3b15      	subs	r3, #21
 8012046:	f023 0303 	bic.w	r3, r3, #3
 801204a:	3415      	adds	r4, #21
 801204c:	3304      	adds	r3, #4
 801204e:	42a6      	cmp	r6, r4
 8012050:	bf38      	it	cc
 8012052:	2304      	movcc	r3, #4
 8012054:	441d      	add	r5, r3
 8012056:	445b      	add	r3, fp
 8012058:	461e      	mov	r6, r3
 801205a:	462c      	mov	r4, r5
 801205c:	4544      	cmp	r4, r8
 801205e:	d30e      	bcc.n	801207e <__mdiff+0xf6>
 8012060:	f108 0103 	add.w	r1, r8, #3
 8012064:	1b49      	subs	r1, r1, r5
 8012066:	f021 0103 	bic.w	r1, r1, #3
 801206a:	3d03      	subs	r5, #3
 801206c:	45a8      	cmp	r8, r5
 801206e:	bf38      	it	cc
 8012070:	2100      	movcc	r1, #0
 8012072:	440b      	add	r3, r1
 8012074:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012078:	b199      	cbz	r1, 80120a2 <__mdiff+0x11a>
 801207a:	6117      	str	r7, [r2, #16]
 801207c:	e79e      	b.n	8011fbc <__mdiff+0x34>
 801207e:	46e6      	mov	lr, ip
 8012080:	f854 1b04 	ldr.w	r1, [r4], #4
 8012084:	fa1f fc81 	uxth.w	ip, r1
 8012088:	44f4      	add	ip, lr
 801208a:	0c08      	lsrs	r0, r1, #16
 801208c:	4471      	add	r1, lr
 801208e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012092:	b289      	uxth	r1, r1
 8012094:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012098:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801209c:	f846 1b04 	str.w	r1, [r6], #4
 80120a0:	e7dc      	b.n	801205c <__mdiff+0xd4>
 80120a2:	3f01      	subs	r7, #1
 80120a4:	e7e6      	b.n	8012074 <__mdiff+0xec>
 80120a6:	bf00      	nop
 80120a8:	08013bd8 	.word	0x08013bd8
 80120ac:	08013c49 	.word	0x08013c49

080120b0 <__ulp>:
 80120b0:	4b0e      	ldr	r3, [pc, #56]	@ (80120ec <__ulp+0x3c>)
 80120b2:	400b      	ands	r3, r1
 80120b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	dc08      	bgt.n	80120ce <__ulp+0x1e>
 80120bc:	425b      	negs	r3, r3
 80120be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80120c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80120c6:	da04      	bge.n	80120d2 <__ulp+0x22>
 80120c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80120cc:	4113      	asrs	r3, r2
 80120ce:	2200      	movs	r2, #0
 80120d0:	e008      	b.n	80120e4 <__ulp+0x34>
 80120d2:	f1a2 0314 	sub.w	r3, r2, #20
 80120d6:	2b1e      	cmp	r3, #30
 80120d8:	bfd6      	itet	le
 80120da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80120de:	2201      	movgt	r2, #1
 80120e0:	40da      	lsrle	r2, r3
 80120e2:	2300      	movs	r3, #0
 80120e4:	4619      	mov	r1, r3
 80120e6:	4610      	mov	r0, r2
 80120e8:	4770      	bx	lr
 80120ea:	bf00      	nop
 80120ec:	7ff00000 	.word	0x7ff00000

080120f0 <__b2d>:
 80120f0:	6902      	ldr	r2, [r0, #16]
 80120f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120f4:	f100 0614 	add.w	r6, r0, #20
 80120f8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80120fc:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8012100:	4f1e      	ldr	r7, [pc, #120]	@ (801217c <__b2d+0x8c>)
 8012102:	4620      	mov	r0, r4
 8012104:	f7ff fd5a 	bl	8011bbc <__hi0bits>
 8012108:	4603      	mov	r3, r0
 801210a:	f1c0 0020 	rsb	r0, r0, #32
 801210e:	2b0a      	cmp	r3, #10
 8012110:	f1a2 0504 	sub.w	r5, r2, #4
 8012114:	6008      	str	r0, [r1, #0]
 8012116:	dc12      	bgt.n	801213e <__b2d+0x4e>
 8012118:	42ae      	cmp	r6, r5
 801211a:	bf2c      	ite	cs
 801211c:	2200      	movcs	r2, #0
 801211e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8012122:	f1c3 0c0b 	rsb	ip, r3, #11
 8012126:	3315      	adds	r3, #21
 8012128:	fa24 fe0c 	lsr.w	lr, r4, ip
 801212c:	fa04 f303 	lsl.w	r3, r4, r3
 8012130:	fa22 f20c 	lsr.w	r2, r2, ip
 8012134:	ea4e 0107 	orr.w	r1, lr, r7
 8012138:	431a      	orrs	r2, r3
 801213a:	4610      	mov	r0, r2
 801213c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801213e:	42ae      	cmp	r6, r5
 8012140:	bf36      	itet	cc
 8012142:	f1a2 0508 	subcc.w	r5, r2, #8
 8012146:	2200      	movcs	r2, #0
 8012148:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801214c:	3b0b      	subs	r3, #11
 801214e:	d012      	beq.n	8012176 <__b2d+0x86>
 8012150:	f1c3 0720 	rsb	r7, r3, #32
 8012154:	fa22 f107 	lsr.w	r1, r2, r7
 8012158:	409c      	lsls	r4, r3
 801215a:	430c      	orrs	r4, r1
 801215c:	42b5      	cmp	r5, r6
 801215e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8012162:	bf94      	ite	ls
 8012164:	2400      	movls	r4, #0
 8012166:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 801216a:	409a      	lsls	r2, r3
 801216c:	40fc      	lsrs	r4, r7
 801216e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8012172:	4322      	orrs	r2, r4
 8012174:	e7e1      	b.n	801213a <__b2d+0x4a>
 8012176:	ea44 0107 	orr.w	r1, r4, r7
 801217a:	e7de      	b.n	801213a <__b2d+0x4a>
 801217c:	3ff00000 	.word	0x3ff00000

08012180 <__d2b>:
 8012180:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8012184:	2101      	movs	r1, #1
 8012186:	4690      	mov	r8, r2
 8012188:	4699      	mov	r9, r3
 801218a:	9e08      	ldr	r6, [sp, #32]
 801218c:	f7ff fc24 	bl	80119d8 <_Balloc>
 8012190:	4604      	mov	r4, r0
 8012192:	b930      	cbnz	r0, 80121a2 <__d2b+0x22>
 8012194:	4602      	mov	r2, r0
 8012196:	f240 310f 	movw	r1, #783	@ 0x30f
 801219a:	4b23      	ldr	r3, [pc, #140]	@ (8012228 <__d2b+0xa8>)
 801219c:	4823      	ldr	r0, [pc, #140]	@ (801222c <__d2b+0xac>)
 801219e:	f001 f90d 	bl	80133bc <__assert_func>
 80121a2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80121a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80121aa:	b10d      	cbz	r5, 80121b0 <__d2b+0x30>
 80121ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80121b0:	9301      	str	r3, [sp, #4]
 80121b2:	f1b8 0300 	subs.w	r3, r8, #0
 80121b6:	d024      	beq.n	8012202 <__d2b+0x82>
 80121b8:	4668      	mov	r0, sp
 80121ba:	9300      	str	r3, [sp, #0]
 80121bc:	f7ff fd1d 	bl	8011bfa <__lo0bits>
 80121c0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80121c4:	b1d8      	cbz	r0, 80121fe <__d2b+0x7e>
 80121c6:	f1c0 0320 	rsb	r3, r0, #32
 80121ca:	fa02 f303 	lsl.w	r3, r2, r3
 80121ce:	430b      	orrs	r3, r1
 80121d0:	40c2      	lsrs	r2, r0
 80121d2:	6163      	str	r3, [r4, #20]
 80121d4:	9201      	str	r2, [sp, #4]
 80121d6:	9b01      	ldr	r3, [sp, #4]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	bf0c      	ite	eq
 80121dc:	2201      	moveq	r2, #1
 80121de:	2202      	movne	r2, #2
 80121e0:	61a3      	str	r3, [r4, #24]
 80121e2:	6122      	str	r2, [r4, #16]
 80121e4:	b1ad      	cbz	r5, 8012212 <__d2b+0x92>
 80121e6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80121ea:	4405      	add	r5, r0
 80121ec:	6035      	str	r5, [r6, #0]
 80121ee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80121f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121f4:	6018      	str	r0, [r3, #0]
 80121f6:	4620      	mov	r0, r4
 80121f8:	b002      	add	sp, #8
 80121fa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80121fe:	6161      	str	r1, [r4, #20]
 8012200:	e7e9      	b.n	80121d6 <__d2b+0x56>
 8012202:	a801      	add	r0, sp, #4
 8012204:	f7ff fcf9 	bl	8011bfa <__lo0bits>
 8012208:	9b01      	ldr	r3, [sp, #4]
 801220a:	2201      	movs	r2, #1
 801220c:	6163      	str	r3, [r4, #20]
 801220e:	3020      	adds	r0, #32
 8012210:	e7e7      	b.n	80121e2 <__d2b+0x62>
 8012212:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012216:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801221a:	6030      	str	r0, [r6, #0]
 801221c:	6918      	ldr	r0, [r3, #16]
 801221e:	f7ff fccd 	bl	8011bbc <__hi0bits>
 8012222:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012226:	e7e4      	b.n	80121f2 <__d2b+0x72>
 8012228:	08013bd8 	.word	0x08013bd8
 801222c:	08013c49 	.word	0x08013c49

08012230 <__ratio>:
 8012230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012234:	b085      	sub	sp, #20
 8012236:	e9cd 1000 	strd	r1, r0, [sp]
 801223a:	a902      	add	r1, sp, #8
 801223c:	f7ff ff58 	bl	80120f0 <__b2d>
 8012240:	468b      	mov	fp, r1
 8012242:	4606      	mov	r6, r0
 8012244:	460f      	mov	r7, r1
 8012246:	9800      	ldr	r0, [sp, #0]
 8012248:	a903      	add	r1, sp, #12
 801224a:	f7ff ff51 	bl	80120f0 <__b2d>
 801224e:	460d      	mov	r5, r1
 8012250:	9b01      	ldr	r3, [sp, #4]
 8012252:	4689      	mov	r9, r1
 8012254:	6919      	ldr	r1, [r3, #16]
 8012256:	9b00      	ldr	r3, [sp, #0]
 8012258:	4604      	mov	r4, r0
 801225a:	691b      	ldr	r3, [r3, #16]
 801225c:	4630      	mov	r0, r6
 801225e:	1ac9      	subs	r1, r1, r3
 8012260:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012264:	1a9b      	subs	r3, r3, r2
 8012266:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801226a:	2b00      	cmp	r3, #0
 801226c:	bfcd      	iteet	gt
 801226e:	463a      	movgt	r2, r7
 8012270:	462a      	movle	r2, r5
 8012272:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012276:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801227a:	bfd8      	it	le
 801227c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012280:	464b      	mov	r3, r9
 8012282:	4622      	mov	r2, r4
 8012284:	4659      	mov	r1, fp
 8012286:	f7ee fced 	bl	8000c64 <__aeabi_ddiv>
 801228a:	b005      	add	sp, #20
 801228c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012290 <_mprec_log10>:
 8012290:	2817      	cmp	r0, #23
 8012292:	b5d0      	push	{r4, r6, r7, lr}
 8012294:	4604      	mov	r4, r0
 8012296:	dc05      	bgt.n	80122a4 <_mprec_log10+0x14>
 8012298:	4b08      	ldr	r3, [pc, #32]	@ (80122bc <_mprec_log10+0x2c>)
 801229a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801229e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80122a2:	bdd0      	pop	{r4, r6, r7, pc}
 80122a4:	2000      	movs	r0, #0
 80122a6:	2600      	movs	r6, #0
 80122a8:	4905      	ldr	r1, [pc, #20]	@ (80122c0 <_mprec_log10+0x30>)
 80122aa:	4f06      	ldr	r7, [pc, #24]	@ (80122c4 <_mprec_log10+0x34>)
 80122ac:	4632      	mov	r2, r6
 80122ae:	463b      	mov	r3, r7
 80122b0:	f7ee fbae 	bl	8000a10 <__aeabi_dmul>
 80122b4:	3c01      	subs	r4, #1
 80122b6:	d1f9      	bne.n	80122ac <_mprec_log10+0x1c>
 80122b8:	e7f3      	b.n	80122a2 <_mprec_log10+0x12>
 80122ba:	bf00      	nop
 80122bc:	08013ec0 	.word	0x08013ec0
 80122c0:	3ff00000 	.word	0x3ff00000
 80122c4:	40240000 	.word	0x40240000

080122c8 <__copybits>:
 80122c8:	3901      	subs	r1, #1
 80122ca:	b570      	push	{r4, r5, r6, lr}
 80122cc:	1149      	asrs	r1, r1, #5
 80122ce:	6914      	ldr	r4, [r2, #16]
 80122d0:	3101      	adds	r1, #1
 80122d2:	f102 0314 	add.w	r3, r2, #20
 80122d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80122da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80122de:	1f05      	subs	r5, r0, #4
 80122e0:	42a3      	cmp	r3, r4
 80122e2:	d30c      	bcc.n	80122fe <__copybits+0x36>
 80122e4:	1aa3      	subs	r3, r4, r2
 80122e6:	3b11      	subs	r3, #17
 80122e8:	f023 0303 	bic.w	r3, r3, #3
 80122ec:	3211      	adds	r2, #17
 80122ee:	42a2      	cmp	r2, r4
 80122f0:	bf88      	it	hi
 80122f2:	2300      	movhi	r3, #0
 80122f4:	4418      	add	r0, r3
 80122f6:	2300      	movs	r3, #0
 80122f8:	4288      	cmp	r0, r1
 80122fa:	d305      	bcc.n	8012308 <__copybits+0x40>
 80122fc:	bd70      	pop	{r4, r5, r6, pc}
 80122fe:	f853 6b04 	ldr.w	r6, [r3], #4
 8012302:	f845 6f04 	str.w	r6, [r5, #4]!
 8012306:	e7eb      	b.n	80122e0 <__copybits+0x18>
 8012308:	f840 3b04 	str.w	r3, [r0], #4
 801230c:	e7f4      	b.n	80122f8 <__copybits+0x30>

0801230e <__any_on>:
 801230e:	f100 0214 	add.w	r2, r0, #20
 8012312:	6900      	ldr	r0, [r0, #16]
 8012314:	114b      	asrs	r3, r1, #5
 8012316:	4298      	cmp	r0, r3
 8012318:	b510      	push	{r4, lr}
 801231a:	db11      	blt.n	8012340 <__any_on+0x32>
 801231c:	dd0a      	ble.n	8012334 <__any_on+0x26>
 801231e:	f011 011f 	ands.w	r1, r1, #31
 8012322:	d007      	beq.n	8012334 <__any_on+0x26>
 8012324:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012328:	fa24 f001 	lsr.w	r0, r4, r1
 801232c:	fa00 f101 	lsl.w	r1, r0, r1
 8012330:	428c      	cmp	r4, r1
 8012332:	d10b      	bne.n	801234c <__any_on+0x3e>
 8012334:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012338:	4293      	cmp	r3, r2
 801233a:	d803      	bhi.n	8012344 <__any_on+0x36>
 801233c:	2000      	movs	r0, #0
 801233e:	bd10      	pop	{r4, pc}
 8012340:	4603      	mov	r3, r0
 8012342:	e7f7      	b.n	8012334 <__any_on+0x26>
 8012344:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012348:	2900      	cmp	r1, #0
 801234a:	d0f5      	beq.n	8012338 <__any_on+0x2a>
 801234c:	2001      	movs	r0, #1
 801234e:	e7f6      	b.n	801233e <__any_on+0x30>

08012350 <_wctomb_r>:
 8012350:	b410      	push	{r4}
 8012352:	4c03      	ldr	r4, [pc, #12]	@ (8012360 <_wctomb_r+0x10>)
 8012354:	f8d4 40e0 	ldr.w	r4, [r4, #224]	@ 0xe0
 8012358:	46a4      	mov	ip, r4
 801235a:	bc10      	pop	{r4}
 801235c:	4760      	bx	ip
 801235e:	bf00      	nop
 8012360:	20000028 	.word	0x20000028

08012364 <__ascii_wctomb>:
 8012364:	4603      	mov	r3, r0
 8012366:	4608      	mov	r0, r1
 8012368:	b141      	cbz	r1, 801237c <__ascii_wctomb+0x18>
 801236a:	2aff      	cmp	r2, #255	@ 0xff
 801236c:	d904      	bls.n	8012378 <__ascii_wctomb+0x14>
 801236e:	228a      	movs	r2, #138	@ 0x8a
 8012370:	f04f 30ff 	mov.w	r0, #4294967295
 8012374:	601a      	str	r2, [r3, #0]
 8012376:	4770      	bx	lr
 8012378:	2001      	movs	r0, #1
 801237a:	700a      	strb	r2, [r1, #0]
 801237c:	4770      	bx	lr

0801237e <_sungetc_r>:
 801237e:	b538      	push	{r3, r4, r5, lr}
 8012380:	1c4b      	adds	r3, r1, #1
 8012382:	4614      	mov	r4, r2
 8012384:	d103      	bne.n	801238e <_sungetc_r+0x10>
 8012386:	f04f 35ff 	mov.w	r5, #4294967295
 801238a:	4628      	mov	r0, r5
 801238c:	bd38      	pop	{r3, r4, r5, pc}
 801238e:	8993      	ldrh	r3, [r2, #12]
 8012390:	b2cd      	uxtb	r5, r1
 8012392:	f023 0320 	bic.w	r3, r3, #32
 8012396:	8193      	strh	r3, [r2, #12]
 8012398:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801239a:	6852      	ldr	r2, [r2, #4]
 801239c:	b18b      	cbz	r3, 80123c2 <_sungetc_r+0x44>
 801239e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80123a0:	4293      	cmp	r3, r2
 80123a2:	dd08      	ble.n	80123b6 <_sungetc_r+0x38>
 80123a4:	6823      	ldr	r3, [r4, #0]
 80123a6:	1e5a      	subs	r2, r3, #1
 80123a8:	6022      	str	r2, [r4, #0]
 80123aa:	f803 5c01 	strb.w	r5, [r3, #-1]
 80123ae:	6863      	ldr	r3, [r4, #4]
 80123b0:	3301      	adds	r3, #1
 80123b2:	6063      	str	r3, [r4, #4]
 80123b4:	e7e9      	b.n	801238a <_sungetc_r+0xc>
 80123b6:	4621      	mov	r1, r4
 80123b8:	f000 fef4 	bl	80131a4 <__submore>
 80123bc:	2800      	cmp	r0, #0
 80123be:	d0f1      	beq.n	80123a4 <_sungetc_r+0x26>
 80123c0:	e7e1      	b.n	8012386 <_sungetc_r+0x8>
 80123c2:	6921      	ldr	r1, [r4, #16]
 80123c4:	6823      	ldr	r3, [r4, #0]
 80123c6:	b151      	cbz	r1, 80123de <_sungetc_r+0x60>
 80123c8:	4299      	cmp	r1, r3
 80123ca:	d208      	bcs.n	80123de <_sungetc_r+0x60>
 80123cc:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80123d0:	42a9      	cmp	r1, r5
 80123d2:	d104      	bne.n	80123de <_sungetc_r+0x60>
 80123d4:	3b01      	subs	r3, #1
 80123d6:	3201      	adds	r2, #1
 80123d8:	6023      	str	r3, [r4, #0]
 80123da:	6062      	str	r2, [r4, #4]
 80123dc:	e7d5      	b.n	801238a <_sungetc_r+0xc>
 80123de:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80123e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80123e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80123e8:	2303      	movs	r3, #3
 80123ea:	63a3      	str	r3, [r4, #56]	@ 0x38
 80123ec:	4623      	mov	r3, r4
 80123ee:	f803 5f46 	strb.w	r5, [r3, #70]!
 80123f2:	6023      	str	r3, [r4, #0]
 80123f4:	2301      	movs	r3, #1
 80123f6:	e7dc      	b.n	80123b2 <_sungetc_r+0x34>

080123f8 <__ssrefill_r>:
 80123f8:	b510      	push	{r4, lr}
 80123fa:	460c      	mov	r4, r1
 80123fc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80123fe:	b169      	cbz	r1, 801241c <__ssrefill_r+0x24>
 8012400:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012404:	4299      	cmp	r1, r3
 8012406:	d001      	beq.n	801240c <__ssrefill_r+0x14>
 8012408:	f7fe fe8a 	bl	8011120 <_free_r>
 801240c:	2000      	movs	r0, #0
 801240e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012410:	6360      	str	r0, [r4, #52]	@ 0x34
 8012412:	6063      	str	r3, [r4, #4]
 8012414:	b113      	cbz	r3, 801241c <__ssrefill_r+0x24>
 8012416:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012418:	6023      	str	r3, [r4, #0]
 801241a:	bd10      	pop	{r4, pc}
 801241c:	6923      	ldr	r3, [r4, #16]
 801241e:	f04f 30ff 	mov.w	r0, #4294967295
 8012422:	6023      	str	r3, [r4, #0]
 8012424:	2300      	movs	r3, #0
 8012426:	6063      	str	r3, [r4, #4]
 8012428:	89a3      	ldrh	r3, [r4, #12]
 801242a:	f043 0320 	orr.w	r3, r3, #32
 801242e:	81a3      	strh	r3, [r4, #12]
 8012430:	e7f3      	b.n	801241a <__ssrefill_r+0x22>
	...

08012434 <__ssvfiscanf_r>:
 8012434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012438:	460c      	mov	r4, r1
 801243a:	2100      	movs	r1, #0
 801243c:	4606      	mov	r6, r0
 801243e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8012442:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012446:	49ab      	ldr	r1, [pc, #684]	@ (80126f4 <__ssvfiscanf_r+0x2c0>)
 8012448:	f10d 0804 	add.w	r8, sp, #4
 801244c:	91a0      	str	r1, [sp, #640]	@ 0x280
 801244e:	49aa      	ldr	r1, [pc, #680]	@ (80126f8 <__ssvfiscanf_r+0x2c4>)
 8012450:	4faa      	ldr	r7, [pc, #680]	@ (80126fc <__ssvfiscanf_r+0x2c8>)
 8012452:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8012456:	91a1      	str	r1, [sp, #644]	@ 0x284
 8012458:	9300      	str	r3, [sp, #0]
 801245a:	f892 9000 	ldrb.w	r9, [r2]
 801245e:	f1b9 0f00 	cmp.w	r9, #0
 8012462:	f000 8159 	beq.w	8012718 <__ssvfiscanf_r+0x2e4>
 8012466:	f817 3009 	ldrb.w	r3, [r7, r9]
 801246a:	1c55      	adds	r5, r2, #1
 801246c:	f013 0308 	ands.w	r3, r3, #8
 8012470:	d019      	beq.n	80124a6 <__ssvfiscanf_r+0x72>
 8012472:	6863      	ldr	r3, [r4, #4]
 8012474:	2b00      	cmp	r3, #0
 8012476:	dd0f      	ble.n	8012498 <__ssvfiscanf_r+0x64>
 8012478:	6823      	ldr	r3, [r4, #0]
 801247a:	781a      	ldrb	r2, [r3, #0]
 801247c:	5cba      	ldrb	r2, [r7, r2]
 801247e:	0712      	lsls	r2, r2, #28
 8012480:	d401      	bmi.n	8012486 <__ssvfiscanf_r+0x52>
 8012482:	462a      	mov	r2, r5
 8012484:	e7e9      	b.n	801245a <__ssvfiscanf_r+0x26>
 8012486:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012488:	3301      	adds	r3, #1
 801248a:	3201      	adds	r2, #1
 801248c:	9245      	str	r2, [sp, #276]	@ 0x114
 801248e:	6862      	ldr	r2, [r4, #4]
 8012490:	6023      	str	r3, [r4, #0]
 8012492:	3a01      	subs	r2, #1
 8012494:	6062      	str	r2, [r4, #4]
 8012496:	e7ec      	b.n	8012472 <__ssvfiscanf_r+0x3e>
 8012498:	4621      	mov	r1, r4
 801249a:	4630      	mov	r0, r6
 801249c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801249e:	4798      	blx	r3
 80124a0:	2800      	cmp	r0, #0
 80124a2:	d0e9      	beq.n	8012478 <__ssvfiscanf_r+0x44>
 80124a4:	e7ed      	b.n	8012482 <__ssvfiscanf_r+0x4e>
 80124a6:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80124aa:	f040 8086 	bne.w	80125ba <__ssvfiscanf_r+0x186>
 80124ae:	9341      	str	r3, [sp, #260]	@ 0x104
 80124b0:	9343      	str	r3, [sp, #268]	@ 0x10c
 80124b2:	7853      	ldrb	r3, [r2, #1]
 80124b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80124b6:	bf04      	itt	eq
 80124b8:	2310      	moveq	r3, #16
 80124ba:	1c95      	addeq	r5, r2, #2
 80124bc:	f04f 020a 	mov.w	r2, #10
 80124c0:	bf08      	it	eq
 80124c2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80124c4:	46aa      	mov	sl, r5
 80124c6:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80124ca:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80124ce:	2b09      	cmp	r3, #9
 80124d0:	d91e      	bls.n	8012510 <__ssvfiscanf_r+0xdc>
 80124d2:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8012700 <__ssvfiscanf_r+0x2cc>
 80124d6:	2203      	movs	r2, #3
 80124d8:	4658      	mov	r0, fp
 80124da:	f7fd ff9f 	bl	801041c <memchr>
 80124de:	b138      	cbz	r0, 80124f0 <__ssvfiscanf_r+0xbc>
 80124e0:	2301      	movs	r3, #1
 80124e2:	4655      	mov	r5, sl
 80124e4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80124e6:	eba0 000b 	sub.w	r0, r0, fp
 80124ea:	4083      	lsls	r3, r0
 80124ec:	4313      	orrs	r3, r2
 80124ee:	9341      	str	r3, [sp, #260]	@ 0x104
 80124f0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80124f4:	2b78      	cmp	r3, #120	@ 0x78
 80124f6:	d806      	bhi.n	8012506 <__ssvfiscanf_r+0xd2>
 80124f8:	2b57      	cmp	r3, #87	@ 0x57
 80124fa:	d810      	bhi.n	801251e <__ssvfiscanf_r+0xea>
 80124fc:	2b25      	cmp	r3, #37	@ 0x25
 80124fe:	d05c      	beq.n	80125ba <__ssvfiscanf_r+0x186>
 8012500:	d856      	bhi.n	80125b0 <__ssvfiscanf_r+0x17c>
 8012502:	2b00      	cmp	r3, #0
 8012504:	d074      	beq.n	80125f0 <__ssvfiscanf_r+0x1bc>
 8012506:	2303      	movs	r3, #3
 8012508:	9347      	str	r3, [sp, #284]	@ 0x11c
 801250a:	230a      	movs	r3, #10
 801250c:	9342      	str	r3, [sp, #264]	@ 0x108
 801250e:	e087      	b.n	8012620 <__ssvfiscanf_r+0x1ec>
 8012510:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8012512:	4655      	mov	r5, sl
 8012514:	fb02 1103 	mla	r1, r2, r3, r1
 8012518:	3930      	subs	r1, #48	@ 0x30
 801251a:	9143      	str	r1, [sp, #268]	@ 0x10c
 801251c:	e7d2      	b.n	80124c4 <__ssvfiscanf_r+0x90>
 801251e:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8012522:	2a20      	cmp	r2, #32
 8012524:	d8ef      	bhi.n	8012506 <__ssvfiscanf_r+0xd2>
 8012526:	a101      	add	r1, pc, #4	@ (adr r1, 801252c <__ssvfiscanf_r+0xf8>)
 8012528:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801252c:	080125ff 	.word	0x080125ff
 8012530:	08012507 	.word	0x08012507
 8012534:	08012507 	.word	0x08012507
 8012538:	08012659 	.word	0x08012659
 801253c:	08012507 	.word	0x08012507
 8012540:	08012507 	.word	0x08012507
 8012544:	08012507 	.word	0x08012507
 8012548:	08012507 	.word	0x08012507
 801254c:	08012507 	.word	0x08012507
 8012550:	08012507 	.word	0x08012507
 8012554:	08012507 	.word	0x08012507
 8012558:	0801266f 	.word	0x0801266f
 801255c:	08012655 	.word	0x08012655
 8012560:	080125b7 	.word	0x080125b7
 8012564:	080125b7 	.word	0x080125b7
 8012568:	080125b7 	.word	0x080125b7
 801256c:	08012507 	.word	0x08012507
 8012570:	08012611 	.word	0x08012611
 8012574:	08012507 	.word	0x08012507
 8012578:	08012507 	.word	0x08012507
 801257c:	08012507 	.word	0x08012507
 8012580:	08012507 	.word	0x08012507
 8012584:	0801267f 	.word	0x0801267f
 8012588:	08012619 	.word	0x08012619
 801258c:	080125f7 	.word	0x080125f7
 8012590:	08012507 	.word	0x08012507
 8012594:	08012507 	.word	0x08012507
 8012598:	0801267b 	.word	0x0801267b
 801259c:	08012507 	.word	0x08012507
 80125a0:	08012655 	.word	0x08012655
 80125a4:	08012507 	.word	0x08012507
 80125a8:	08012507 	.word	0x08012507
 80125ac:	080125ff 	.word	0x080125ff
 80125b0:	3b45      	subs	r3, #69	@ 0x45
 80125b2:	2b02      	cmp	r3, #2
 80125b4:	d8a7      	bhi.n	8012506 <__ssvfiscanf_r+0xd2>
 80125b6:	2305      	movs	r3, #5
 80125b8:	e031      	b.n	801261e <__ssvfiscanf_r+0x1ea>
 80125ba:	6863      	ldr	r3, [r4, #4]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	dd0d      	ble.n	80125dc <__ssvfiscanf_r+0x1a8>
 80125c0:	6823      	ldr	r3, [r4, #0]
 80125c2:	781a      	ldrb	r2, [r3, #0]
 80125c4:	454a      	cmp	r2, r9
 80125c6:	f040 80a7 	bne.w	8012718 <__ssvfiscanf_r+0x2e4>
 80125ca:	3301      	adds	r3, #1
 80125cc:	6862      	ldr	r2, [r4, #4]
 80125ce:	6023      	str	r3, [r4, #0]
 80125d0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80125d2:	3a01      	subs	r2, #1
 80125d4:	3301      	adds	r3, #1
 80125d6:	6062      	str	r2, [r4, #4]
 80125d8:	9345      	str	r3, [sp, #276]	@ 0x114
 80125da:	e752      	b.n	8012482 <__ssvfiscanf_r+0x4e>
 80125dc:	4621      	mov	r1, r4
 80125de:	4630      	mov	r0, r6
 80125e0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80125e2:	4798      	blx	r3
 80125e4:	2800      	cmp	r0, #0
 80125e6:	d0eb      	beq.n	80125c0 <__ssvfiscanf_r+0x18c>
 80125e8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80125ea:	2800      	cmp	r0, #0
 80125ec:	f040 808c 	bne.w	8012708 <__ssvfiscanf_r+0x2d4>
 80125f0:	f04f 30ff 	mov.w	r0, #4294967295
 80125f4:	e08c      	b.n	8012710 <__ssvfiscanf_r+0x2dc>
 80125f6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80125f8:	f042 0220 	orr.w	r2, r2, #32
 80125fc:	9241      	str	r2, [sp, #260]	@ 0x104
 80125fe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012600:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012604:	9241      	str	r2, [sp, #260]	@ 0x104
 8012606:	2210      	movs	r2, #16
 8012608:	2b6e      	cmp	r3, #110	@ 0x6e
 801260a:	9242      	str	r2, [sp, #264]	@ 0x108
 801260c:	d902      	bls.n	8012614 <__ssvfiscanf_r+0x1e0>
 801260e:	e005      	b.n	801261c <__ssvfiscanf_r+0x1e8>
 8012610:	2300      	movs	r3, #0
 8012612:	9342      	str	r3, [sp, #264]	@ 0x108
 8012614:	2303      	movs	r3, #3
 8012616:	e002      	b.n	801261e <__ssvfiscanf_r+0x1ea>
 8012618:	2308      	movs	r3, #8
 801261a:	9342      	str	r3, [sp, #264]	@ 0x108
 801261c:	2304      	movs	r3, #4
 801261e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012620:	6863      	ldr	r3, [r4, #4]
 8012622:	2b00      	cmp	r3, #0
 8012624:	dd39      	ble.n	801269a <__ssvfiscanf_r+0x266>
 8012626:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012628:	0659      	lsls	r1, r3, #25
 801262a:	d404      	bmi.n	8012636 <__ssvfiscanf_r+0x202>
 801262c:	6823      	ldr	r3, [r4, #0]
 801262e:	781a      	ldrb	r2, [r3, #0]
 8012630:	5cba      	ldrb	r2, [r7, r2]
 8012632:	0712      	lsls	r2, r2, #28
 8012634:	d438      	bmi.n	80126a8 <__ssvfiscanf_r+0x274>
 8012636:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8012638:	2b02      	cmp	r3, #2
 801263a:	dc47      	bgt.n	80126cc <__ssvfiscanf_r+0x298>
 801263c:	466b      	mov	r3, sp
 801263e:	4622      	mov	r2, r4
 8012640:	4630      	mov	r0, r6
 8012642:	a941      	add	r1, sp, #260	@ 0x104
 8012644:	f000 f9c0 	bl	80129c8 <_scanf_chars>
 8012648:	2801      	cmp	r0, #1
 801264a:	d065      	beq.n	8012718 <__ssvfiscanf_r+0x2e4>
 801264c:	2802      	cmp	r0, #2
 801264e:	f47f af18 	bne.w	8012482 <__ssvfiscanf_r+0x4e>
 8012652:	e7c9      	b.n	80125e8 <__ssvfiscanf_r+0x1b4>
 8012654:	220a      	movs	r2, #10
 8012656:	e7d7      	b.n	8012608 <__ssvfiscanf_r+0x1d4>
 8012658:	4629      	mov	r1, r5
 801265a:	4640      	mov	r0, r8
 801265c:	f000 fd69 	bl	8013132 <__sccl>
 8012660:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012662:	4605      	mov	r5, r0
 8012664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012668:	9341      	str	r3, [sp, #260]	@ 0x104
 801266a:	2301      	movs	r3, #1
 801266c:	e7d7      	b.n	801261e <__ssvfiscanf_r+0x1ea>
 801266e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012674:	9341      	str	r3, [sp, #260]	@ 0x104
 8012676:	2300      	movs	r3, #0
 8012678:	e7d1      	b.n	801261e <__ssvfiscanf_r+0x1ea>
 801267a:	2302      	movs	r3, #2
 801267c:	e7cf      	b.n	801261e <__ssvfiscanf_r+0x1ea>
 801267e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012680:	06c3      	lsls	r3, r0, #27
 8012682:	f53f aefe 	bmi.w	8012482 <__ssvfiscanf_r+0x4e>
 8012686:	9b00      	ldr	r3, [sp, #0]
 8012688:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801268a:	1d19      	adds	r1, r3, #4
 801268c:	9100      	str	r1, [sp, #0]
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	07c0      	lsls	r0, r0, #31
 8012692:	bf4c      	ite	mi
 8012694:	801a      	strhmi	r2, [r3, #0]
 8012696:	601a      	strpl	r2, [r3, #0]
 8012698:	e6f3      	b.n	8012482 <__ssvfiscanf_r+0x4e>
 801269a:	4621      	mov	r1, r4
 801269c:	4630      	mov	r0, r6
 801269e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80126a0:	4798      	blx	r3
 80126a2:	2800      	cmp	r0, #0
 80126a4:	d0bf      	beq.n	8012626 <__ssvfiscanf_r+0x1f2>
 80126a6:	e79f      	b.n	80125e8 <__ssvfiscanf_r+0x1b4>
 80126a8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80126aa:	3201      	adds	r2, #1
 80126ac:	9245      	str	r2, [sp, #276]	@ 0x114
 80126ae:	6862      	ldr	r2, [r4, #4]
 80126b0:	3a01      	subs	r2, #1
 80126b2:	2a00      	cmp	r2, #0
 80126b4:	6062      	str	r2, [r4, #4]
 80126b6:	dd02      	ble.n	80126be <__ssvfiscanf_r+0x28a>
 80126b8:	3301      	adds	r3, #1
 80126ba:	6023      	str	r3, [r4, #0]
 80126bc:	e7b6      	b.n	801262c <__ssvfiscanf_r+0x1f8>
 80126be:	4621      	mov	r1, r4
 80126c0:	4630      	mov	r0, r6
 80126c2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80126c4:	4798      	blx	r3
 80126c6:	2800      	cmp	r0, #0
 80126c8:	d0b0      	beq.n	801262c <__ssvfiscanf_r+0x1f8>
 80126ca:	e78d      	b.n	80125e8 <__ssvfiscanf_r+0x1b4>
 80126cc:	2b04      	cmp	r3, #4
 80126ce:	dc06      	bgt.n	80126de <__ssvfiscanf_r+0x2aa>
 80126d0:	466b      	mov	r3, sp
 80126d2:	4622      	mov	r2, r4
 80126d4:	4630      	mov	r0, r6
 80126d6:	a941      	add	r1, sp, #260	@ 0x104
 80126d8:	f000 f9d0 	bl	8012a7c <_scanf_i>
 80126dc:	e7b4      	b.n	8012648 <__ssvfiscanf_r+0x214>
 80126de:	4b09      	ldr	r3, [pc, #36]	@ (8012704 <__ssvfiscanf_r+0x2d0>)
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	f43f aece 	beq.w	8012482 <__ssvfiscanf_r+0x4e>
 80126e6:	466b      	mov	r3, sp
 80126e8:	4622      	mov	r2, r4
 80126ea:	4630      	mov	r0, r6
 80126ec:	a941      	add	r1, sp, #260	@ 0x104
 80126ee:	f3af 8000 	nop.w
 80126f2:	e7a9      	b.n	8012648 <__ssvfiscanf_r+0x214>
 80126f4:	0801237f 	.word	0x0801237f
 80126f8:	080123f9 	.word	0x080123f9
 80126fc:	08013d61 	.word	0x08013d61
 8012700:	08013ca2 	.word	0x08013ca2
 8012704:	00000000 	.word	0x00000000
 8012708:	89a3      	ldrh	r3, [r4, #12]
 801270a:	065b      	lsls	r3, r3, #25
 801270c:	f53f af70 	bmi.w	80125f0 <__ssvfiscanf_r+0x1bc>
 8012710:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8012714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012718:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801271a:	e7f9      	b.n	8012710 <__ssvfiscanf_r+0x2dc>

0801271c <__sfputc_r>:
 801271c:	6893      	ldr	r3, [r2, #8]
 801271e:	b410      	push	{r4}
 8012720:	3b01      	subs	r3, #1
 8012722:	2b00      	cmp	r3, #0
 8012724:	6093      	str	r3, [r2, #8]
 8012726:	da07      	bge.n	8012738 <__sfputc_r+0x1c>
 8012728:	6994      	ldr	r4, [r2, #24]
 801272a:	42a3      	cmp	r3, r4
 801272c:	db01      	blt.n	8012732 <__sfputc_r+0x16>
 801272e:	290a      	cmp	r1, #10
 8012730:	d102      	bne.n	8012738 <__sfputc_r+0x1c>
 8012732:	bc10      	pop	{r4}
 8012734:	f7fd bcab 	b.w	801008e <__swbuf_r>
 8012738:	6813      	ldr	r3, [r2, #0]
 801273a:	1c58      	adds	r0, r3, #1
 801273c:	6010      	str	r0, [r2, #0]
 801273e:	7019      	strb	r1, [r3, #0]
 8012740:	4608      	mov	r0, r1
 8012742:	bc10      	pop	{r4}
 8012744:	4770      	bx	lr

08012746 <__sfputs_r>:
 8012746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012748:	4606      	mov	r6, r0
 801274a:	460f      	mov	r7, r1
 801274c:	4614      	mov	r4, r2
 801274e:	18d5      	adds	r5, r2, r3
 8012750:	42ac      	cmp	r4, r5
 8012752:	d101      	bne.n	8012758 <__sfputs_r+0x12>
 8012754:	2000      	movs	r0, #0
 8012756:	e007      	b.n	8012768 <__sfputs_r+0x22>
 8012758:	463a      	mov	r2, r7
 801275a:	4630      	mov	r0, r6
 801275c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012760:	f7ff ffdc 	bl	801271c <__sfputc_r>
 8012764:	1c43      	adds	r3, r0, #1
 8012766:	d1f3      	bne.n	8012750 <__sfputs_r+0xa>
 8012768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801276a <__sprint_r>:
 801276a:	6893      	ldr	r3, [r2, #8]
 801276c:	b510      	push	{r4, lr}
 801276e:	4614      	mov	r4, r2
 8012770:	b133      	cbz	r3, 8012780 <__sprint_r+0x16>
 8012772:	f000 fb31 	bl	8012dd8 <__sfvwrite_r>
 8012776:	2300      	movs	r3, #0
 8012778:	60a3      	str	r3, [r4, #8]
 801277a:	2300      	movs	r3, #0
 801277c:	6063      	str	r3, [r4, #4]
 801277e:	bd10      	pop	{r4, pc}
 8012780:	4618      	mov	r0, r3
 8012782:	e7fa      	b.n	801277a <__sprint_r+0x10>

08012784 <_vfiprintf_r>:
 8012784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012788:	460d      	mov	r5, r1
 801278a:	4614      	mov	r4, r2
 801278c:	4698      	mov	r8, r3
 801278e:	4606      	mov	r6, r0
 8012790:	b09d      	sub	sp, #116	@ 0x74
 8012792:	b118      	cbz	r0, 801279c <_vfiprintf_r+0x18>
 8012794:	6a03      	ldr	r3, [r0, #32]
 8012796:	b90b      	cbnz	r3, 801279c <_vfiprintf_r+0x18>
 8012798:	f7fd fb0e 	bl	800fdb8 <__sinit>
 801279c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801279e:	07d9      	lsls	r1, r3, #31
 80127a0:	d405      	bmi.n	80127ae <_vfiprintf_r+0x2a>
 80127a2:	89ab      	ldrh	r3, [r5, #12]
 80127a4:	059a      	lsls	r2, r3, #22
 80127a6:	d402      	bmi.n	80127ae <_vfiprintf_r+0x2a>
 80127a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127aa:	f7fd fe30 	bl	801040e <__retarget_lock_acquire_recursive>
 80127ae:	89ab      	ldrh	r3, [r5, #12]
 80127b0:	071b      	lsls	r3, r3, #28
 80127b2:	d501      	bpl.n	80127b8 <_vfiprintf_r+0x34>
 80127b4:	692b      	ldr	r3, [r5, #16]
 80127b6:	b99b      	cbnz	r3, 80127e0 <_vfiprintf_r+0x5c>
 80127b8:	4629      	mov	r1, r5
 80127ba:	4630      	mov	r0, r6
 80127bc:	f7fd fcae 	bl	801011c <__swsetup_r>
 80127c0:	b170      	cbz	r0, 80127e0 <_vfiprintf_r+0x5c>
 80127c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80127c4:	07dc      	lsls	r4, r3, #31
 80127c6:	d504      	bpl.n	80127d2 <_vfiprintf_r+0x4e>
 80127c8:	f04f 30ff 	mov.w	r0, #4294967295
 80127cc:	b01d      	add	sp, #116	@ 0x74
 80127ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127d2:	89ab      	ldrh	r3, [r5, #12]
 80127d4:	0598      	lsls	r0, r3, #22
 80127d6:	d4f7      	bmi.n	80127c8 <_vfiprintf_r+0x44>
 80127d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127da:	f7fd fe1e 	bl	801041a <__retarget_lock_release_recursive>
 80127de:	e7f3      	b.n	80127c8 <_vfiprintf_r+0x44>
 80127e0:	2300      	movs	r3, #0
 80127e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80127e4:	2320      	movs	r3, #32
 80127e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80127ea:	2330      	movs	r3, #48	@ 0x30
 80127ec:	f04f 0901 	mov.w	r9, #1
 80127f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80127f4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80129a0 <_vfiprintf_r+0x21c>
 80127f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80127fc:	4623      	mov	r3, r4
 80127fe:	469a      	mov	sl, r3
 8012800:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012804:	b10a      	cbz	r2, 801280a <_vfiprintf_r+0x86>
 8012806:	2a25      	cmp	r2, #37	@ 0x25
 8012808:	d1f9      	bne.n	80127fe <_vfiprintf_r+0x7a>
 801280a:	ebba 0b04 	subs.w	fp, sl, r4
 801280e:	d00b      	beq.n	8012828 <_vfiprintf_r+0xa4>
 8012810:	465b      	mov	r3, fp
 8012812:	4622      	mov	r2, r4
 8012814:	4629      	mov	r1, r5
 8012816:	4630      	mov	r0, r6
 8012818:	f7ff ff95 	bl	8012746 <__sfputs_r>
 801281c:	3001      	adds	r0, #1
 801281e:	f000 80a7 	beq.w	8012970 <_vfiprintf_r+0x1ec>
 8012822:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012824:	445a      	add	r2, fp
 8012826:	9209      	str	r2, [sp, #36]	@ 0x24
 8012828:	f89a 3000 	ldrb.w	r3, [sl]
 801282c:	2b00      	cmp	r3, #0
 801282e:	f000 809f 	beq.w	8012970 <_vfiprintf_r+0x1ec>
 8012832:	2300      	movs	r3, #0
 8012834:	f04f 32ff 	mov.w	r2, #4294967295
 8012838:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801283c:	f10a 0a01 	add.w	sl, sl, #1
 8012840:	9304      	str	r3, [sp, #16]
 8012842:	9307      	str	r3, [sp, #28]
 8012844:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012848:	931a      	str	r3, [sp, #104]	@ 0x68
 801284a:	4654      	mov	r4, sl
 801284c:	2205      	movs	r2, #5
 801284e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012852:	4853      	ldr	r0, [pc, #332]	@ (80129a0 <_vfiprintf_r+0x21c>)
 8012854:	f7fd fde2 	bl	801041c <memchr>
 8012858:	9a04      	ldr	r2, [sp, #16]
 801285a:	b9d8      	cbnz	r0, 8012894 <_vfiprintf_r+0x110>
 801285c:	06d1      	lsls	r1, r2, #27
 801285e:	bf44      	itt	mi
 8012860:	2320      	movmi	r3, #32
 8012862:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012866:	0713      	lsls	r3, r2, #28
 8012868:	bf44      	itt	mi
 801286a:	232b      	movmi	r3, #43	@ 0x2b
 801286c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012870:	f89a 3000 	ldrb.w	r3, [sl]
 8012874:	2b2a      	cmp	r3, #42	@ 0x2a
 8012876:	d015      	beq.n	80128a4 <_vfiprintf_r+0x120>
 8012878:	4654      	mov	r4, sl
 801287a:	2000      	movs	r0, #0
 801287c:	f04f 0c0a 	mov.w	ip, #10
 8012880:	9a07      	ldr	r2, [sp, #28]
 8012882:	4621      	mov	r1, r4
 8012884:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012888:	3b30      	subs	r3, #48	@ 0x30
 801288a:	2b09      	cmp	r3, #9
 801288c:	d94b      	bls.n	8012926 <_vfiprintf_r+0x1a2>
 801288e:	b1b0      	cbz	r0, 80128be <_vfiprintf_r+0x13a>
 8012890:	9207      	str	r2, [sp, #28]
 8012892:	e014      	b.n	80128be <_vfiprintf_r+0x13a>
 8012894:	eba0 0308 	sub.w	r3, r0, r8
 8012898:	fa09 f303 	lsl.w	r3, r9, r3
 801289c:	4313      	orrs	r3, r2
 801289e:	46a2      	mov	sl, r4
 80128a0:	9304      	str	r3, [sp, #16]
 80128a2:	e7d2      	b.n	801284a <_vfiprintf_r+0xc6>
 80128a4:	9b03      	ldr	r3, [sp, #12]
 80128a6:	1d19      	adds	r1, r3, #4
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	9103      	str	r1, [sp, #12]
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	bfbb      	ittet	lt
 80128b0:	425b      	neglt	r3, r3
 80128b2:	f042 0202 	orrlt.w	r2, r2, #2
 80128b6:	9307      	strge	r3, [sp, #28]
 80128b8:	9307      	strlt	r3, [sp, #28]
 80128ba:	bfb8      	it	lt
 80128bc:	9204      	strlt	r2, [sp, #16]
 80128be:	7823      	ldrb	r3, [r4, #0]
 80128c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80128c2:	d10a      	bne.n	80128da <_vfiprintf_r+0x156>
 80128c4:	7863      	ldrb	r3, [r4, #1]
 80128c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80128c8:	d132      	bne.n	8012930 <_vfiprintf_r+0x1ac>
 80128ca:	9b03      	ldr	r3, [sp, #12]
 80128cc:	3402      	adds	r4, #2
 80128ce:	1d1a      	adds	r2, r3, #4
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	9203      	str	r2, [sp, #12]
 80128d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80128d8:	9305      	str	r3, [sp, #20]
 80128da:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80129a4 <_vfiprintf_r+0x220>
 80128de:	2203      	movs	r2, #3
 80128e0:	4650      	mov	r0, sl
 80128e2:	7821      	ldrb	r1, [r4, #0]
 80128e4:	f7fd fd9a 	bl	801041c <memchr>
 80128e8:	b138      	cbz	r0, 80128fa <_vfiprintf_r+0x176>
 80128ea:	2240      	movs	r2, #64	@ 0x40
 80128ec:	9b04      	ldr	r3, [sp, #16]
 80128ee:	eba0 000a 	sub.w	r0, r0, sl
 80128f2:	4082      	lsls	r2, r0
 80128f4:	4313      	orrs	r3, r2
 80128f6:	3401      	adds	r4, #1
 80128f8:	9304      	str	r3, [sp, #16]
 80128fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128fe:	2206      	movs	r2, #6
 8012900:	4829      	ldr	r0, [pc, #164]	@ (80129a8 <_vfiprintf_r+0x224>)
 8012902:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012906:	f7fd fd89 	bl	801041c <memchr>
 801290a:	2800      	cmp	r0, #0
 801290c:	d03f      	beq.n	801298e <_vfiprintf_r+0x20a>
 801290e:	4b27      	ldr	r3, [pc, #156]	@ (80129ac <_vfiprintf_r+0x228>)
 8012910:	bb1b      	cbnz	r3, 801295a <_vfiprintf_r+0x1d6>
 8012912:	9b03      	ldr	r3, [sp, #12]
 8012914:	3307      	adds	r3, #7
 8012916:	f023 0307 	bic.w	r3, r3, #7
 801291a:	3308      	adds	r3, #8
 801291c:	9303      	str	r3, [sp, #12]
 801291e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012920:	443b      	add	r3, r7
 8012922:	9309      	str	r3, [sp, #36]	@ 0x24
 8012924:	e76a      	b.n	80127fc <_vfiprintf_r+0x78>
 8012926:	460c      	mov	r4, r1
 8012928:	2001      	movs	r0, #1
 801292a:	fb0c 3202 	mla	r2, ip, r2, r3
 801292e:	e7a8      	b.n	8012882 <_vfiprintf_r+0xfe>
 8012930:	2300      	movs	r3, #0
 8012932:	f04f 0c0a 	mov.w	ip, #10
 8012936:	4619      	mov	r1, r3
 8012938:	3401      	adds	r4, #1
 801293a:	9305      	str	r3, [sp, #20]
 801293c:	4620      	mov	r0, r4
 801293e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012942:	3a30      	subs	r2, #48	@ 0x30
 8012944:	2a09      	cmp	r2, #9
 8012946:	d903      	bls.n	8012950 <_vfiprintf_r+0x1cc>
 8012948:	2b00      	cmp	r3, #0
 801294a:	d0c6      	beq.n	80128da <_vfiprintf_r+0x156>
 801294c:	9105      	str	r1, [sp, #20]
 801294e:	e7c4      	b.n	80128da <_vfiprintf_r+0x156>
 8012950:	4604      	mov	r4, r0
 8012952:	2301      	movs	r3, #1
 8012954:	fb0c 2101 	mla	r1, ip, r1, r2
 8012958:	e7f0      	b.n	801293c <_vfiprintf_r+0x1b8>
 801295a:	ab03      	add	r3, sp, #12
 801295c:	9300      	str	r3, [sp, #0]
 801295e:	462a      	mov	r2, r5
 8012960:	4630      	mov	r0, r6
 8012962:	4b13      	ldr	r3, [pc, #76]	@ (80129b0 <_vfiprintf_r+0x22c>)
 8012964:	a904      	add	r1, sp, #16
 8012966:	f7fc fd75 	bl	800f454 <_printf_float>
 801296a:	4607      	mov	r7, r0
 801296c:	1c78      	adds	r0, r7, #1
 801296e:	d1d6      	bne.n	801291e <_vfiprintf_r+0x19a>
 8012970:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012972:	07d9      	lsls	r1, r3, #31
 8012974:	d405      	bmi.n	8012982 <_vfiprintf_r+0x1fe>
 8012976:	89ab      	ldrh	r3, [r5, #12]
 8012978:	059a      	lsls	r2, r3, #22
 801297a:	d402      	bmi.n	8012982 <_vfiprintf_r+0x1fe>
 801297c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801297e:	f7fd fd4c 	bl	801041a <__retarget_lock_release_recursive>
 8012982:	89ab      	ldrh	r3, [r5, #12]
 8012984:	065b      	lsls	r3, r3, #25
 8012986:	f53f af1f 	bmi.w	80127c8 <_vfiprintf_r+0x44>
 801298a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801298c:	e71e      	b.n	80127cc <_vfiprintf_r+0x48>
 801298e:	ab03      	add	r3, sp, #12
 8012990:	9300      	str	r3, [sp, #0]
 8012992:	462a      	mov	r2, r5
 8012994:	4630      	mov	r0, r6
 8012996:	4b06      	ldr	r3, [pc, #24]	@ (80129b0 <_vfiprintf_r+0x22c>)
 8012998:	a904      	add	r1, sp, #16
 801299a:	f7fc fff9 	bl	800f990 <_printf_i>
 801299e:	e7e4      	b.n	801296a <_vfiprintf_r+0x1e6>
 80129a0:	08013ca6 	.word	0x08013ca6
 80129a4:	08013ca2 	.word	0x08013ca2
 80129a8:	08013cac 	.word	0x08013cac
 80129ac:	0800f455 	.word	0x0800f455
 80129b0:	08012747 	.word	0x08012747

080129b4 <vfiprintf>:
 80129b4:	4613      	mov	r3, r2
 80129b6:	460a      	mov	r2, r1
 80129b8:	4601      	mov	r1, r0
 80129ba:	4802      	ldr	r0, [pc, #8]	@ (80129c4 <vfiprintf+0x10>)
 80129bc:	6800      	ldr	r0, [r0, #0]
 80129be:	f7ff bee1 	b.w	8012784 <_vfiprintf_r>
 80129c2:	bf00      	nop
 80129c4:	20000194 	.word	0x20000194

080129c8 <_scanf_chars>:
 80129c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129cc:	4615      	mov	r5, r2
 80129ce:	688a      	ldr	r2, [r1, #8]
 80129d0:	4680      	mov	r8, r0
 80129d2:	460c      	mov	r4, r1
 80129d4:	b932      	cbnz	r2, 80129e4 <_scanf_chars+0x1c>
 80129d6:	698a      	ldr	r2, [r1, #24]
 80129d8:	2a00      	cmp	r2, #0
 80129da:	bf14      	ite	ne
 80129dc:	f04f 32ff 	movne.w	r2, #4294967295
 80129e0:	2201      	moveq	r2, #1
 80129e2:	608a      	str	r2, [r1, #8]
 80129e4:	2700      	movs	r7, #0
 80129e6:	6822      	ldr	r2, [r4, #0]
 80129e8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8012a78 <_scanf_chars+0xb0>
 80129ec:	06d1      	lsls	r1, r2, #27
 80129ee:	bf5f      	itttt	pl
 80129f0:	681a      	ldrpl	r2, [r3, #0]
 80129f2:	1d11      	addpl	r1, r2, #4
 80129f4:	6019      	strpl	r1, [r3, #0]
 80129f6:	6816      	ldrpl	r6, [r2, #0]
 80129f8:	69a0      	ldr	r0, [r4, #24]
 80129fa:	b188      	cbz	r0, 8012a20 <_scanf_chars+0x58>
 80129fc:	2801      	cmp	r0, #1
 80129fe:	d107      	bne.n	8012a10 <_scanf_chars+0x48>
 8012a00:	682b      	ldr	r3, [r5, #0]
 8012a02:	781a      	ldrb	r2, [r3, #0]
 8012a04:	6963      	ldr	r3, [r4, #20]
 8012a06:	5c9b      	ldrb	r3, [r3, r2]
 8012a08:	b953      	cbnz	r3, 8012a20 <_scanf_chars+0x58>
 8012a0a:	2f00      	cmp	r7, #0
 8012a0c:	d031      	beq.n	8012a72 <_scanf_chars+0xaa>
 8012a0e:	e022      	b.n	8012a56 <_scanf_chars+0x8e>
 8012a10:	2802      	cmp	r0, #2
 8012a12:	d120      	bne.n	8012a56 <_scanf_chars+0x8e>
 8012a14:	682b      	ldr	r3, [r5, #0]
 8012a16:	781b      	ldrb	r3, [r3, #0]
 8012a18:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012a1c:	071b      	lsls	r3, r3, #28
 8012a1e:	d41a      	bmi.n	8012a56 <_scanf_chars+0x8e>
 8012a20:	6823      	ldr	r3, [r4, #0]
 8012a22:	3701      	adds	r7, #1
 8012a24:	06da      	lsls	r2, r3, #27
 8012a26:	bf5e      	ittt	pl
 8012a28:	682b      	ldrpl	r3, [r5, #0]
 8012a2a:	781b      	ldrbpl	r3, [r3, #0]
 8012a2c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012a30:	682a      	ldr	r2, [r5, #0]
 8012a32:	686b      	ldr	r3, [r5, #4]
 8012a34:	3201      	adds	r2, #1
 8012a36:	602a      	str	r2, [r5, #0]
 8012a38:	68a2      	ldr	r2, [r4, #8]
 8012a3a:	3b01      	subs	r3, #1
 8012a3c:	3a01      	subs	r2, #1
 8012a3e:	606b      	str	r3, [r5, #4]
 8012a40:	60a2      	str	r2, [r4, #8]
 8012a42:	b142      	cbz	r2, 8012a56 <_scanf_chars+0x8e>
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	dcd7      	bgt.n	80129f8 <_scanf_chars+0x30>
 8012a48:	4629      	mov	r1, r5
 8012a4a:	4640      	mov	r0, r8
 8012a4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012a50:	4798      	blx	r3
 8012a52:	2800      	cmp	r0, #0
 8012a54:	d0d0      	beq.n	80129f8 <_scanf_chars+0x30>
 8012a56:	6823      	ldr	r3, [r4, #0]
 8012a58:	f013 0310 	ands.w	r3, r3, #16
 8012a5c:	d105      	bne.n	8012a6a <_scanf_chars+0xa2>
 8012a5e:	68e2      	ldr	r2, [r4, #12]
 8012a60:	3201      	adds	r2, #1
 8012a62:	60e2      	str	r2, [r4, #12]
 8012a64:	69a2      	ldr	r2, [r4, #24]
 8012a66:	b102      	cbz	r2, 8012a6a <_scanf_chars+0xa2>
 8012a68:	7033      	strb	r3, [r6, #0]
 8012a6a:	2000      	movs	r0, #0
 8012a6c:	6923      	ldr	r3, [r4, #16]
 8012a6e:	443b      	add	r3, r7
 8012a70:	6123      	str	r3, [r4, #16]
 8012a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a76:	bf00      	nop
 8012a78:	08013d61 	.word	0x08013d61

08012a7c <_scanf_i>:
 8012a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a80:	460c      	mov	r4, r1
 8012a82:	4698      	mov	r8, r3
 8012a84:	4b72      	ldr	r3, [pc, #456]	@ (8012c50 <_scanf_i+0x1d4>)
 8012a86:	b087      	sub	sp, #28
 8012a88:	4682      	mov	sl, r0
 8012a8a:	4616      	mov	r6, r2
 8012a8c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012a90:	ab03      	add	r3, sp, #12
 8012a92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012a96:	4b6f      	ldr	r3, [pc, #444]	@ (8012c54 <_scanf_i+0x1d8>)
 8012a98:	69a1      	ldr	r1, [r4, #24]
 8012a9a:	4a6f      	ldr	r2, [pc, #444]	@ (8012c58 <_scanf_i+0x1dc>)
 8012a9c:	4627      	mov	r7, r4
 8012a9e:	2903      	cmp	r1, #3
 8012aa0:	bf08      	it	eq
 8012aa2:	461a      	moveq	r2, r3
 8012aa4:	68a3      	ldr	r3, [r4, #8]
 8012aa6:	9201      	str	r2, [sp, #4]
 8012aa8:	1e5a      	subs	r2, r3, #1
 8012aaa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012aae:	bf81      	itttt	hi
 8012ab0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012ab4:	eb03 0905 	addhi.w	r9, r3, r5
 8012ab8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012abc:	60a3      	strhi	r3, [r4, #8]
 8012abe:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012ac2:	bf98      	it	ls
 8012ac4:	f04f 0900 	movls.w	r9, #0
 8012ac8:	463d      	mov	r5, r7
 8012aca:	f04f 0b00 	mov.w	fp, #0
 8012ace:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8012ad2:	6023      	str	r3, [r4, #0]
 8012ad4:	6831      	ldr	r1, [r6, #0]
 8012ad6:	ab03      	add	r3, sp, #12
 8012ad8:	2202      	movs	r2, #2
 8012ada:	7809      	ldrb	r1, [r1, #0]
 8012adc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012ae0:	f7fd fc9c 	bl	801041c <memchr>
 8012ae4:	b328      	cbz	r0, 8012b32 <_scanf_i+0xb6>
 8012ae6:	f1bb 0f01 	cmp.w	fp, #1
 8012aea:	d159      	bne.n	8012ba0 <_scanf_i+0x124>
 8012aec:	6862      	ldr	r2, [r4, #4]
 8012aee:	b92a      	cbnz	r2, 8012afc <_scanf_i+0x80>
 8012af0:	2108      	movs	r1, #8
 8012af2:	6822      	ldr	r2, [r4, #0]
 8012af4:	6061      	str	r1, [r4, #4]
 8012af6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012afa:	6022      	str	r2, [r4, #0]
 8012afc:	6822      	ldr	r2, [r4, #0]
 8012afe:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012b02:	6022      	str	r2, [r4, #0]
 8012b04:	68a2      	ldr	r2, [r4, #8]
 8012b06:	1e51      	subs	r1, r2, #1
 8012b08:	60a1      	str	r1, [r4, #8]
 8012b0a:	b192      	cbz	r2, 8012b32 <_scanf_i+0xb6>
 8012b0c:	6832      	ldr	r2, [r6, #0]
 8012b0e:	1c51      	adds	r1, r2, #1
 8012b10:	6031      	str	r1, [r6, #0]
 8012b12:	7812      	ldrb	r2, [r2, #0]
 8012b14:	f805 2b01 	strb.w	r2, [r5], #1
 8012b18:	6872      	ldr	r2, [r6, #4]
 8012b1a:	3a01      	subs	r2, #1
 8012b1c:	2a00      	cmp	r2, #0
 8012b1e:	6072      	str	r2, [r6, #4]
 8012b20:	dc07      	bgt.n	8012b32 <_scanf_i+0xb6>
 8012b22:	4631      	mov	r1, r6
 8012b24:	4650      	mov	r0, sl
 8012b26:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012b2a:	4790      	blx	r2
 8012b2c:	2800      	cmp	r0, #0
 8012b2e:	f040 8085 	bne.w	8012c3c <_scanf_i+0x1c0>
 8012b32:	f10b 0b01 	add.w	fp, fp, #1
 8012b36:	f1bb 0f03 	cmp.w	fp, #3
 8012b3a:	d1cb      	bne.n	8012ad4 <_scanf_i+0x58>
 8012b3c:	6863      	ldr	r3, [r4, #4]
 8012b3e:	b90b      	cbnz	r3, 8012b44 <_scanf_i+0xc8>
 8012b40:	230a      	movs	r3, #10
 8012b42:	6063      	str	r3, [r4, #4]
 8012b44:	6863      	ldr	r3, [r4, #4]
 8012b46:	4945      	ldr	r1, [pc, #276]	@ (8012c5c <_scanf_i+0x1e0>)
 8012b48:	6960      	ldr	r0, [r4, #20]
 8012b4a:	1ac9      	subs	r1, r1, r3
 8012b4c:	f000 faf1 	bl	8013132 <__sccl>
 8012b50:	f04f 0b00 	mov.w	fp, #0
 8012b54:	68a3      	ldr	r3, [r4, #8]
 8012b56:	6822      	ldr	r2, [r4, #0]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d03d      	beq.n	8012bd8 <_scanf_i+0x15c>
 8012b5c:	6831      	ldr	r1, [r6, #0]
 8012b5e:	6960      	ldr	r0, [r4, #20]
 8012b60:	f891 c000 	ldrb.w	ip, [r1]
 8012b64:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012b68:	2800      	cmp	r0, #0
 8012b6a:	d035      	beq.n	8012bd8 <_scanf_i+0x15c>
 8012b6c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012b70:	d124      	bne.n	8012bbc <_scanf_i+0x140>
 8012b72:	0510      	lsls	r0, r2, #20
 8012b74:	d522      	bpl.n	8012bbc <_scanf_i+0x140>
 8012b76:	f10b 0b01 	add.w	fp, fp, #1
 8012b7a:	f1b9 0f00 	cmp.w	r9, #0
 8012b7e:	d003      	beq.n	8012b88 <_scanf_i+0x10c>
 8012b80:	3301      	adds	r3, #1
 8012b82:	f109 39ff 	add.w	r9, r9, #4294967295
 8012b86:	60a3      	str	r3, [r4, #8]
 8012b88:	6873      	ldr	r3, [r6, #4]
 8012b8a:	3b01      	subs	r3, #1
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	6073      	str	r3, [r6, #4]
 8012b90:	dd1b      	ble.n	8012bca <_scanf_i+0x14e>
 8012b92:	6833      	ldr	r3, [r6, #0]
 8012b94:	3301      	adds	r3, #1
 8012b96:	6033      	str	r3, [r6, #0]
 8012b98:	68a3      	ldr	r3, [r4, #8]
 8012b9a:	3b01      	subs	r3, #1
 8012b9c:	60a3      	str	r3, [r4, #8]
 8012b9e:	e7d9      	b.n	8012b54 <_scanf_i+0xd8>
 8012ba0:	f1bb 0f02 	cmp.w	fp, #2
 8012ba4:	d1ae      	bne.n	8012b04 <_scanf_i+0x88>
 8012ba6:	6822      	ldr	r2, [r4, #0]
 8012ba8:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012bac:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8012bb0:	d1c4      	bne.n	8012b3c <_scanf_i+0xc0>
 8012bb2:	2110      	movs	r1, #16
 8012bb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012bb8:	6061      	str	r1, [r4, #4]
 8012bba:	e7a2      	b.n	8012b02 <_scanf_i+0x86>
 8012bbc:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8012bc0:	6022      	str	r2, [r4, #0]
 8012bc2:	780b      	ldrb	r3, [r1, #0]
 8012bc4:	f805 3b01 	strb.w	r3, [r5], #1
 8012bc8:	e7de      	b.n	8012b88 <_scanf_i+0x10c>
 8012bca:	4631      	mov	r1, r6
 8012bcc:	4650      	mov	r0, sl
 8012bce:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012bd2:	4798      	blx	r3
 8012bd4:	2800      	cmp	r0, #0
 8012bd6:	d0df      	beq.n	8012b98 <_scanf_i+0x11c>
 8012bd8:	6823      	ldr	r3, [r4, #0]
 8012bda:	05d9      	lsls	r1, r3, #23
 8012bdc:	d50d      	bpl.n	8012bfa <_scanf_i+0x17e>
 8012bde:	42bd      	cmp	r5, r7
 8012be0:	d909      	bls.n	8012bf6 <_scanf_i+0x17a>
 8012be2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012be6:	4632      	mov	r2, r6
 8012be8:	4650      	mov	r0, sl
 8012bea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012bee:	f105 39ff 	add.w	r9, r5, #4294967295
 8012bf2:	4798      	blx	r3
 8012bf4:	464d      	mov	r5, r9
 8012bf6:	42bd      	cmp	r5, r7
 8012bf8:	d028      	beq.n	8012c4c <_scanf_i+0x1d0>
 8012bfa:	6822      	ldr	r2, [r4, #0]
 8012bfc:	f012 0210 	ands.w	r2, r2, #16
 8012c00:	d113      	bne.n	8012c2a <_scanf_i+0x1ae>
 8012c02:	702a      	strb	r2, [r5, #0]
 8012c04:	4639      	mov	r1, r7
 8012c06:	6863      	ldr	r3, [r4, #4]
 8012c08:	4650      	mov	r0, sl
 8012c0a:	9e01      	ldr	r6, [sp, #4]
 8012c0c:	47b0      	blx	r6
 8012c0e:	f8d8 3000 	ldr.w	r3, [r8]
 8012c12:	6821      	ldr	r1, [r4, #0]
 8012c14:	1d1a      	adds	r2, r3, #4
 8012c16:	f8c8 2000 	str.w	r2, [r8]
 8012c1a:	f011 0f20 	tst.w	r1, #32
 8012c1e:	681b      	ldr	r3, [r3, #0]
 8012c20:	d00f      	beq.n	8012c42 <_scanf_i+0x1c6>
 8012c22:	6018      	str	r0, [r3, #0]
 8012c24:	68e3      	ldr	r3, [r4, #12]
 8012c26:	3301      	adds	r3, #1
 8012c28:	60e3      	str	r3, [r4, #12]
 8012c2a:	2000      	movs	r0, #0
 8012c2c:	6923      	ldr	r3, [r4, #16]
 8012c2e:	1bed      	subs	r5, r5, r7
 8012c30:	445d      	add	r5, fp
 8012c32:	442b      	add	r3, r5
 8012c34:	6123      	str	r3, [r4, #16]
 8012c36:	b007      	add	sp, #28
 8012c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c3c:	f04f 0b00 	mov.w	fp, #0
 8012c40:	e7ca      	b.n	8012bd8 <_scanf_i+0x15c>
 8012c42:	07ca      	lsls	r2, r1, #31
 8012c44:	bf4c      	ite	mi
 8012c46:	8018      	strhmi	r0, [r3, #0]
 8012c48:	6018      	strpl	r0, [r3, #0]
 8012c4a:	e7eb      	b.n	8012c24 <_scanf_i+0x1a8>
 8012c4c:	2001      	movs	r0, #1
 8012c4e:	e7f2      	b.n	8012c36 <_scanf_i+0x1ba>
 8012c50:	080137bc 	.word	0x080137bc
 8012c54:	0800f2ed 	.word	0x0800f2ed
 8012c58:	08013565 	.word	0x08013565
 8012c5c:	08013cc3 	.word	0x08013cc3

08012c60 <__sflush_r>:
 8012c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c66:	0716      	lsls	r6, r2, #28
 8012c68:	4605      	mov	r5, r0
 8012c6a:	460c      	mov	r4, r1
 8012c6c:	d454      	bmi.n	8012d18 <__sflush_r+0xb8>
 8012c6e:	684b      	ldr	r3, [r1, #4]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	dc02      	bgt.n	8012c7a <__sflush_r+0x1a>
 8012c74:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	dd48      	ble.n	8012d0c <__sflush_r+0xac>
 8012c7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012c7c:	2e00      	cmp	r6, #0
 8012c7e:	d045      	beq.n	8012d0c <__sflush_r+0xac>
 8012c80:	2300      	movs	r3, #0
 8012c82:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012c86:	682f      	ldr	r7, [r5, #0]
 8012c88:	6a21      	ldr	r1, [r4, #32]
 8012c8a:	602b      	str	r3, [r5, #0]
 8012c8c:	d030      	beq.n	8012cf0 <__sflush_r+0x90>
 8012c8e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012c90:	89a3      	ldrh	r3, [r4, #12]
 8012c92:	0759      	lsls	r1, r3, #29
 8012c94:	d505      	bpl.n	8012ca2 <__sflush_r+0x42>
 8012c96:	6863      	ldr	r3, [r4, #4]
 8012c98:	1ad2      	subs	r2, r2, r3
 8012c9a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012c9c:	b10b      	cbz	r3, 8012ca2 <__sflush_r+0x42>
 8012c9e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012ca0:	1ad2      	subs	r2, r2, r3
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	4628      	mov	r0, r5
 8012ca6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ca8:	6a21      	ldr	r1, [r4, #32]
 8012caa:	47b0      	blx	r6
 8012cac:	1c43      	adds	r3, r0, #1
 8012cae:	89a3      	ldrh	r3, [r4, #12]
 8012cb0:	d106      	bne.n	8012cc0 <__sflush_r+0x60>
 8012cb2:	6829      	ldr	r1, [r5, #0]
 8012cb4:	291d      	cmp	r1, #29
 8012cb6:	d82b      	bhi.n	8012d10 <__sflush_r+0xb0>
 8012cb8:	4a28      	ldr	r2, [pc, #160]	@ (8012d5c <__sflush_r+0xfc>)
 8012cba:	40ca      	lsrs	r2, r1
 8012cbc:	07d6      	lsls	r6, r2, #31
 8012cbe:	d527      	bpl.n	8012d10 <__sflush_r+0xb0>
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	6062      	str	r2, [r4, #4]
 8012cc4:	6922      	ldr	r2, [r4, #16]
 8012cc6:	04d9      	lsls	r1, r3, #19
 8012cc8:	6022      	str	r2, [r4, #0]
 8012cca:	d504      	bpl.n	8012cd6 <__sflush_r+0x76>
 8012ccc:	1c42      	adds	r2, r0, #1
 8012cce:	d101      	bne.n	8012cd4 <__sflush_r+0x74>
 8012cd0:	682b      	ldr	r3, [r5, #0]
 8012cd2:	b903      	cbnz	r3, 8012cd6 <__sflush_r+0x76>
 8012cd4:	6560      	str	r0, [r4, #84]	@ 0x54
 8012cd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012cd8:	602f      	str	r7, [r5, #0]
 8012cda:	b1b9      	cbz	r1, 8012d0c <__sflush_r+0xac>
 8012cdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ce0:	4299      	cmp	r1, r3
 8012ce2:	d002      	beq.n	8012cea <__sflush_r+0x8a>
 8012ce4:	4628      	mov	r0, r5
 8012ce6:	f7fe fa1b 	bl	8011120 <_free_r>
 8012cea:	2300      	movs	r3, #0
 8012cec:	6363      	str	r3, [r4, #52]	@ 0x34
 8012cee:	e00d      	b.n	8012d0c <__sflush_r+0xac>
 8012cf0:	2301      	movs	r3, #1
 8012cf2:	4628      	mov	r0, r5
 8012cf4:	47b0      	blx	r6
 8012cf6:	4602      	mov	r2, r0
 8012cf8:	1c50      	adds	r0, r2, #1
 8012cfa:	d1c9      	bne.n	8012c90 <__sflush_r+0x30>
 8012cfc:	682b      	ldr	r3, [r5, #0]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d0c6      	beq.n	8012c90 <__sflush_r+0x30>
 8012d02:	2b1d      	cmp	r3, #29
 8012d04:	d001      	beq.n	8012d0a <__sflush_r+0xaa>
 8012d06:	2b16      	cmp	r3, #22
 8012d08:	d11d      	bne.n	8012d46 <__sflush_r+0xe6>
 8012d0a:	602f      	str	r7, [r5, #0]
 8012d0c:	2000      	movs	r0, #0
 8012d0e:	e021      	b.n	8012d54 <__sflush_r+0xf4>
 8012d10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d14:	b21b      	sxth	r3, r3
 8012d16:	e01a      	b.n	8012d4e <__sflush_r+0xee>
 8012d18:	690f      	ldr	r7, [r1, #16]
 8012d1a:	2f00      	cmp	r7, #0
 8012d1c:	d0f6      	beq.n	8012d0c <__sflush_r+0xac>
 8012d1e:	0793      	lsls	r3, r2, #30
 8012d20:	bf18      	it	ne
 8012d22:	2300      	movne	r3, #0
 8012d24:	680e      	ldr	r6, [r1, #0]
 8012d26:	bf08      	it	eq
 8012d28:	694b      	ldreq	r3, [r1, #20]
 8012d2a:	1bf6      	subs	r6, r6, r7
 8012d2c:	600f      	str	r7, [r1, #0]
 8012d2e:	608b      	str	r3, [r1, #8]
 8012d30:	2e00      	cmp	r6, #0
 8012d32:	ddeb      	ble.n	8012d0c <__sflush_r+0xac>
 8012d34:	4633      	mov	r3, r6
 8012d36:	463a      	mov	r2, r7
 8012d38:	4628      	mov	r0, r5
 8012d3a:	6a21      	ldr	r1, [r4, #32]
 8012d3c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8012d40:	47e0      	blx	ip
 8012d42:	2800      	cmp	r0, #0
 8012d44:	dc07      	bgt.n	8012d56 <__sflush_r+0xf6>
 8012d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012d52:	81a3      	strh	r3, [r4, #12]
 8012d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d56:	4407      	add	r7, r0
 8012d58:	1a36      	subs	r6, r6, r0
 8012d5a:	e7e9      	b.n	8012d30 <__sflush_r+0xd0>
 8012d5c:	20400001 	.word	0x20400001

08012d60 <_fflush_r>:
 8012d60:	b538      	push	{r3, r4, r5, lr}
 8012d62:	690b      	ldr	r3, [r1, #16]
 8012d64:	4605      	mov	r5, r0
 8012d66:	460c      	mov	r4, r1
 8012d68:	b913      	cbnz	r3, 8012d70 <_fflush_r+0x10>
 8012d6a:	2500      	movs	r5, #0
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	bd38      	pop	{r3, r4, r5, pc}
 8012d70:	b118      	cbz	r0, 8012d7a <_fflush_r+0x1a>
 8012d72:	6a03      	ldr	r3, [r0, #32]
 8012d74:	b90b      	cbnz	r3, 8012d7a <_fflush_r+0x1a>
 8012d76:	f7fd f81f 	bl	800fdb8 <__sinit>
 8012d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d0f3      	beq.n	8012d6a <_fflush_r+0xa>
 8012d82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012d84:	07d0      	lsls	r0, r2, #31
 8012d86:	d404      	bmi.n	8012d92 <_fflush_r+0x32>
 8012d88:	0599      	lsls	r1, r3, #22
 8012d8a:	d402      	bmi.n	8012d92 <_fflush_r+0x32>
 8012d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012d8e:	f7fd fb3e 	bl	801040e <__retarget_lock_acquire_recursive>
 8012d92:	4628      	mov	r0, r5
 8012d94:	4621      	mov	r1, r4
 8012d96:	f7ff ff63 	bl	8012c60 <__sflush_r>
 8012d9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012d9c:	4605      	mov	r5, r0
 8012d9e:	07da      	lsls	r2, r3, #31
 8012da0:	d4e4      	bmi.n	8012d6c <_fflush_r+0xc>
 8012da2:	89a3      	ldrh	r3, [r4, #12]
 8012da4:	059b      	lsls	r3, r3, #22
 8012da6:	d4e1      	bmi.n	8012d6c <_fflush_r+0xc>
 8012da8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012daa:	f7fd fb36 	bl	801041a <__retarget_lock_release_recursive>
 8012dae:	e7dd      	b.n	8012d6c <_fflush_r+0xc>

08012db0 <fflush>:
 8012db0:	4601      	mov	r1, r0
 8012db2:	b920      	cbnz	r0, 8012dbe <fflush+0xe>
 8012db4:	4a04      	ldr	r2, [pc, #16]	@ (8012dc8 <fflush+0x18>)
 8012db6:	4905      	ldr	r1, [pc, #20]	@ (8012dcc <fflush+0x1c>)
 8012db8:	4805      	ldr	r0, [pc, #20]	@ (8012dd0 <fflush+0x20>)
 8012dba:	f7fd b831 	b.w	800fe20 <_fwalk_sglue>
 8012dbe:	4b05      	ldr	r3, [pc, #20]	@ (8012dd4 <fflush+0x24>)
 8012dc0:	6818      	ldr	r0, [r3, #0]
 8012dc2:	f7ff bfcd 	b.w	8012d60 <_fflush_r>
 8012dc6:	bf00      	nop
 8012dc8:	2000001c 	.word	0x2000001c
 8012dcc:	08012d61 	.word	0x08012d61
 8012dd0:	20000198 	.word	0x20000198
 8012dd4:	20000194 	.word	0x20000194

08012dd8 <__sfvwrite_r>:
 8012dd8:	6893      	ldr	r3, [r2, #8]
 8012dda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dde:	4606      	mov	r6, r0
 8012de0:	460c      	mov	r4, r1
 8012de2:	4691      	mov	r9, r2
 8012de4:	b91b      	cbnz	r3, 8012dee <__sfvwrite_r+0x16>
 8012de6:	2000      	movs	r0, #0
 8012de8:	b003      	add	sp, #12
 8012dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dee:	898b      	ldrh	r3, [r1, #12]
 8012df0:	0718      	lsls	r0, r3, #28
 8012df2:	d550      	bpl.n	8012e96 <__sfvwrite_r+0xbe>
 8012df4:	690b      	ldr	r3, [r1, #16]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d04d      	beq.n	8012e96 <__sfvwrite_r+0xbe>
 8012dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dfe:	f8d9 8000 	ldr.w	r8, [r9]
 8012e02:	f013 0702 	ands.w	r7, r3, #2
 8012e06:	d16b      	bne.n	8012ee0 <__sfvwrite_r+0x108>
 8012e08:	f013 0301 	ands.w	r3, r3, #1
 8012e0c:	f000 809c 	beq.w	8012f48 <__sfvwrite_r+0x170>
 8012e10:	4638      	mov	r0, r7
 8012e12:	46ba      	mov	sl, r7
 8012e14:	46bb      	mov	fp, r7
 8012e16:	f1bb 0f00 	cmp.w	fp, #0
 8012e1a:	f000 8103 	beq.w	8013024 <__sfvwrite_r+0x24c>
 8012e1e:	b950      	cbnz	r0, 8012e36 <__sfvwrite_r+0x5e>
 8012e20:	465a      	mov	r2, fp
 8012e22:	210a      	movs	r1, #10
 8012e24:	4650      	mov	r0, sl
 8012e26:	f7fd faf9 	bl	801041c <memchr>
 8012e2a:	2800      	cmp	r0, #0
 8012e2c:	f000 8100 	beq.w	8013030 <__sfvwrite_r+0x258>
 8012e30:	3001      	adds	r0, #1
 8012e32:	eba0 070a 	sub.w	r7, r0, sl
 8012e36:	6820      	ldr	r0, [r4, #0]
 8012e38:	6921      	ldr	r1, [r4, #16]
 8012e3a:	455f      	cmp	r7, fp
 8012e3c:	463a      	mov	r2, r7
 8012e3e:	bf28      	it	cs
 8012e40:	465a      	movcs	r2, fp
 8012e42:	4288      	cmp	r0, r1
 8012e44:	68a5      	ldr	r5, [r4, #8]
 8012e46:	6963      	ldr	r3, [r4, #20]
 8012e48:	f240 80f5 	bls.w	8013036 <__sfvwrite_r+0x25e>
 8012e4c:	441d      	add	r5, r3
 8012e4e:	42aa      	cmp	r2, r5
 8012e50:	f340 80f1 	ble.w	8013036 <__sfvwrite_r+0x25e>
 8012e54:	4651      	mov	r1, sl
 8012e56:	462a      	mov	r2, r5
 8012e58:	f000 fa64 	bl	8013324 <memmove>
 8012e5c:	6823      	ldr	r3, [r4, #0]
 8012e5e:	4621      	mov	r1, r4
 8012e60:	442b      	add	r3, r5
 8012e62:	4630      	mov	r0, r6
 8012e64:	6023      	str	r3, [r4, #0]
 8012e66:	f7ff ff7b 	bl	8012d60 <_fflush_r>
 8012e6a:	2800      	cmp	r0, #0
 8012e6c:	d167      	bne.n	8012f3e <__sfvwrite_r+0x166>
 8012e6e:	1b7f      	subs	r7, r7, r5
 8012e70:	f040 80f9 	bne.w	8013066 <__sfvwrite_r+0x28e>
 8012e74:	4621      	mov	r1, r4
 8012e76:	4630      	mov	r0, r6
 8012e78:	f7ff ff72 	bl	8012d60 <_fflush_r>
 8012e7c:	2800      	cmp	r0, #0
 8012e7e:	d15e      	bne.n	8012f3e <__sfvwrite_r+0x166>
 8012e80:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012e84:	44aa      	add	sl, r5
 8012e86:	1b5b      	subs	r3, r3, r5
 8012e88:	ebab 0b05 	sub.w	fp, fp, r5
 8012e8c:	f8c9 3008 	str.w	r3, [r9, #8]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d1c0      	bne.n	8012e16 <__sfvwrite_r+0x3e>
 8012e94:	e7a7      	b.n	8012de6 <__sfvwrite_r+0xe>
 8012e96:	4621      	mov	r1, r4
 8012e98:	4630      	mov	r0, r6
 8012e9a:	f7fd f93f 	bl	801011c <__swsetup_r>
 8012e9e:	2800      	cmp	r0, #0
 8012ea0:	d0ab      	beq.n	8012dfa <__sfvwrite_r+0x22>
 8012ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ea6:	e79f      	b.n	8012de8 <__sfvwrite_r+0x10>
 8012ea8:	e9d8 a500 	ldrd	sl, r5, [r8]
 8012eac:	f108 0808 	add.w	r8, r8, #8
 8012eb0:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8012eb4:	6a21      	ldr	r1, [r4, #32]
 8012eb6:	2d00      	cmp	r5, #0
 8012eb8:	d0f6      	beq.n	8012ea8 <__sfvwrite_r+0xd0>
 8012eba:	42bd      	cmp	r5, r7
 8012ebc:	462b      	mov	r3, r5
 8012ebe:	4652      	mov	r2, sl
 8012ec0:	bf28      	it	cs
 8012ec2:	463b      	movcs	r3, r7
 8012ec4:	4630      	mov	r0, r6
 8012ec6:	47d8      	blx	fp
 8012ec8:	2800      	cmp	r0, #0
 8012eca:	dd38      	ble.n	8012f3e <__sfvwrite_r+0x166>
 8012ecc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012ed0:	4482      	add	sl, r0
 8012ed2:	1a1b      	subs	r3, r3, r0
 8012ed4:	1a2d      	subs	r5, r5, r0
 8012ed6:	f8c9 3008 	str.w	r3, [r9, #8]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d1e8      	bne.n	8012eb0 <__sfvwrite_r+0xd8>
 8012ede:	e782      	b.n	8012de6 <__sfvwrite_r+0xe>
 8012ee0:	f04f 0a00 	mov.w	sl, #0
 8012ee4:	4f61      	ldr	r7, [pc, #388]	@ (801306c <__sfvwrite_r+0x294>)
 8012ee6:	4655      	mov	r5, sl
 8012ee8:	e7e2      	b.n	8012eb0 <__sfvwrite_r+0xd8>
 8012eea:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8012eee:	f108 0808 	add.w	r8, r8, #8
 8012ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ef6:	6820      	ldr	r0, [r4, #0]
 8012ef8:	68a2      	ldr	r2, [r4, #8]
 8012efa:	f1ba 0f00 	cmp.w	sl, #0
 8012efe:	d0f4      	beq.n	8012eea <__sfvwrite_r+0x112>
 8012f00:	0599      	lsls	r1, r3, #22
 8012f02:	d563      	bpl.n	8012fcc <__sfvwrite_r+0x1f4>
 8012f04:	4552      	cmp	r2, sl
 8012f06:	d836      	bhi.n	8012f76 <__sfvwrite_r+0x19e>
 8012f08:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8012f0c:	d033      	beq.n	8012f76 <__sfvwrite_r+0x19e>
 8012f0e:	6921      	ldr	r1, [r4, #16]
 8012f10:	6965      	ldr	r5, [r4, #20]
 8012f12:	eba0 0b01 	sub.w	fp, r0, r1
 8012f16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012f1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012f1e:	f10b 0201 	add.w	r2, fp, #1
 8012f22:	106d      	asrs	r5, r5, #1
 8012f24:	4452      	add	r2, sl
 8012f26:	4295      	cmp	r5, r2
 8012f28:	bf38      	it	cc
 8012f2a:	4615      	movcc	r5, r2
 8012f2c:	055b      	lsls	r3, r3, #21
 8012f2e:	d53d      	bpl.n	8012fac <__sfvwrite_r+0x1d4>
 8012f30:	4629      	mov	r1, r5
 8012f32:	4630      	mov	r0, r6
 8012f34:	f7fe fca8 	bl	8011888 <_malloc_r>
 8012f38:	b948      	cbnz	r0, 8012f4e <__sfvwrite_r+0x176>
 8012f3a:	230c      	movs	r3, #12
 8012f3c:	6033      	str	r3, [r6, #0]
 8012f3e:	89a3      	ldrh	r3, [r4, #12]
 8012f40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f44:	81a3      	strh	r3, [r4, #12]
 8012f46:	e7ac      	b.n	8012ea2 <__sfvwrite_r+0xca>
 8012f48:	461f      	mov	r7, r3
 8012f4a:	469a      	mov	sl, r3
 8012f4c:	e7d1      	b.n	8012ef2 <__sfvwrite_r+0x11a>
 8012f4e:	465a      	mov	r2, fp
 8012f50:	6921      	ldr	r1, [r4, #16]
 8012f52:	9001      	str	r0, [sp, #4]
 8012f54:	f7fd fa70 	bl	8010438 <memcpy>
 8012f58:	89a2      	ldrh	r2, [r4, #12]
 8012f5a:	9b01      	ldr	r3, [sp, #4]
 8012f5c:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8012f60:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8012f64:	81a2      	strh	r2, [r4, #12]
 8012f66:	4652      	mov	r2, sl
 8012f68:	6123      	str	r3, [r4, #16]
 8012f6a:	6165      	str	r5, [r4, #20]
 8012f6c:	445b      	add	r3, fp
 8012f6e:	eba5 050b 	sub.w	r5, r5, fp
 8012f72:	6023      	str	r3, [r4, #0]
 8012f74:	60a5      	str	r5, [r4, #8]
 8012f76:	4552      	cmp	r2, sl
 8012f78:	bf28      	it	cs
 8012f7a:	4652      	movcs	r2, sl
 8012f7c:	4655      	mov	r5, sl
 8012f7e:	4639      	mov	r1, r7
 8012f80:	6820      	ldr	r0, [r4, #0]
 8012f82:	9201      	str	r2, [sp, #4]
 8012f84:	f000 f9ce 	bl	8013324 <memmove>
 8012f88:	68a3      	ldr	r3, [r4, #8]
 8012f8a:	9a01      	ldr	r2, [sp, #4]
 8012f8c:	1a9b      	subs	r3, r3, r2
 8012f8e:	60a3      	str	r3, [r4, #8]
 8012f90:	6823      	ldr	r3, [r4, #0]
 8012f92:	4413      	add	r3, r2
 8012f94:	6023      	str	r3, [r4, #0]
 8012f96:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012f9a:	442f      	add	r7, r5
 8012f9c:	1b5b      	subs	r3, r3, r5
 8012f9e:	ebaa 0a05 	sub.w	sl, sl, r5
 8012fa2:	f8c9 3008 	str.w	r3, [r9, #8]
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d1a3      	bne.n	8012ef2 <__sfvwrite_r+0x11a>
 8012faa:	e71c      	b.n	8012de6 <__sfvwrite_r+0xe>
 8012fac:	462a      	mov	r2, r5
 8012fae:	4630      	mov	r0, r6
 8012fb0:	f000 fa3b 	bl	801342a <_realloc_r>
 8012fb4:	4603      	mov	r3, r0
 8012fb6:	2800      	cmp	r0, #0
 8012fb8:	d1d5      	bne.n	8012f66 <__sfvwrite_r+0x18e>
 8012fba:	4630      	mov	r0, r6
 8012fbc:	6921      	ldr	r1, [r4, #16]
 8012fbe:	f7fe f8af 	bl	8011120 <_free_r>
 8012fc2:	89a3      	ldrh	r3, [r4, #12]
 8012fc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012fc8:	81a3      	strh	r3, [r4, #12]
 8012fca:	e7b6      	b.n	8012f3a <__sfvwrite_r+0x162>
 8012fcc:	6923      	ldr	r3, [r4, #16]
 8012fce:	4283      	cmp	r3, r0
 8012fd0:	d302      	bcc.n	8012fd8 <__sfvwrite_r+0x200>
 8012fd2:	6961      	ldr	r1, [r4, #20]
 8012fd4:	4551      	cmp	r1, sl
 8012fd6:	d915      	bls.n	8013004 <__sfvwrite_r+0x22c>
 8012fd8:	4552      	cmp	r2, sl
 8012fda:	bf28      	it	cs
 8012fdc:	4652      	movcs	r2, sl
 8012fde:	4615      	mov	r5, r2
 8012fe0:	4639      	mov	r1, r7
 8012fe2:	f000 f99f 	bl	8013324 <memmove>
 8012fe6:	68a3      	ldr	r3, [r4, #8]
 8012fe8:	6822      	ldr	r2, [r4, #0]
 8012fea:	1b5b      	subs	r3, r3, r5
 8012fec:	442a      	add	r2, r5
 8012fee:	60a3      	str	r3, [r4, #8]
 8012ff0:	6022      	str	r2, [r4, #0]
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d1cf      	bne.n	8012f96 <__sfvwrite_r+0x1be>
 8012ff6:	4621      	mov	r1, r4
 8012ff8:	4630      	mov	r0, r6
 8012ffa:	f7ff feb1 	bl	8012d60 <_fflush_r>
 8012ffe:	2800      	cmp	r0, #0
 8013000:	d0c9      	beq.n	8012f96 <__sfvwrite_r+0x1be>
 8013002:	e79c      	b.n	8012f3e <__sfvwrite_r+0x166>
 8013004:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8013008:	4553      	cmp	r3, sl
 801300a:	bf28      	it	cs
 801300c:	4653      	movcs	r3, sl
 801300e:	fb93 f3f1 	sdiv	r3, r3, r1
 8013012:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8013014:	434b      	muls	r3, r1
 8013016:	463a      	mov	r2, r7
 8013018:	4630      	mov	r0, r6
 801301a:	6a21      	ldr	r1, [r4, #32]
 801301c:	47a8      	blx	r5
 801301e:	1e05      	subs	r5, r0, #0
 8013020:	dcb9      	bgt.n	8012f96 <__sfvwrite_r+0x1be>
 8013022:	e78c      	b.n	8012f3e <__sfvwrite_r+0x166>
 8013024:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8013028:	2000      	movs	r0, #0
 801302a:	f108 0808 	add.w	r8, r8, #8
 801302e:	e6f2      	b.n	8012e16 <__sfvwrite_r+0x3e>
 8013030:	f10b 0701 	add.w	r7, fp, #1
 8013034:	e6ff      	b.n	8012e36 <__sfvwrite_r+0x5e>
 8013036:	4293      	cmp	r3, r2
 8013038:	dc08      	bgt.n	801304c <__sfvwrite_r+0x274>
 801303a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 801303c:	4652      	mov	r2, sl
 801303e:	4630      	mov	r0, r6
 8013040:	6a21      	ldr	r1, [r4, #32]
 8013042:	47a8      	blx	r5
 8013044:	1e05      	subs	r5, r0, #0
 8013046:	f73f af12 	bgt.w	8012e6e <__sfvwrite_r+0x96>
 801304a:	e778      	b.n	8012f3e <__sfvwrite_r+0x166>
 801304c:	4651      	mov	r1, sl
 801304e:	9201      	str	r2, [sp, #4]
 8013050:	f000 f968 	bl	8013324 <memmove>
 8013054:	9a01      	ldr	r2, [sp, #4]
 8013056:	68a3      	ldr	r3, [r4, #8]
 8013058:	4615      	mov	r5, r2
 801305a:	1a9b      	subs	r3, r3, r2
 801305c:	60a3      	str	r3, [r4, #8]
 801305e:	6823      	ldr	r3, [r4, #0]
 8013060:	4413      	add	r3, r2
 8013062:	6023      	str	r3, [r4, #0]
 8013064:	e703      	b.n	8012e6e <__sfvwrite_r+0x96>
 8013066:	2001      	movs	r0, #1
 8013068:	e70a      	b.n	8012e80 <__sfvwrite_r+0xa8>
 801306a:	bf00      	nop
 801306c:	7ffffc00 	.word	0x7ffffc00

08013070 <__swhatbuf_r>:
 8013070:	b570      	push	{r4, r5, r6, lr}
 8013072:	460c      	mov	r4, r1
 8013074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013078:	4615      	mov	r5, r2
 801307a:	2900      	cmp	r1, #0
 801307c:	461e      	mov	r6, r3
 801307e:	b096      	sub	sp, #88	@ 0x58
 8013080:	da0c      	bge.n	801309c <__swhatbuf_r+0x2c>
 8013082:	89a3      	ldrh	r3, [r4, #12]
 8013084:	2100      	movs	r1, #0
 8013086:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801308a:	bf14      	ite	ne
 801308c:	2340      	movne	r3, #64	@ 0x40
 801308e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013092:	2000      	movs	r0, #0
 8013094:	6031      	str	r1, [r6, #0]
 8013096:	602b      	str	r3, [r5, #0]
 8013098:	b016      	add	sp, #88	@ 0x58
 801309a:	bd70      	pop	{r4, r5, r6, pc}
 801309c:	466a      	mov	r2, sp
 801309e:	f000 f95b 	bl	8013358 <_fstat_r>
 80130a2:	2800      	cmp	r0, #0
 80130a4:	dbed      	blt.n	8013082 <__swhatbuf_r+0x12>
 80130a6:	9901      	ldr	r1, [sp, #4]
 80130a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80130ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80130b0:	4259      	negs	r1, r3
 80130b2:	4159      	adcs	r1, r3
 80130b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80130b8:	e7eb      	b.n	8013092 <__swhatbuf_r+0x22>

080130ba <__smakebuf_r>:
 80130ba:	898b      	ldrh	r3, [r1, #12]
 80130bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80130be:	079d      	lsls	r5, r3, #30
 80130c0:	4606      	mov	r6, r0
 80130c2:	460c      	mov	r4, r1
 80130c4:	d507      	bpl.n	80130d6 <__smakebuf_r+0x1c>
 80130c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80130ca:	6023      	str	r3, [r4, #0]
 80130cc:	6123      	str	r3, [r4, #16]
 80130ce:	2301      	movs	r3, #1
 80130d0:	6163      	str	r3, [r4, #20]
 80130d2:	b003      	add	sp, #12
 80130d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130d6:	466a      	mov	r2, sp
 80130d8:	ab01      	add	r3, sp, #4
 80130da:	f7ff ffc9 	bl	8013070 <__swhatbuf_r>
 80130de:	9f00      	ldr	r7, [sp, #0]
 80130e0:	4605      	mov	r5, r0
 80130e2:	4639      	mov	r1, r7
 80130e4:	4630      	mov	r0, r6
 80130e6:	f7fe fbcf 	bl	8011888 <_malloc_r>
 80130ea:	b948      	cbnz	r0, 8013100 <__smakebuf_r+0x46>
 80130ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130f0:	059a      	lsls	r2, r3, #22
 80130f2:	d4ee      	bmi.n	80130d2 <__smakebuf_r+0x18>
 80130f4:	f023 0303 	bic.w	r3, r3, #3
 80130f8:	f043 0302 	orr.w	r3, r3, #2
 80130fc:	81a3      	strh	r3, [r4, #12]
 80130fe:	e7e2      	b.n	80130c6 <__smakebuf_r+0xc>
 8013100:	89a3      	ldrh	r3, [r4, #12]
 8013102:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013106:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801310a:	81a3      	strh	r3, [r4, #12]
 801310c:	9b01      	ldr	r3, [sp, #4]
 801310e:	6020      	str	r0, [r4, #0]
 8013110:	b15b      	cbz	r3, 801312a <__smakebuf_r+0x70>
 8013112:	4630      	mov	r0, r6
 8013114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013118:	f000 f930 	bl	801337c <_isatty_r>
 801311c:	b128      	cbz	r0, 801312a <__smakebuf_r+0x70>
 801311e:	89a3      	ldrh	r3, [r4, #12]
 8013120:	f023 0303 	bic.w	r3, r3, #3
 8013124:	f043 0301 	orr.w	r3, r3, #1
 8013128:	81a3      	strh	r3, [r4, #12]
 801312a:	89a3      	ldrh	r3, [r4, #12]
 801312c:	431d      	orrs	r5, r3
 801312e:	81a5      	strh	r5, [r4, #12]
 8013130:	e7cf      	b.n	80130d2 <__smakebuf_r+0x18>

08013132 <__sccl>:
 8013132:	b570      	push	{r4, r5, r6, lr}
 8013134:	780b      	ldrb	r3, [r1, #0]
 8013136:	4604      	mov	r4, r0
 8013138:	2b5e      	cmp	r3, #94	@ 0x5e
 801313a:	bf0b      	itete	eq
 801313c:	784b      	ldrbeq	r3, [r1, #1]
 801313e:	1c4a      	addne	r2, r1, #1
 8013140:	1c8a      	addeq	r2, r1, #2
 8013142:	2100      	movne	r1, #0
 8013144:	bf08      	it	eq
 8013146:	2101      	moveq	r1, #1
 8013148:	3801      	subs	r0, #1
 801314a:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801314e:	f800 1f01 	strb.w	r1, [r0, #1]!
 8013152:	42a8      	cmp	r0, r5
 8013154:	d1fb      	bne.n	801314e <__sccl+0x1c>
 8013156:	b90b      	cbnz	r3, 801315c <__sccl+0x2a>
 8013158:	1e50      	subs	r0, r2, #1
 801315a:	bd70      	pop	{r4, r5, r6, pc}
 801315c:	f081 0101 	eor.w	r1, r1, #1
 8013160:	4610      	mov	r0, r2
 8013162:	54e1      	strb	r1, [r4, r3]
 8013164:	4602      	mov	r2, r0
 8013166:	f812 5b01 	ldrb.w	r5, [r2], #1
 801316a:	2d2d      	cmp	r5, #45	@ 0x2d
 801316c:	d005      	beq.n	801317a <__sccl+0x48>
 801316e:	2d5d      	cmp	r5, #93	@ 0x5d
 8013170:	d016      	beq.n	80131a0 <__sccl+0x6e>
 8013172:	2d00      	cmp	r5, #0
 8013174:	d0f1      	beq.n	801315a <__sccl+0x28>
 8013176:	462b      	mov	r3, r5
 8013178:	e7f2      	b.n	8013160 <__sccl+0x2e>
 801317a:	7846      	ldrb	r6, [r0, #1]
 801317c:	2e5d      	cmp	r6, #93	@ 0x5d
 801317e:	d0fa      	beq.n	8013176 <__sccl+0x44>
 8013180:	42b3      	cmp	r3, r6
 8013182:	dcf8      	bgt.n	8013176 <__sccl+0x44>
 8013184:	461a      	mov	r2, r3
 8013186:	3002      	adds	r0, #2
 8013188:	3201      	adds	r2, #1
 801318a:	4296      	cmp	r6, r2
 801318c:	54a1      	strb	r1, [r4, r2]
 801318e:	dcfb      	bgt.n	8013188 <__sccl+0x56>
 8013190:	1af2      	subs	r2, r6, r3
 8013192:	3a01      	subs	r2, #1
 8013194:	42b3      	cmp	r3, r6
 8013196:	bfa8      	it	ge
 8013198:	2200      	movge	r2, #0
 801319a:	1c5d      	adds	r5, r3, #1
 801319c:	18ab      	adds	r3, r5, r2
 801319e:	e7e1      	b.n	8013164 <__sccl+0x32>
 80131a0:	4610      	mov	r0, r2
 80131a2:	e7da      	b.n	801315a <__sccl+0x28>

080131a4 <__submore>:
 80131a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131a8:	460c      	mov	r4, r1
 80131aa:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80131ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80131b0:	4299      	cmp	r1, r3
 80131b2:	d11b      	bne.n	80131ec <__submore+0x48>
 80131b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80131b8:	f7fe fb66 	bl	8011888 <_malloc_r>
 80131bc:	b918      	cbnz	r0, 80131c6 <__submore+0x22>
 80131be:	f04f 30ff 	mov.w	r0, #4294967295
 80131c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80131ca:	63a3      	str	r3, [r4, #56]	@ 0x38
 80131cc:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80131d0:	6360      	str	r0, [r4, #52]	@ 0x34
 80131d2:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80131d6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80131da:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80131de:	7043      	strb	r3, [r0, #1]
 80131e0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80131e4:	7003      	strb	r3, [r0, #0]
 80131e6:	6020      	str	r0, [r4, #0]
 80131e8:	2000      	movs	r0, #0
 80131ea:	e7ea      	b.n	80131c2 <__submore+0x1e>
 80131ec:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80131ee:	0077      	lsls	r7, r6, #1
 80131f0:	463a      	mov	r2, r7
 80131f2:	f000 f91a 	bl	801342a <_realloc_r>
 80131f6:	4605      	mov	r5, r0
 80131f8:	2800      	cmp	r0, #0
 80131fa:	d0e0      	beq.n	80131be <__submore+0x1a>
 80131fc:	eb00 0806 	add.w	r8, r0, r6
 8013200:	4601      	mov	r1, r0
 8013202:	4632      	mov	r2, r6
 8013204:	4640      	mov	r0, r8
 8013206:	f7fd f917 	bl	8010438 <memcpy>
 801320a:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801320e:	f8c4 8000 	str.w	r8, [r4]
 8013212:	e7e9      	b.n	80131e8 <__submore+0x44>

08013214 <_ungetc_r>:
 8013214:	b570      	push	{r4, r5, r6, lr}
 8013216:	460d      	mov	r5, r1
 8013218:	1c69      	adds	r1, r5, #1
 801321a:	4606      	mov	r6, r0
 801321c:	4614      	mov	r4, r2
 801321e:	d01e      	beq.n	801325e <_ungetc_r+0x4a>
 8013220:	b118      	cbz	r0, 801322a <_ungetc_r+0x16>
 8013222:	6a03      	ldr	r3, [r0, #32]
 8013224:	b90b      	cbnz	r3, 801322a <_ungetc_r+0x16>
 8013226:	f7fc fdc7 	bl	800fdb8 <__sinit>
 801322a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801322c:	07da      	lsls	r2, r3, #31
 801322e:	d405      	bmi.n	801323c <_ungetc_r+0x28>
 8013230:	89a3      	ldrh	r3, [r4, #12]
 8013232:	059b      	lsls	r3, r3, #22
 8013234:	d402      	bmi.n	801323c <_ungetc_r+0x28>
 8013236:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013238:	f7fd f8e9 	bl	801040e <__retarget_lock_acquire_recursive>
 801323c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013240:	f023 0220 	bic.w	r2, r3, #32
 8013244:	0758      	lsls	r0, r3, #29
 8013246:	81a2      	strh	r2, [r4, #12]
 8013248:	d422      	bmi.n	8013290 <_ungetc_r+0x7c>
 801324a:	06d9      	lsls	r1, r3, #27
 801324c:	d40a      	bmi.n	8013264 <_ungetc_r+0x50>
 801324e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013250:	07d2      	lsls	r2, r2, #31
 8013252:	d404      	bmi.n	801325e <_ungetc_r+0x4a>
 8013254:	0599      	lsls	r1, r3, #22
 8013256:	d402      	bmi.n	801325e <_ungetc_r+0x4a>
 8013258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801325a:	f7fd f8de 	bl	801041a <__retarget_lock_release_recursive>
 801325e:	f04f 35ff 	mov.w	r5, #4294967295
 8013262:	e046      	b.n	80132f2 <_ungetc_r+0xde>
 8013264:	071b      	lsls	r3, r3, #28
 8013266:	d50f      	bpl.n	8013288 <_ungetc_r+0x74>
 8013268:	4621      	mov	r1, r4
 801326a:	4630      	mov	r0, r6
 801326c:	f7ff fd78 	bl	8012d60 <_fflush_r>
 8013270:	b120      	cbz	r0, 801327c <_ungetc_r+0x68>
 8013272:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013274:	07d8      	lsls	r0, r3, #31
 8013276:	d4f2      	bmi.n	801325e <_ungetc_r+0x4a>
 8013278:	89a3      	ldrh	r3, [r4, #12]
 801327a:	e7eb      	b.n	8013254 <_ungetc_r+0x40>
 801327c:	89a3      	ldrh	r3, [r4, #12]
 801327e:	60a0      	str	r0, [r4, #8]
 8013280:	f023 0308 	bic.w	r3, r3, #8
 8013284:	81a3      	strh	r3, [r4, #12]
 8013286:	61a0      	str	r0, [r4, #24]
 8013288:	89a3      	ldrh	r3, [r4, #12]
 801328a:	f043 0304 	orr.w	r3, r3, #4
 801328e:	81a3      	strh	r3, [r4, #12]
 8013290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013292:	6862      	ldr	r2, [r4, #4]
 8013294:	b2ed      	uxtb	r5, r5
 8013296:	b1d3      	cbz	r3, 80132ce <_ungetc_r+0xba>
 8013298:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801329a:	4293      	cmp	r3, r2
 801329c:	dc05      	bgt.n	80132aa <_ungetc_r+0x96>
 801329e:	4621      	mov	r1, r4
 80132a0:	4630      	mov	r0, r6
 80132a2:	f7ff ff7f 	bl	80131a4 <__submore>
 80132a6:	2800      	cmp	r0, #0
 80132a8:	d1e3      	bne.n	8013272 <_ungetc_r+0x5e>
 80132aa:	6823      	ldr	r3, [r4, #0]
 80132ac:	1e5a      	subs	r2, r3, #1
 80132ae:	6022      	str	r2, [r4, #0]
 80132b0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80132b4:	6863      	ldr	r3, [r4, #4]
 80132b6:	3301      	adds	r3, #1
 80132b8:	6063      	str	r3, [r4, #4]
 80132ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80132bc:	07da      	lsls	r2, r3, #31
 80132be:	d418      	bmi.n	80132f2 <_ungetc_r+0xde>
 80132c0:	89a3      	ldrh	r3, [r4, #12]
 80132c2:	059b      	lsls	r3, r3, #22
 80132c4:	d415      	bmi.n	80132f2 <_ungetc_r+0xde>
 80132c6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132c8:	f7fd f8a7 	bl	801041a <__retarget_lock_release_recursive>
 80132cc:	e011      	b.n	80132f2 <_ungetc_r+0xde>
 80132ce:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80132d0:	6920      	ldr	r0, [r4, #16]
 80132d2:	6823      	ldr	r3, [r4, #0]
 80132d4:	f001 0101 	and.w	r1, r1, #1
 80132d8:	b168      	cbz	r0, 80132f6 <_ungetc_r+0xe2>
 80132da:	4298      	cmp	r0, r3
 80132dc:	d20b      	bcs.n	80132f6 <_ungetc_r+0xe2>
 80132de:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 80132e2:	42a8      	cmp	r0, r5
 80132e4:	d107      	bne.n	80132f6 <_ungetc_r+0xe2>
 80132e6:	3b01      	subs	r3, #1
 80132e8:	3201      	adds	r2, #1
 80132ea:	6023      	str	r3, [r4, #0]
 80132ec:	6062      	str	r2, [r4, #4]
 80132ee:	2900      	cmp	r1, #0
 80132f0:	d0e6      	beq.n	80132c0 <_ungetc_r+0xac>
 80132f2:	4628      	mov	r0, r5
 80132f4:	bd70      	pop	{r4, r5, r6, pc}
 80132f6:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80132fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80132fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8013300:	2303      	movs	r3, #3
 8013302:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013304:	4623      	mov	r3, r4
 8013306:	f803 5f46 	strb.w	r5, [r3, #70]!
 801330a:	6023      	str	r3, [r4, #0]
 801330c:	2301      	movs	r3, #1
 801330e:	6063      	str	r3, [r4, #4]
 8013310:	e7ed      	b.n	80132ee <_ungetc_r+0xda>
	...

08013314 <ungetc>:
 8013314:	4b02      	ldr	r3, [pc, #8]	@ (8013320 <ungetc+0xc>)
 8013316:	460a      	mov	r2, r1
 8013318:	4601      	mov	r1, r0
 801331a:	6818      	ldr	r0, [r3, #0]
 801331c:	f7ff bf7a 	b.w	8013214 <_ungetc_r>
 8013320:	20000194 	.word	0x20000194

08013324 <memmove>:
 8013324:	4288      	cmp	r0, r1
 8013326:	b510      	push	{r4, lr}
 8013328:	eb01 0402 	add.w	r4, r1, r2
 801332c:	d902      	bls.n	8013334 <memmove+0x10>
 801332e:	4284      	cmp	r4, r0
 8013330:	4623      	mov	r3, r4
 8013332:	d807      	bhi.n	8013344 <memmove+0x20>
 8013334:	1e43      	subs	r3, r0, #1
 8013336:	42a1      	cmp	r1, r4
 8013338:	d008      	beq.n	801334c <memmove+0x28>
 801333a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801333e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013342:	e7f8      	b.n	8013336 <memmove+0x12>
 8013344:	4601      	mov	r1, r0
 8013346:	4402      	add	r2, r0
 8013348:	428a      	cmp	r2, r1
 801334a:	d100      	bne.n	801334e <memmove+0x2a>
 801334c:	bd10      	pop	{r4, pc}
 801334e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013356:	e7f7      	b.n	8013348 <memmove+0x24>

08013358 <_fstat_r>:
 8013358:	b538      	push	{r3, r4, r5, lr}
 801335a:	2300      	movs	r3, #0
 801335c:	4d06      	ldr	r5, [pc, #24]	@ (8013378 <_fstat_r+0x20>)
 801335e:	4604      	mov	r4, r0
 8013360:	4608      	mov	r0, r1
 8013362:	4611      	mov	r1, r2
 8013364:	602b      	str	r3, [r5, #0]
 8013366:	f7ef fe9d 	bl	80030a4 <_fstat>
 801336a:	1c43      	adds	r3, r0, #1
 801336c:	d102      	bne.n	8013374 <_fstat_r+0x1c>
 801336e:	682b      	ldr	r3, [r5, #0]
 8013370:	b103      	cbz	r3, 8013374 <_fstat_r+0x1c>
 8013372:	6023      	str	r3, [r4, #0]
 8013374:	bd38      	pop	{r3, r4, r5, pc}
 8013376:	bf00      	nop
 8013378:	20000880 	.word	0x20000880

0801337c <_isatty_r>:
 801337c:	b538      	push	{r3, r4, r5, lr}
 801337e:	2300      	movs	r3, #0
 8013380:	4d05      	ldr	r5, [pc, #20]	@ (8013398 <_isatty_r+0x1c>)
 8013382:	4604      	mov	r4, r0
 8013384:	4608      	mov	r0, r1
 8013386:	602b      	str	r3, [r5, #0]
 8013388:	f7ef fe91 	bl	80030ae <_isatty>
 801338c:	1c43      	adds	r3, r0, #1
 801338e:	d102      	bne.n	8013396 <_isatty_r+0x1a>
 8013390:	682b      	ldr	r3, [r5, #0]
 8013392:	b103      	cbz	r3, 8013396 <_isatty_r+0x1a>
 8013394:	6023      	str	r3, [r4, #0]
 8013396:	bd38      	pop	{r3, r4, r5, pc}
 8013398:	20000880 	.word	0x20000880

0801339c <_sbrk_r>:
 801339c:	b538      	push	{r3, r4, r5, lr}
 801339e:	2300      	movs	r3, #0
 80133a0:	4d05      	ldr	r5, [pc, #20]	@ (80133b8 <_sbrk_r+0x1c>)
 80133a2:	4604      	mov	r4, r0
 80133a4:	4608      	mov	r0, r1
 80133a6:	602b      	str	r3, [r5, #0]
 80133a8:	f7ef feba 	bl	8003120 <_sbrk>
 80133ac:	1c43      	adds	r3, r0, #1
 80133ae:	d102      	bne.n	80133b6 <_sbrk_r+0x1a>
 80133b0:	682b      	ldr	r3, [r5, #0]
 80133b2:	b103      	cbz	r3, 80133b6 <_sbrk_r+0x1a>
 80133b4:	6023      	str	r3, [r4, #0]
 80133b6:	bd38      	pop	{r3, r4, r5, pc}
 80133b8:	20000880 	.word	0x20000880

080133bc <__assert_func>:
 80133bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80133be:	4614      	mov	r4, r2
 80133c0:	461a      	mov	r2, r3
 80133c2:	4b09      	ldr	r3, [pc, #36]	@ (80133e8 <__assert_func+0x2c>)
 80133c4:	4605      	mov	r5, r0
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	68d8      	ldr	r0, [r3, #12]
 80133ca:	b14c      	cbz	r4, 80133e0 <__assert_func+0x24>
 80133cc:	4b07      	ldr	r3, [pc, #28]	@ (80133ec <__assert_func+0x30>)
 80133ce:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80133d2:	9100      	str	r1, [sp, #0]
 80133d4:	462b      	mov	r3, r5
 80133d6:	4906      	ldr	r1, [pc, #24]	@ (80133f0 <__assert_func+0x34>)
 80133d8:	f000 f8e8 	bl	80135ac <fiprintf>
 80133dc:	f000 f8f8 	bl	80135d0 <abort>
 80133e0:	4b04      	ldr	r3, [pc, #16]	@ (80133f4 <__assert_func+0x38>)
 80133e2:	461c      	mov	r4, r3
 80133e4:	e7f3      	b.n	80133ce <__assert_func+0x12>
 80133e6:	bf00      	nop
 80133e8:	20000194 	.word	0x20000194
 80133ec:	08013cce 	.word	0x08013cce
 80133f0:	08013cdb 	.word	0x08013cdb
 80133f4:	08013d09 	.word	0x08013d09

080133f8 <__assert>:
 80133f8:	b508      	push	{r3, lr}
 80133fa:	4613      	mov	r3, r2
 80133fc:	2200      	movs	r2, #0
 80133fe:	f7ff ffdd 	bl	80133bc <__assert_func>

08013402 <_calloc_r>:
 8013402:	b570      	push	{r4, r5, r6, lr}
 8013404:	fba1 5402 	umull	r5, r4, r1, r2
 8013408:	b934      	cbnz	r4, 8013418 <_calloc_r+0x16>
 801340a:	4629      	mov	r1, r5
 801340c:	f7fe fa3c 	bl	8011888 <_malloc_r>
 8013410:	4606      	mov	r6, r0
 8013412:	b928      	cbnz	r0, 8013420 <_calloc_r+0x1e>
 8013414:	4630      	mov	r0, r6
 8013416:	bd70      	pop	{r4, r5, r6, pc}
 8013418:	220c      	movs	r2, #12
 801341a:	2600      	movs	r6, #0
 801341c:	6002      	str	r2, [r0, #0]
 801341e:	e7f9      	b.n	8013414 <_calloc_r+0x12>
 8013420:	462a      	mov	r2, r5
 8013422:	4621      	mov	r1, r4
 8013424:	f7fc fed0 	bl	80101c8 <memset>
 8013428:	e7f4      	b.n	8013414 <_calloc_r+0x12>

0801342a <_realloc_r>:
 801342a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801342e:	4607      	mov	r7, r0
 8013430:	4614      	mov	r4, r2
 8013432:	460d      	mov	r5, r1
 8013434:	b921      	cbnz	r1, 8013440 <_realloc_r+0x16>
 8013436:	4611      	mov	r1, r2
 8013438:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801343c:	f7fe ba24 	b.w	8011888 <_malloc_r>
 8013440:	b92a      	cbnz	r2, 801344e <_realloc_r+0x24>
 8013442:	f7fd fe6d 	bl	8011120 <_free_r>
 8013446:	4625      	mov	r5, r4
 8013448:	4628      	mov	r0, r5
 801344a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801344e:	f000 f8c6 	bl	80135de <_malloc_usable_size_r>
 8013452:	4284      	cmp	r4, r0
 8013454:	4606      	mov	r6, r0
 8013456:	d802      	bhi.n	801345e <_realloc_r+0x34>
 8013458:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801345c:	d8f4      	bhi.n	8013448 <_realloc_r+0x1e>
 801345e:	4621      	mov	r1, r4
 8013460:	4638      	mov	r0, r7
 8013462:	f7fe fa11 	bl	8011888 <_malloc_r>
 8013466:	4680      	mov	r8, r0
 8013468:	b908      	cbnz	r0, 801346e <_realloc_r+0x44>
 801346a:	4645      	mov	r5, r8
 801346c:	e7ec      	b.n	8013448 <_realloc_r+0x1e>
 801346e:	42b4      	cmp	r4, r6
 8013470:	4622      	mov	r2, r4
 8013472:	4629      	mov	r1, r5
 8013474:	bf28      	it	cs
 8013476:	4632      	movcs	r2, r6
 8013478:	f7fc ffde 	bl	8010438 <memcpy>
 801347c:	4629      	mov	r1, r5
 801347e:	4638      	mov	r0, r7
 8013480:	f7fd fe4e 	bl	8011120 <_free_r>
 8013484:	e7f1      	b.n	801346a <_realloc_r+0x40>
	...

08013488 <_strtoul_l.isra.0>:
 8013488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801348c:	4686      	mov	lr, r0
 801348e:	460d      	mov	r5, r1
 8013490:	4e33      	ldr	r6, [pc, #204]	@ (8013560 <_strtoul_l.isra.0+0xd8>)
 8013492:	4628      	mov	r0, r5
 8013494:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013498:	5d37      	ldrb	r7, [r6, r4]
 801349a:	f017 0708 	ands.w	r7, r7, #8
 801349e:	d1f8      	bne.n	8013492 <_strtoul_l.isra.0+0xa>
 80134a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80134a2:	d110      	bne.n	80134c6 <_strtoul_l.isra.0+0x3e>
 80134a4:	2701      	movs	r7, #1
 80134a6:	782c      	ldrb	r4, [r5, #0]
 80134a8:	1c85      	adds	r5, r0, #2
 80134aa:	f033 0010 	bics.w	r0, r3, #16
 80134ae:	d115      	bne.n	80134dc <_strtoul_l.isra.0+0x54>
 80134b0:	2c30      	cmp	r4, #48	@ 0x30
 80134b2:	d10d      	bne.n	80134d0 <_strtoul_l.isra.0+0x48>
 80134b4:	7828      	ldrb	r0, [r5, #0]
 80134b6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80134ba:	2858      	cmp	r0, #88	@ 0x58
 80134bc:	d108      	bne.n	80134d0 <_strtoul_l.isra.0+0x48>
 80134be:	786c      	ldrb	r4, [r5, #1]
 80134c0:	3502      	adds	r5, #2
 80134c2:	2310      	movs	r3, #16
 80134c4:	e00a      	b.n	80134dc <_strtoul_l.isra.0+0x54>
 80134c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80134c8:	bf04      	itt	eq
 80134ca:	782c      	ldrbeq	r4, [r5, #0]
 80134cc:	1c85      	addeq	r5, r0, #2
 80134ce:	e7ec      	b.n	80134aa <_strtoul_l.isra.0+0x22>
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d1f6      	bne.n	80134c2 <_strtoul_l.isra.0+0x3a>
 80134d4:	2c30      	cmp	r4, #48	@ 0x30
 80134d6:	bf14      	ite	ne
 80134d8:	230a      	movne	r3, #10
 80134da:	2308      	moveq	r3, #8
 80134dc:	f04f 38ff 	mov.w	r8, #4294967295
 80134e0:	fbb8 f8f3 	udiv	r8, r8, r3
 80134e4:	2600      	movs	r6, #0
 80134e6:	fb03 f908 	mul.w	r9, r3, r8
 80134ea:	4630      	mov	r0, r6
 80134ec:	ea6f 0909 	mvn.w	r9, r9
 80134f0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80134f4:	f1bc 0f09 	cmp.w	ip, #9
 80134f8:	d810      	bhi.n	801351c <_strtoul_l.isra.0+0x94>
 80134fa:	4664      	mov	r4, ip
 80134fc:	42a3      	cmp	r3, r4
 80134fe:	dd1e      	ble.n	801353e <_strtoul_l.isra.0+0xb6>
 8013500:	f1b6 3fff 	cmp.w	r6, #4294967295
 8013504:	d007      	beq.n	8013516 <_strtoul_l.isra.0+0x8e>
 8013506:	4580      	cmp	r8, r0
 8013508:	d316      	bcc.n	8013538 <_strtoul_l.isra.0+0xb0>
 801350a:	d101      	bne.n	8013510 <_strtoul_l.isra.0+0x88>
 801350c:	45a1      	cmp	r9, r4
 801350e:	db13      	blt.n	8013538 <_strtoul_l.isra.0+0xb0>
 8013510:	2601      	movs	r6, #1
 8013512:	fb00 4003 	mla	r0, r0, r3, r4
 8013516:	f815 4b01 	ldrb.w	r4, [r5], #1
 801351a:	e7e9      	b.n	80134f0 <_strtoul_l.isra.0+0x68>
 801351c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013520:	f1bc 0f19 	cmp.w	ip, #25
 8013524:	d801      	bhi.n	801352a <_strtoul_l.isra.0+0xa2>
 8013526:	3c37      	subs	r4, #55	@ 0x37
 8013528:	e7e8      	b.n	80134fc <_strtoul_l.isra.0+0x74>
 801352a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801352e:	f1bc 0f19 	cmp.w	ip, #25
 8013532:	d804      	bhi.n	801353e <_strtoul_l.isra.0+0xb6>
 8013534:	3c57      	subs	r4, #87	@ 0x57
 8013536:	e7e1      	b.n	80134fc <_strtoul_l.isra.0+0x74>
 8013538:	f04f 36ff 	mov.w	r6, #4294967295
 801353c:	e7eb      	b.n	8013516 <_strtoul_l.isra.0+0x8e>
 801353e:	1c73      	adds	r3, r6, #1
 8013540:	d106      	bne.n	8013550 <_strtoul_l.isra.0+0xc8>
 8013542:	2322      	movs	r3, #34	@ 0x22
 8013544:	4630      	mov	r0, r6
 8013546:	f8ce 3000 	str.w	r3, [lr]
 801354a:	b932      	cbnz	r2, 801355a <_strtoul_l.isra.0+0xd2>
 801354c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013550:	b107      	cbz	r7, 8013554 <_strtoul_l.isra.0+0xcc>
 8013552:	4240      	negs	r0, r0
 8013554:	2a00      	cmp	r2, #0
 8013556:	d0f9      	beq.n	801354c <_strtoul_l.isra.0+0xc4>
 8013558:	b106      	cbz	r6, 801355c <_strtoul_l.isra.0+0xd4>
 801355a:	1e69      	subs	r1, r5, #1
 801355c:	6011      	str	r1, [r2, #0]
 801355e:	e7f5      	b.n	801354c <_strtoul_l.isra.0+0xc4>
 8013560:	08013d61 	.word	0x08013d61

08013564 <_strtoul_r>:
 8013564:	f7ff bf90 	b.w	8013488 <_strtoul_l.isra.0>

08013568 <strtoul_l>:
 8013568:	4613      	mov	r3, r2
 801356a:	460a      	mov	r2, r1
 801356c:	4601      	mov	r1, r0
 801356e:	4802      	ldr	r0, [pc, #8]	@ (8013578 <strtoul_l+0x10>)
 8013570:	6800      	ldr	r0, [r0, #0]
 8013572:	f7ff bf89 	b.w	8013488 <_strtoul_l.isra.0>
 8013576:	bf00      	nop
 8013578:	20000194 	.word	0x20000194

0801357c <strtoul>:
 801357c:	4613      	mov	r3, r2
 801357e:	460a      	mov	r2, r1
 8013580:	4601      	mov	r1, r0
 8013582:	4802      	ldr	r0, [pc, #8]	@ (801358c <strtoul+0x10>)
 8013584:	6800      	ldr	r0, [r0, #0]
 8013586:	f7ff bf7f 	b.w	8013488 <_strtoul_l.isra.0>
 801358a:	bf00      	nop
 801358c:	20000194 	.word	0x20000194

08013590 <_fiprintf_r>:
 8013590:	b40c      	push	{r2, r3}
 8013592:	b507      	push	{r0, r1, r2, lr}
 8013594:	ab04      	add	r3, sp, #16
 8013596:	f853 2b04 	ldr.w	r2, [r3], #4
 801359a:	9301      	str	r3, [sp, #4]
 801359c:	f7ff f8f2 	bl	8012784 <_vfiprintf_r>
 80135a0:	b003      	add	sp, #12
 80135a2:	f85d eb04 	ldr.w	lr, [sp], #4
 80135a6:	b002      	add	sp, #8
 80135a8:	4770      	bx	lr
	...

080135ac <fiprintf>:
 80135ac:	b40e      	push	{r1, r2, r3}
 80135ae:	b503      	push	{r0, r1, lr}
 80135b0:	4601      	mov	r1, r0
 80135b2:	ab03      	add	r3, sp, #12
 80135b4:	4805      	ldr	r0, [pc, #20]	@ (80135cc <fiprintf+0x20>)
 80135b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80135ba:	6800      	ldr	r0, [r0, #0]
 80135bc:	9301      	str	r3, [sp, #4]
 80135be:	f7ff f8e1 	bl	8012784 <_vfiprintf_r>
 80135c2:	b002      	add	sp, #8
 80135c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80135c8:	b003      	add	sp, #12
 80135ca:	4770      	bx	lr
 80135cc:	20000194 	.word	0x20000194

080135d0 <abort>:
 80135d0:	2006      	movs	r0, #6
 80135d2:	b508      	push	{r3, lr}
 80135d4:	f000 f884 	bl	80136e0 <raise>
 80135d8:	2001      	movs	r0, #1
 80135da:	f7ef fd3c 	bl	8003056 <_exit>

080135de <_malloc_usable_size_r>:
 80135de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80135e2:	1f18      	subs	r0, r3, #4
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	bfbc      	itt	lt
 80135e8:	580b      	ldrlt	r3, [r1, r0]
 80135ea:	18c0      	addlt	r0, r0, r3
 80135ec:	4770      	bx	lr

080135ee <_init_signal_r>:
 80135ee:	b538      	push	{r3, r4, r5, lr}
 80135f0:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80135f2:	4604      	mov	r4, r0
 80135f4:	b955      	cbnz	r5, 801360c <_init_signal_r+0x1e>
 80135f6:	2180      	movs	r1, #128	@ 0x80
 80135f8:	f7fe f946 	bl	8011888 <_malloc_r>
 80135fc:	63e0      	str	r0, [r4, #60]	@ 0x3c
 80135fe:	b138      	cbz	r0, 8013610 <_init_signal_r+0x22>
 8013600:	1f03      	subs	r3, r0, #4
 8013602:	307c      	adds	r0, #124	@ 0x7c
 8013604:	f843 5f04 	str.w	r5, [r3, #4]!
 8013608:	4283      	cmp	r3, r0
 801360a:	d1fb      	bne.n	8013604 <_init_signal_r+0x16>
 801360c:	2000      	movs	r0, #0
 801360e:	bd38      	pop	{r3, r4, r5, pc}
 8013610:	f04f 30ff 	mov.w	r0, #4294967295
 8013614:	e7fb      	b.n	801360e <_init_signal_r+0x20>

08013616 <_signal_r>:
 8013616:	291f      	cmp	r1, #31
 8013618:	b570      	push	{r4, r5, r6, lr}
 801361a:	4604      	mov	r4, r0
 801361c:	460d      	mov	r5, r1
 801361e:	4616      	mov	r6, r2
 8013620:	d904      	bls.n	801362c <_signal_r+0x16>
 8013622:	2316      	movs	r3, #22
 8013624:	6003      	str	r3, [r0, #0]
 8013626:	f04f 30ff 	mov.w	r0, #4294967295
 801362a:	e006      	b.n	801363a <_signal_r+0x24>
 801362c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801362e:	b12b      	cbz	r3, 801363c <_signal_r+0x26>
 8013630:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8013632:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013636:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 801363a:	bd70      	pop	{r4, r5, r6, pc}
 801363c:	f7ff ffd7 	bl	80135ee <_init_signal_r>
 8013640:	2800      	cmp	r0, #0
 8013642:	d0f5      	beq.n	8013630 <_signal_r+0x1a>
 8013644:	e7ef      	b.n	8013626 <_signal_r+0x10>

08013646 <_raise_r>:
 8013646:	291f      	cmp	r1, #31
 8013648:	b538      	push	{r3, r4, r5, lr}
 801364a:	4605      	mov	r5, r0
 801364c:	460c      	mov	r4, r1
 801364e:	d904      	bls.n	801365a <_raise_r+0x14>
 8013650:	2316      	movs	r3, #22
 8013652:	6003      	str	r3, [r0, #0]
 8013654:	f04f 30ff 	mov.w	r0, #4294967295
 8013658:	bd38      	pop	{r3, r4, r5, pc}
 801365a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801365c:	b112      	cbz	r2, 8013664 <_raise_r+0x1e>
 801365e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013662:	b94b      	cbnz	r3, 8013678 <_raise_r+0x32>
 8013664:	4628      	mov	r0, r5
 8013666:	f000 f86b 	bl	8013740 <_getpid_r>
 801366a:	4622      	mov	r2, r4
 801366c:	4601      	mov	r1, r0
 801366e:	4628      	mov	r0, r5
 8013670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013674:	f000 b852 	b.w	801371c <_kill_r>
 8013678:	2b01      	cmp	r3, #1
 801367a:	d00a      	beq.n	8013692 <_raise_r+0x4c>
 801367c:	1c59      	adds	r1, r3, #1
 801367e:	d103      	bne.n	8013688 <_raise_r+0x42>
 8013680:	2316      	movs	r3, #22
 8013682:	6003      	str	r3, [r0, #0]
 8013684:	2001      	movs	r0, #1
 8013686:	e7e7      	b.n	8013658 <_raise_r+0x12>
 8013688:	2100      	movs	r1, #0
 801368a:	4620      	mov	r0, r4
 801368c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013690:	4798      	blx	r3
 8013692:	2000      	movs	r0, #0
 8013694:	e7e0      	b.n	8013658 <_raise_r+0x12>

08013696 <__sigtramp_r>:
 8013696:	291f      	cmp	r1, #31
 8013698:	b538      	push	{r3, r4, r5, lr}
 801369a:	4604      	mov	r4, r0
 801369c:	460d      	mov	r5, r1
 801369e:	d902      	bls.n	80136a6 <__sigtramp_r+0x10>
 80136a0:	f04f 30ff 	mov.w	r0, #4294967295
 80136a4:	bd38      	pop	{r3, r4, r5, pc}
 80136a6:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80136a8:	b12b      	cbz	r3, 80136b6 <__sigtramp_r+0x20>
 80136aa:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80136ac:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 80136b0:	b933      	cbnz	r3, 80136c0 <__sigtramp_r+0x2a>
 80136b2:	2001      	movs	r0, #1
 80136b4:	e7f6      	b.n	80136a4 <__sigtramp_r+0xe>
 80136b6:	f7ff ff9a 	bl	80135ee <_init_signal_r>
 80136ba:	2800      	cmp	r0, #0
 80136bc:	d0f5      	beq.n	80136aa <__sigtramp_r+0x14>
 80136be:	e7ef      	b.n	80136a0 <__sigtramp_r+0xa>
 80136c0:	1c59      	adds	r1, r3, #1
 80136c2:	d008      	beq.n	80136d6 <__sigtramp_r+0x40>
 80136c4:	2b01      	cmp	r3, #1
 80136c6:	d008      	beq.n	80136da <__sigtramp_r+0x44>
 80136c8:	2400      	movs	r4, #0
 80136ca:	4628      	mov	r0, r5
 80136cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80136d0:	4798      	blx	r3
 80136d2:	4620      	mov	r0, r4
 80136d4:	e7e6      	b.n	80136a4 <__sigtramp_r+0xe>
 80136d6:	2002      	movs	r0, #2
 80136d8:	e7e4      	b.n	80136a4 <__sigtramp_r+0xe>
 80136da:	2003      	movs	r0, #3
 80136dc:	e7e2      	b.n	80136a4 <__sigtramp_r+0xe>
	...

080136e0 <raise>:
 80136e0:	4b02      	ldr	r3, [pc, #8]	@ (80136ec <raise+0xc>)
 80136e2:	4601      	mov	r1, r0
 80136e4:	6818      	ldr	r0, [r3, #0]
 80136e6:	f7ff bfae 	b.w	8013646 <_raise_r>
 80136ea:	bf00      	nop
 80136ec:	20000194 	.word	0x20000194

080136f0 <signal>:
 80136f0:	4b02      	ldr	r3, [pc, #8]	@ (80136fc <signal+0xc>)
 80136f2:	460a      	mov	r2, r1
 80136f4:	4601      	mov	r1, r0
 80136f6:	6818      	ldr	r0, [r3, #0]
 80136f8:	f7ff bf8d 	b.w	8013616 <_signal_r>
 80136fc:	20000194 	.word	0x20000194

08013700 <_init_signal>:
 8013700:	4b01      	ldr	r3, [pc, #4]	@ (8013708 <_init_signal+0x8>)
 8013702:	6818      	ldr	r0, [r3, #0]
 8013704:	f7ff bf73 	b.w	80135ee <_init_signal_r>
 8013708:	20000194 	.word	0x20000194

0801370c <__sigtramp>:
 801370c:	4b02      	ldr	r3, [pc, #8]	@ (8013718 <__sigtramp+0xc>)
 801370e:	4601      	mov	r1, r0
 8013710:	6818      	ldr	r0, [r3, #0]
 8013712:	f7ff bfc0 	b.w	8013696 <__sigtramp_r>
 8013716:	bf00      	nop
 8013718:	20000194 	.word	0x20000194

0801371c <_kill_r>:
 801371c:	b538      	push	{r3, r4, r5, lr}
 801371e:	2300      	movs	r3, #0
 8013720:	4d06      	ldr	r5, [pc, #24]	@ (801373c <_kill_r+0x20>)
 8013722:	4604      	mov	r4, r0
 8013724:	4608      	mov	r0, r1
 8013726:	4611      	mov	r1, r2
 8013728:	602b      	str	r3, [r5, #0]
 801372a:	f7ef fc8c 	bl	8003046 <_kill>
 801372e:	1c43      	adds	r3, r0, #1
 8013730:	d102      	bne.n	8013738 <_kill_r+0x1c>
 8013732:	682b      	ldr	r3, [r5, #0]
 8013734:	b103      	cbz	r3, 8013738 <_kill_r+0x1c>
 8013736:	6023      	str	r3, [r4, #0]
 8013738:	bd38      	pop	{r3, r4, r5, pc}
 801373a:	bf00      	nop
 801373c:	20000880 	.word	0x20000880

08013740 <_getpid_r>:
 8013740:	f7ef bc7f 	b.w	8003042 <_getpid>

08013744 <__EH_FRAME_BEGIN__>:
 8013744:	0010 0000 0000 0000 7a01 0052 7c02 010e     .........zR..|..
 8013754:	0c1b 000d 0010 0000 0018 0000 cb6c fffe     ............l...
 8013764:	0010 0000 0000 0000                         ........

0801376c <__FRAME_END__>:
 801376c:	0000 0000                                   ....

08013770 <_init>:
 8013770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013772:	bf00      	nop
 8013774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013776:	bc08      	pop	{r3}
 8013778:	469e      	mov	lr, r3
 801377a:	4770      	bx	lr

0801377c <_fini>:
 801377c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801377e:	bf00      	nop
 8013780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013782:	bc08      	pop	{r3}
 8013784:	469e      	mov	lr, r3
 8013786:	4770      	bx	lr
