Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 16:57:05 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_dijkstra_ram_wrapper_timing_summary_routed.rpt -pb design_dijkstra_ram_wrapper_timing_summary_routed.pb -rpx design_dijkstra_ram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_dijkstra_ram_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.724        0.000                      0                 2900        0.043        0.000                      0                 2900        9.020        0.000                       0                  1379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.724        0.000                      0                 2849        0.043        0.000                      0                 2849        9.020        0.000                       0                  1379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.591        0.000                      0                   51        1.451        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 2.181ns (21.777%)  route 7.834ns (78.223%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.890    12.833    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.957 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[24][0]_i_1/O
                         net (fo=1, routed)           0.000    12.957    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[24][0]_0
    SLICE_X36Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.464    22.643    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[24][0]/C
                         clock pessimism              0.263    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.077    22.681    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[24][0]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  9.724    

Slack (MET) :             9.730ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 2.181ns (21.785%)  route 7.830ns (78.215%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.886    12.829    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.953 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    12.953    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[28][0]_0
    SLICE_X36Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.464    22.643    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[28][0]/C
                         clock pessimism              0.263    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.079    22.683    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  9.730    

Slack (MET) :             9.731ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 2.181ns (21.783%)  route 7.831ns (78.217%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.887    12.830    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.954 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    12.954    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][0]_0
    SLICE_X36Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.464    22.643    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][0]/C
                         clock pessimism              0.263    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.081    22.685    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         22.685    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  9.731    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 2.181ns (22.154%)  route 7.664ns (77.846%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.720    12.663    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.787 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    12.787    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]_0
    SLICE_X40Y75         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.462    22.641    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X40Y75         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]/C
                         clock pessimism              0.229    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.029    22.597    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.815ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 2.181ns (22.161%)  route 7.661ns (77.839%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.717    12.660    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.784 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    12.784    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[22][0]_0
    SLICE_X40Y75         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.462    22.641    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X40Y75         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[22][0]/C
                         clock pessimism              0.229    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.031    22.599    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  9.815    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 2.181ns (22.161%)  route 7.660ns (77.839%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.717    12.659    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.783 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    12.783    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[23][0]_0
    SLICE_X40Y75         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.462    22.641    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X40Y75         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[23][0]/C
                         clock pessimism              0.229    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.031    22.599    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.819ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 2.181ns (22.162%)  route 7.660ns (77.838%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.716    12.659    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X40Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.783 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[17][0]_i_1/O
                         net (fo=1, routed)           0.000    12.783    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[17][0]_0
    SLICE_X40Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.464    22.643    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[17][0]/C
                         clock pessimism              0.229    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.032    22.602    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[17][0]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  9.819    

Slack (MET) :             9.821ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 2.181ns (22.169%)  route 7.657ns (77.831%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.713    12.656    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.780 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    12.780    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[18][0]_0
    SLICE_X40Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.464    22.643    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[18][0]/C
                         clock pessimism              0.229    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.031    22.601    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         22.601    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  9.821    

Slack (MET) :             9.843ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 2.181ns (22.036%)  route 7.717ns (77.964%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.725     8.008    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][4]_i_2/O
                         net (fo=81, routed)          2.238    10.370    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[9]_i_3_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.494 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12/O
                         net (fo=1, routed)           0.000    10.494    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[16][0]_i_12_n_0
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.711 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6/O
                         net (fo=1, routed)           0.000    10.711    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_6_n_0
    SLICE_X39Y76         MUXF8 (Prop_muxf8_I1_O)      0.094    10.805 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][0]_i_3/O
                         net (fo=1, routed)           0.822    11.627    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][0]
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.316    11.943 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][0]_i_1/O
                         net (fo=32, routed)          0.773    12.716    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.840 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    12.840    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]_0
    SLICE_X38Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.464    22.643    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X38Y76         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]/C
                         clock pessimism              0.263    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.079    22.683    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  9.843    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 2.146ns (21.860%)  route 7.671ns (78.140%))
  Logic Levels:           9  (LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.648     2.942    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/Q
                         net (fo=34, routed)          1.051     4.449    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.601 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.840     5.441    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.326     5.767 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_12/O
                         net (fo=1, routed)           0.598     6.365    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_3_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.489 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/memory_ram[30][9]_i_10/O
                         net (fo=1, routed)           0.670     7.159    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[30][9]_1
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_3/O
                         net (fo=18, routed)          0.662     7.946    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][9]_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_6/O
                         net (fo=317, routed)         2.211    10.281    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/UP_addr_ram[2]
    SLICE_X37Y78         MUXF7 (Prop_muxf7_S_O)       0.296    10.577 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][2]_i_5/O
                         net (fo=1, routed)           0.000    10.577    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][2]_i_5_n_0
    SLICE_X37Y78         MUXF8 (Prop_muxf8_I0_O)      0.104    10.681 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[16][2]_i_3/O
                         net (fo=1, routed)           0.613    11.294    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram_reg[16][2]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.316    11.610 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[16][2]_i_1/O
                         net (fo=32, routed)          1.025    12.635    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data0[2]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.759 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][2]_i_1/O
                         net (fo=1, routed)           0.000    12.759    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][2]_0
    SLICE_X35Y78         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.468    22.647    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X35Y78         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][2]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X35Y78         FDRE (Setup_fdre_C_D)        0.032    22.606    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][2]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  9.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.554     0.890    design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y86         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.147    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y86         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y86         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/RAM_Controller_0/U0/din_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.871%)  route 0.269ns (62.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.551     0.887    design_dijkstra_ram_i/RAM_Controller_0/U0/clk
    SLICE_X36Y83         FDRE                                         r  design_dijkstra_ram_i/RAM_Controller_0/U0/din_ram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_dijkstra_ram_i/RAM_Controller_0/U0/din_ram_reg[4]/Q
                         net (fo=1, routed)           0.269     1.320    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.858     1.224    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.960    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.256    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.577     0.913    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y97         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.187    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y96         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.844     1.210    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.576     0.912    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.104     1.144    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y93         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.844     1.210    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.556     0.892    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.054     1.087    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[27]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.132 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.132    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X32Y89         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.823     1.189    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.121     1.026    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.551     0.887    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y81         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.054     1.082    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.127 r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.127    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y81         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.816     1.182    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.121     1.021    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.212ns (50.372%)  route 0.209ns (49.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.656     0.992    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.209     1.365    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.413 r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.413    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[26]
    SLICE_X26Y99         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.844     1.210    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.659     0.995    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.325    design_dijkstra_ram_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.885     1.251    design_dijkstra_ram_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_dijkstra_ram_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.576     0.912    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.100     1.153    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y93         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.844     1.210    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.037    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.572     0.908    design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y85         FDRE                                         r  design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_dijkstra_ram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.117     1.166    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X26Y86         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.838     1.204    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    design_dijkstra_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y87    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y87    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y88    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y88    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y88    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/cpt_ram_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y86    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y88    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y88    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y89    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y89    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y86    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y88    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y88    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y96    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y98    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y96    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y96    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y96    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y97    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y97    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93    design_dijkstra_ram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.591ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.668ns (12.982%)  route 4.477ns (87.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.634     8.283    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_1
    SLICE_X44Y89         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.476    22.655    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.607    21.875    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 13.591    

Slack (MET) :             13.591ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.668ns (12.982%)  route 4.477ns (87.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.634     8.283    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_1
    SLICE_X44Y89         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.476    22.655    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.607    21.875    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 13.591    

Slack (MET) :             13.591ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.668ns (12.982%)  route 4.477ns (87.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.634     8.283    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_1
    SLICE_X44Y89         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.476    22.655    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.607    21.875    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 13.591    

Slack (MET) :             13.591ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.668ns (12.982%)  route 4.477ns (87.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.634     8.283    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_1
    SLICE_X44Y89         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.476    22.655    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.607    21.875    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 13.591    

Slack (MET) :             13.596ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.668ns (12.993%)  route 4.473ns (87.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.630     8.279    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[1]_1
    SLICE_X45Y89         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.476    22.655    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/s00_axi_aclk
    SLICE_X45Y89         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.129    22.784    
                         clock uncertainty           -0.302    22.482    
    SLICE_X45Y89         FDCE (Recov_fdce_C_CLR)     -0.607    21.875    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 13.596    

Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.668ns (13.671%)  route 4.218ns (86.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.375     8.024    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[0]_0
    SLICE_X39Y83         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.472    22.651    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/s00_axi_aclk
    SLICE_X39Y83         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[0]/C
                         clock pessimism              0.129    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.607    21.871    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.871    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                 13.847    

Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.668ns (13.671%)  route 4.218ns (86.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.375     8.024    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[0]_0
    SLICE_X39Y83         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.472    22.651    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/s00_axi_aclk
    SLICE_X39Y83         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[1]/C
                         clock pessimism              0.129    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.607    21.871    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur2_0/comp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         21.871    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                 13.847    

Slack (MET) :             13.877ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.668ns (13.755%)  route 4.189ns (86.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.345     7.995    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]_1
    SLICE_X44Y86         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.473    22.652    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/s00_axi_aclk
    SLICE_X44Y86         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X44Y86         FDCE (Recov_fdce_C_CLR)     -0.607    21.872    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 13.877    

Slack (MET) :             13.877ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.668ns (13.755%)  route 4.189ns (86.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.345     7.995    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]_1
    SLICE_X44Y86         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.473    22.652    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/s00_axi_aclk
    SLICE_X44Y86         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[1]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X44Y86         FDCE (Recov_fdce_C_CLR)     -0.607    21.872    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 13.877    

Slack (MET) :             14.025ns  (required time - arrival time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.668ns (14.188%)  route 4.040ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.844     3.138    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.843     4.499    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.150     4.649 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         3.197     7.846    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[0]_1
    SLICE_X44Y85         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        1.473    22.652    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/s00_axi_aclk
    SLICE_X44Y85         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[2]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X44Y85         FDCE (Recov_fdce_C_CLR)     -0.607    21.872    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/comparateur1_0/comp_out_reg[2]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 14.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.206ns (13.748%)  route 1.292ns (86.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         0.995     2.473    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X36Y87         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.129     1.022    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.206ns (13.748%)  route 1.292ns (86.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         0.995     2.473    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X36Y87         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.129     1.022    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.206ns (13.748%)  route 1.292ns (86.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         0.995     2.473    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X36Y87         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.129     1.022    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.206ns (13.748%)  route 1.292ns (86.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         0.995     2.473    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X37Y87         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.154     0.997    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.206ns (13.748%)  route 1.292ns (86.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         0.995     2.473    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X37Y87         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.154     0.997    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_end_node_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.206ns (12.688%)  route 1.418ns (87.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         1.120     2.599    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X38Y85         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.819     1.185    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.129     1.021    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.206ns (12.688%)  route 1.418ns (87.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         1.120     2.599    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X38Y85         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.819     1.185    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.129     1.021    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.206ns (12.688%)  route 1.418ns (87.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         1.120     2.599    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X38Y85         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.819     1.185    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.129     1.021    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.206ns (12.688%)  route 1.418ns (87.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         1.120     2.599    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X38Y85         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.819     1.185    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.129     1.021    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s_start_node_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.206ns (12.791%)  route 1.405ns (87.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.639     0.975    design_dijkstra_ram_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_dijkstra_ram_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.297     1.436    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.478 f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/axi_awready_i_1/O
                         net (fo=190, routed)         1.107     2.586    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aresetn_0
    SLICE_X39Y87         FDCE                                         f  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dijkstra_ram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dijkstra_ram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dijkstra_ram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1379, routed)        0.820     1.186    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X39Y87         FDCE                                         r  design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X39Y87         FDCE (Remov_fdce_C_CLR)     -0.154     0.997    design_dijkstra_ram_i/Dijkstra_algorithm_0/U0/Dijkstra_algorithm_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.589    





