{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697801757504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697801757504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 17:05:57 2023 " "Processing started: Fri Oct 20 17:05:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697801757504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697801757504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selmon_Bhoi -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selmon_Bhoi -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697801757504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697801757818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697801757818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Struct " "Found design unit 1: Testbench-Struct" {  } { { "Testbench.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697801764202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697801764202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697801764202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Traffic-bhv " "Found design unit 1: Traffic-bhv" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697801764202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Traffic " "Found entity 1: Traffic" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697801764202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697801764202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-bhv " "Found design unit 1: clock_divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697801764202 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697801764202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697801764202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic " "Elaborating entity \"Traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697801764218 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds Traffic.vhd(45) " "VHDL Process Statement warning at Traffic.vhd(45): inferring latch(es) for signal or variable \"leds\", which holds its previous value in one or more paths through the process" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Traffic.vhd(45) " "VHDL Process Statement warning at Traffic.vhd(45): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 Traffic.vhd(45) " "Inferred latch for \"next_state.s8\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 Traffic.vhd(45) " "Inferred latch for \"next_state.s7\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 Traffic.vhd(45) " "Inferred latch for \"next_state.s6\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 Traffic.vhd(45) " "Inferred latch for \"next_state.s5\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 Traffic.vhd(45) " "Inferred latch for \"next_state.s4\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 Traffic.vhd(45) " "Inferred latch for \"next_state.s3\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 Traffic.vhd(45) " "Inferred latch for \"next_state.s2\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 Traffic.vhd(45) " "Inferred latch for \"next_state.s1\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] Traffic.vhd(45) " "Inferred latch for \"leds\[0\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] Traffic.vhd(45) " "Inferred latch for \"leds\[1\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] Traffic.vhd(45) " "Inferred latch for \"leds\[2\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] Traffic.vhd(45) " "Inferred latch for \"leds\[3\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] Traffic.vhd(45) " "Inferred latch for \"leds\[4\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] Traffic.vhd(45) " "Inferred latch for \"leds\[5\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] Traffic.vhd(45) " "Inferred latch for \"leds\[6\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\] Traffic.vhd(45) " "Inferred latch for \"leds\[7\]\" at Traffic.vhd(45)" {  } { { "Traffic.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764218 "|Traffic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk1\"" {  } { { "Traffic.vhd" "clk1" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Traffic.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697801764234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Clock_Divider.vhd(21) " "VHDL Process Statement warning at Clock_Divider.vhd(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output Clock_Divider.vhd(25) " "VHDL Process Statement warning at Clock_Divider.vhd(25): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Clock_Divider.vhd(27) " "VHDL Process Statement warning at Clock_Divider.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n Clock_Divider.vhd(27) " "VHDL Process Statement warning at Clock_Divider.vhd(27): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output Clock_Divider.vhd(28) " "VHDL Process Statement warning at Clock_Divider.vhd(28): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Clock_Divider.vhd(15) " "VHDL Process Statement warning at Clock_Divider.vhd(15): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output Clock_Divider.vhd(15) " "Inferred latch for \"output\" at Clock_Divider.vhd(15)" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/anupa/OneDrive - Indian Institute of Technology Bombay/Desktop/IIT LECTURES/Year 2/EE 214/Week_9_Friday/Lab Codes/Clock_Divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1697801764234 "|Traffic|clock_divider:clk1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697801764297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 17:06:04 2023 " "Processing ended: Fri Oct 20 17:06:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697801764297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697801764297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697801764297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697801764297 ""}
