{"ast":null,"code":"var _jsxFileName = \"C:\\\\Users\\\\omdag\\\\OneDrive\\\\Desktop\\\\gfg\\\\client\\\\src\\\\pages\\\\Resources.jsx\",\n  _s = $RefreshSig$();\nimport React, { useState } from 'react';\nimport { Box, Typography, Grid, Paper, Tabs, Tab, Card, CardContent, CardActions, Button, Divider, List, ListItem, ListItemIcon, ListItemText, TextField, InputAdornment, Chip } from '@mui/material';\nimport { MenuBook, Code, YouTube, School, Search, FilterList, ImportContacts, Laptop, Link as LinkIcon, DesignServices, Assignment } from '@mui/icons-material';\nimport { jsxDEV as _jsxDEV } from \"react/jsx-dev-runtime\";\nconst Resources = () => {\n  _s();\n  const [tabValue, setTabValue] = useState(0);\n  const [searchQuery, setSearchQuery] = useState('');\n  const [categoryFilter, setCategoryFilter] = useState('All');\n  const handleTabChange = (event, newValue) => {\n    setTabValue(newValue);\n  };\n\n  // Resource categories\n  const categories = ['All', 'Books', 'Tools', 'Videos', 'Courses', 'Papers', 'Communities'];\n\n  // Resources data\n  const resources = [\n  // Books\n  {\n    id: 1,\n    title: \"Digital Design and Computer Architecture: RISC-V Edition\",\n    author: \"Sarah Harris, David Harris\",\n    description: \"Comprehensive textbook covering digital design principles and RISC-V architecture implementation.\",\n    link: \"https://www.amazon.com/Digital-Design-Computer-Architecture-RISC-V/dp/0128200642\",\n    category: \"Books\",\n    tags: [\"Digital Design\", \"RISC-V\", \"Computer Architecture\"],\n    featured: true,\n    image: \"https://m.media-amazon.com/images/I/61VxRkAZ1xL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 2,\n    title: \"SystemVerilog for Verification: A Guide to Learning the Testbench Language Features\",\n    author: \"Chris Spear, Greg Tumbush\",\n    description: \"In-depth coverage of SystemVerilog for hardware verification, including object-oriented programming concepts and testbench architecture.\",\n    link: \"https://www.amazon.com/SystemVerilog-Verification-Learning-Testbench-Features/dp/1461407141\",\n    category: \"Books\",\n    tags: [\"SystemVerilog\", \"Verification\", \"Testbench\"],\n    featured: true,\n    image: \"https://m.media-amazon.com/images/I/71Cz0mKJ4AL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 3,\n    title: \"CMOS VLSI Design: A Circuits and Systems Perspective\",\n    author: \"Neil Weste, David Harris\",\n    description: \"Essential textbook covering CMOS circuit design principles, layout, and system-level considerations.\",\n    link: \"https://www.amazon.com/CMOS-VLSI-Design-Circuits-Perspective/dp/0321547748\",\n    category: \"Books\",\n    tags: [\"CMOS\", \"VLSI\", \"Circuit Design\"],\n    featured: false,\n    image: \"https://m.media-amazon.com/images/I/51v+9yKvBFL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 4,\n    title: \"Verilog HDL: A Guide to Digital Design and Synthesis\",\n    author: \"Samir Palnitkar\",\n    description: \"Comprehensive guide to Verilog HDL for digital design, covering language constructs, modeling techniques, and synthesis.\",\n    link: \"https://www.amazon.com/Verilog-HDL-Synthesis-Synopsys-Primer/dp/0134516753\",\n    category: \"Books\",\n    tags: [\"Verilog\", \"HDL\", \"Synthesis\"],\n    featured: false,\n    image: \"https://m.media-amazon.com/images/I/51+ZWdZnYmL._AC_UF1000,1000_QL80_.jpg\"\n  }, {\n    id: 5,\n    title: \"Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime\",\n    author: \"Himanshu Bhatnagar\",\n    description: \"Practical guide to ASIC design flow using industry-standard tools for synthesis and timing analysis.\",\n    link: \"https://www.amazon.com/Advanced-ASIC-Chip-Synthesis-PrimeTime/dp/1461360102\",\n    category: \"Books\",\n    tags: [\"ASIC\", \"Synthesis\", \"Timing Analysis\"],\n    featured: false,\n    image: \"https://m.media-amazon.com/images/I/41Nrs-HYNfL._AC_UF1000,1000_QL80_.jpg\"\n  },\n  // Tools\n  {\n    id: 6,\n    title: \"Xilinx Vivado Design Suite\",\n    author: \"Xilinx\",\n    description: \"Industry-standard FPGA design tool for RTL development, synthesis, implementation, and verification.\",\n    link: \"https://www.xilinx.com/products/design-tools/vivado.html\",\n    category: \"Tools\",\n    tags: [\"FPGA\", \"Synthesis\", \"Implementation\"],\n    featured: true,\n    image: \"https://www.xilinx.com/content/dam/xilinx/imgs/products/vivado/vivado-ml/vivado-heroblock-vivado-design-suite.jpg\"\n  }, {\n    id: 7,\n    title: \"ModelSim FPGA Edition\",\n    author: \"Mentor Graphics\",\n    description: \"Popular HDL simulator for Verilog and VHDL design verification.\",\n    link: \"https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html\",\n    category: \"Tools\",\n    tags: [\"Simulation\", \"Verification\", \"FPGA\"],\n    featured: false,\n    image: \"https://cdn.shopify.com/s/files/1/0063/7264/9232/files/modelsim_alt_2.jpg\"\n  }, {\n    id: 8,\n    title: \"Synopsys Design Compiler\",\n    author: \"Synopsys\",\n    description: \"Industry-leading logic synthesis tool for transforming RTL into optimized gate-level netlists.\",\n    link: \"https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/design-compiler-graphical.html\",\n    category: \"Tools\",\n    tags: [\"Synthesis\", \"ASIC\", \"Optimization\"],\n    featured: true,\n    image: \"https://www.synopsys.com/content/dam/synopsys/implementation/products/design-compiler-graphical-lrg.jpg.imgw.850.x.jpg\"\n  }, {\n    id: 9,\n    title: \"Cadence Innovus Implementation System\",\n    author: \"Cadence\",\n    description: \"Advanced physical implementation tool for digital SoC designs with focus on power, performance, and area optimization.\",\n    link: \"https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html\",\n    category: \"Tools\",\n    tags: [\"Physical Design\", \"Place & Route\", \"Timing\"],\n    featured: false,\n    image: \"https://www.cadence.com/content/dam/cadence-www/global/en_US/images/tools/digital-design-signoff/soc-implementation-floorplanning/innovus-implementation-system-flow-diag-1000x574.jpg\"\n  }, {\n    id: 10,\n    title: \"Synopsys VCS\",\n    author: \"Synopsys\",\n    description: \"High-performance simulator for Verilog, SystemVerilog, VHDL, and mixed-language designs.\",\n    link: \"https://www.synopsys.com/verification/simulation/vcs.html\",\n    category: \"Tools\",\n    tags: [\"Simulation\", \"Verification\", \"UVM\"],\n    featured: false,\n    image: \"https://www.synopsys.com/content/dam/synopsys/verification/images/vcs-functional-verification-lrg.jpg.imgw.850.x.jpg\"\n  },\n  // Videos\n  {\n    id: 11,\n    title: \"Digital Design with Verilog\",\n    author: \"NPTEL\",\n    description: \"Comprehensive course on digital design using Verilog HDL from basic concepts to advanced designs.\",\n    link: \"https://www.youtube.com/playlist?list=PLJ5C_6qdAvBGKh_GssdOLz5SSGwU__3Hh\",\n    category: \"Videos\",\n    tags: [\"Verilog\", \"Digital Design\", \"HDL\"],\n    featured: true,\n    image: \"https://i.ytimg.com/vi/AdL1YD5YKPE/maxresdefault.jpg\"\n  }, {\n    id: 12,\n    title: \"SystemVerilog for Verification\",\n    author: \"Verification Guide\",\n    description: \"Tutorial series on SystemVerilog for hardware verification, covering OOP concepts, testbench architecture, and advanced features.\",\n    link: \"https://www.youtube.com/playlist?list=PLxqLblRbXVJ5Qf4lN6v1wL5pJES5bYpMY\",\n    category: \"Videos\",\n    tags: [\"SystemVerilog\", \"Verification\", \"UVM\"],\n    featured: false,\n    image: \"https://i.ytimg.com/vi/XwqRGH8lU8Y/maxresdefault.jpg\"\n  }, {\n    id: 13,\n    title: \"RISC-V CPU Design\",\n    author: \"Onur Mutlu\",\n    description: \"Comprehensive lectures on CPU architecture and RISC-V processor design from basic concepts to implementation.\",\n    link: \"https://www.youtube.com/playlist?list=PL5Q2soXY2Zi-EXLVgkrbIQrkrISBxCBCY\",\n    category: \"Videos\",\n    tags: [\"RISC-V\", \"Processor Design\", \"Architecture\"],\n    featured: true,\n    image: \"https://i.ytimg.com/vi/VeSfoGMPMXA/maxresdefault.jpg\"\n  },\n  // Courses\n  {\n    id: 14,\n    title: \"VLSI CAD: Logic to Layout\",\n    author: \"University of Illinois\",\n    description: \"A comprehensive course on VLSI design flow from logic synthesis to physical design and layout.\",\n    link: \"https://www.coursera.org/learn/vlsi-cad-logic\",\n    category: \"Courses\",\n    tags: [\"VLSI\", \"CAD\", \"Physical Design\"],\n    featured: true,\n    image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/9f/db9190395b11e7b1a42d9b867d5cd0/Logo.png\"\n  }, {\n    id: 15,\n    title: \"Hardware Description Languages for FPGA Design\",\n    author: \"University of Colorado Boulder\",\n    description: \"Course covering HDL design for FPGAs, including Verilog and VHDL implementation techniques.\",\n    link: \"https://www.coursera.org/learn/fpga-hardware-description-languages\",\n    category: \"Courses\",\n    tags: [\"HDL\", \"FPGA\", \"Verilog\"],\n    featured: false,\n    image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/b9/cb08005d9e11e8b49a57c74a21e35b/FPGA_Hardware_Description_Languages.jpg\"\n  }, {\n    id: 16,\n    title: \"Functional Hardware Verification\",\n    author: \"EDA Playground\",\n    description: \"Practical course on SystemVerilog and UVM for functional verification of digital designs.\",\n    link: \"https://www.edaplayground.com/\",\n    category: \"Courses\",\n    tags: [\"Verification\", \"SystemVerilog\", \"UVM\"],\n    featured: false,\n    image: \"https://invent.edaplayground.com/img/gallery/thumbnail/challenge.jpg\"\n  },\n  // Papers\n  {\n    id: 17,\n    title: \"The RISC-V Instruction Set Manual\",\n    author: \"RISC-V Foundation\",\n    description: \"Official specification of the RISC-V instruction set architecture, covering the base and standard extension instruction sets.\",\n    link: \"https://riscv.org/technical/specifications/\",\n    category: \"Papers\",\n    tags: [\"RISC-V\", \"ISA\", \"Specification\"],\n    featured: true,\n    image: \"https://raw.githubusercontent.com/riscv/riscv-marketing/main/risc-v-logo-horizontal-color.png\"\n  }, {\n    id: 18,\n    title: \"A Survey of Architectural Approaches for Data Compression in Cache and Main Memory Systems\",\n    author: \"Sparsh Mittal, Jeffrey S. Vetter\",\n    description: \"Comprehensive survey of memory compression techniques in modern computer architectures.\",\n    link: \"https://ieeexplore.ieee.org/document/7556912\",\n    category: \"Papers\",\n    tags: [\"Memory Systems\", \"Compression\", \"Architecture\"],\n    featured: false,\n    image: \"https://institute.ieee.org/wp-content/uploads/2019/05/ieee-logo-2.png\"\n  }, {\n    id: 19,\n    title: \"A Survey Of Techniques for Architecting and Managing Asymmetric DRAM Cache\",\n    author: \"Sparsh Mittal\",\n    description: \"Survey of DRAM cache architecture techniques for improving memory system performance.\",\n    link: \"https://arxiv.org/abs/1607.04508\",\n    category: \"Papers\",\n    tags: [\"DRAM\", \"Cache\", \"Memory Systems\"],\n    featured: false,\n    image: \"https://upload.wikimedia.org/wikipedia/commons/thumb/a/a8/ArXiv_web.svg/1200px-ArXiv_web.svg.png\"\n  },\n  // Communities\n  {\n    id: 20,\n    title: \"r/FPGA\",\n    author: \"Reddit\",\n    description: \"Active community for FPGA designers, students, and hobbyists to discuss projects, tools, and techniques.\",\n    link: \"https://www.reddit.com/r/FPGA/\",\n    category: \"Communities\",\n    tags: [\"FPGA\", \"Community\", \"Discussion\"],\n    featured: true,\n    image: \"https://styles.redditmedia.com/t5_2rcpr/styles/communityIcon_ua46bzriy5i51.png\"\n  }, {\n    id: 21,\n    title: \"Stack Overflow Hardware Questions\",\n    author: \"Stack Exchange\",\n    description: \"Q&A forum for hardware design, Verilog, VHDL, and FPGA-related questions.\",\n    link: \"https://stackoverflow.com/questions/tagged/verilog\",\n    category: \"Communities\",\n    tags: [\"Q&A\", \"Verilog\", \"FPGA\"],\n    featured: false,\n    image: \"https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png\"\n  }, {\n    id: 22,\n    title: \"RISC-V International\",\n    author: \"RISC-V\",\n    description: \"The official community and working groups for the RISC-V instruction set architecture.\",\n    link: \"https://riscv.org/\",\n    category: \"Communities\",\n    tags: [\"RISC-V\", \"ISA\", \"Open Source\"],\n    featured: true,\n    image: \"https://riscv.org/wp-content/uploads/2020/06/riscv-color.png\"\n  }];\n\n  // Filter resources based on search and category\n  const getFilteredResources = () => {\n    let filtered = resources;\n\n    // Filter by search query\n    if (searchQuery) {\n      const query = searchQuery.toLowerCase();\n      filtered = filtered.filter(resource => resource.title.toLowerCase().includes(query) || resource.description.toLowerCase().includes(query) || resource.author.toLowerCase().includes(query) || resource.tags.some(tag => tag.toLowerCase().includes(query)));\n    }\n\n    // Filter by category\n    if (categoryFilter !== 'All') {\n      filtered = filtered.filter(resource => resource.category === categoryFilter);\n    }\n\n    // Filter by tab\n    if (tabValue === 1) {\n      // Featured resources\n      filtered = filtered.filter(resource => resource.featured);\n    }\n    return filtered;\n  };\n  const filteredResources = getFilteredResources();\n\n  // Function to render resource cards\n  const renderResourceCard = resource => {\n    // Simplified image handling\n    return /*#__PURE__*/_jsxDEV(Grid, {\n      item: true,\n      xs: 12,\n      md: 6,\n      children: /*#__PURE__*/_jsxDEV(Card, {\n        elevation: 3,\n        sx: {\n          display: 'flex',\n          height: '100%',\n          overflow: 'hidden',\n          border: '1px solid #eaeaea'\n        },\n        children: [/*#__PURE__*/_jsxDEV(Box, {\n          sx: {\n            width: {\n              xs: '120px',\n              md: '150px'\n            },\n            minWidth: {\n              xs: '120px',\n              md: '150px'\n            },\n            height: {\n              xs: '150px',\n              md: '180px'\n            },\n            display: 'flex',\n            alignItems: 'center',\n            justifyContent: 'center',\n            bgcolor: '#f8f8f8',\n            borderRight: '1px solid #eaeaea',\n            position: 'relative'\n          },\n          children: /*#__PURE__*/_jsxDEV(\"img\", {\n            style: {\n              maxHeight: '90%',\n              maxWidth: '90%',\n              objectFit: 'contain',\n              display: 'block',\n              margin: 'auto'\n            },\n            src: resource.image,\n            alt: resource.title,\n            onError: e => {\n              console.error(`Failed to load image for ${resource.title}`);\n              e.target.onerror = null;\n              e.target.src = 'https://via.placeholder.com/150x200?text=Resource';\n            }\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 329,\n            columnNumber: 13\n          }, this)\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 318,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(Box, {\n          sx: {\n            display: 'flex',\n            flexDirection: 'column',\n            flex: 1,\n            overflow: 'hidden'\n          },\n          children: [/*#__PURE__*/_jsxDEV(CardContent, {\n            sx: {\n              flex: '1 0 auto',\n              pb: 1\n            },\n            children: [/*#__PURE__*/_jsxDEV(Typography, {\n              variant: \"h6\",\n              component: \"div\",\n              gutterBottom: true,\n              sx: {\n                fontSize: '1rem',\n                fontWeight: 'bold'\n              },\n              children: resource.title\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 348,\n              columnNumber: 15\n            }, this), /*#__PURE__*/_jsxDEV(Typography, {\n              variant: \"body2\",\n              color: \"text.secondary\",\n              gutterBottom: true,\n              children: [\"By \", resource.author]\n            }, void 0, true, {\n              fileName: _jsxFileName,\n              lineNumber: 351,\n              columnNumber: 15\n            }, this), /*#__PURE__*/_jsxDEV(Typography, {\n              variant: \"body2\",\n              paragraph: true,\n              sx: {\n                overflow: 'hidden',\n                textOverflow: 'ellipsis',\n                display: '-webkit-box',\n                WebkitLineClamp: 3,\n                WebkitBoxOrient: 'vertical'\n              },\n              children: resource.description\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 354,\n              columnNumber: 15\n            }, this), /*#__PURE__*/_jsxDEV(Box, {\n              sx: {\n                display: 'flex',\n                flexWrap: 'wrap',\n                gap: 0.5\n              },\n              children: resource.tags.map((tag, index) => /*#__PURE__*/_jsxDEV(Chip, {\n                label: tag,\n                size: \"small\",\n                sx: {\n                  backgroundColor: 'rgba(106, 13, 173, 0.08)',\n                  fontSize: '0.7rem',\n                  mb: 0.5\n                }\n              }, index, false, {\n                fileName: _jsxFileName,\n                lineNumber: 365,\n                columnNumber: 19\n              }, this))\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 363,\n              columnNumber: 15\n            }, this)]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 347,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(CardActions, {\n            sx: {\n              pt: 0\n            },\n            children: /*#__PURE__*/_jsxDEV(Button, {\n              size: \"small\",\n              color: \"primary\",\n              href: resource.link,\n              target: \"_blank\",\n              rel: \"noopener noreferrer\",\n              startIcon: /*#__PURE__*/_jsxDEV(LinkIcon, {}, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 385,\n                columnNumber: 28\n              }, this),\n              variant: \"contained\",\n              sx: {\n                borderRadius: 2\n              },\n              children: \"Visit Resource\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 379,\n              columnNumber: 15\n            }, this)\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 378,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 346,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 317,\n        columnNumber: 9\n      }, this)\n    }, resource.id, false, {\n      fileName: _jsxFileName,\n      lineNumber: 316,\n      columnNumber: 7\n    }, this);\n  };\n\n  // Resource category icons\n  const getCategoryIcon = category => {\n    switch (category) {\n      case 'Books':\n        return /*#__PURE__*/_jsxDEV(MenuBook, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 401,\n          columnNumber: 28\n        }, this);\n      case 'Tools':\n        return /*#__PURE__*/_jsxDEV(DesignServices, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 402,\n          columnNumber: 28\n        }, this);\n      case 'Videos':\n        return /*#__PURE__*/_jsxDEV(YouTube, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 403,\n          columnNumber: 29\n        }, this);\n      case 'Courses':\n        return /*#__PURE__*/_jsxDEV(School, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 404,\n          columnNumber: 30\n        }, this);\n      case 'Papers':\n        return /*#__PURE__*/_jsxDEV(Assignment, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 405,\n          columnNumber: 29\n        }, this);\n      case 'Communities':\n        return /*#__PURE__*/_jsxDEV(Laptop, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 406,\n          columnNumber: 34\n        }, this);\n      default:\n        return /*#__PURE__*/_jsxDEV(ImportContacts, {}, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 407,\n          columnNumber: 23\n        }, this);\n    }\n  };\n  return /*#__PURE__*/_jsxDEV(Box, {\n    className: \"container page-container\",\n    children: [/*#__PURE__*/_jsxDEV(Typography, {\n      variant: \"h3\",\n      component: \"h1\",\n      gutterBottom: true,\n      color: \"primary\",\n      children: \"VeriGeek Learning Resources\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 413,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Typography, {\n      variant: \"subtitle1\",\n      paragraph: true,\n      sx: {\n        mb: 4\n      },\n      children: \"Explore our curated collection of books, tools, videos, courses, and communities to enhance your VLSI design skills\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 416,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        borderBottom: 1,\n        borderColor: 'divider',\n        mb: 4\n      },\n      children: /*#__PURE__*/_jsxDEV(Tabs, {\n        value: tabValue,\n        onChange: handleTabChange,\n        centered: true,\n        children: [/*#__PURE__*/_jsxDEV(Tab, {\n          label: \"All Resources\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 423,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(Tab, {\n          label: \"Featured Resources\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 424,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 422,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 421,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Grid, {\n      container: true,\n      spacing: 3,\n      sx: {\n        mb: 4\n      },\n      children: [/*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        md: 8,\n        children: /*#__PURE__*/_jsxDEV(TextField, {\n          fullWidth: true,\n          placeholder: \"Search resources by title, description, author, or tags\",\n          variant: \"outlined\",\n          value: searchQuery,\n          onChange: e => setSearchQuery(e.target.value),\n          InputProps: {\n            startAdornment: /*#__PURE__*/_jsxDEV(InputAdornment, {\n              position: \"start\",\n              children: /*#__PURE__*/_jsxDEV(Search, {}, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 440,\n                columnNumber: 19\n              }, this)\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 439,\n              columnNumber: 17\n            }, this)\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 431,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 430,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        md: 4,\n        children: /*#__PURE__*/_jsxDEV(Box, {\n          sx: {\n            display: 'flex',\n            alignItems: 'center',\n            height: '100%'\n          },\n          children: [/*#__PURE__*/_jsxDEV(FilterList, {\n            sx: {\n              mr: 1,\n              color: 'text.secondary'\n            }\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 448,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Typography, {\n            variant: \"body2\",\n            sx: {\n              mr: 2\n            },\n            children: \"Category:\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 449,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Box, {\n            sx: {\n              display: 'flex',\n              flexWrap: 'wrap',\n              gap: 0.5\n            },\n            children: categories.map(category => /*#__PURE__*/_jsxDEV(Chip, {\n              label: category,\n              onClick: () => setCategoryFilter(category),\n              sx: {\n                backgroundColor: categoryFilter === category ? 'primary.main' : 'rgba(0, 0, 0, 0.08)',\n                color: categoryFilter === category ? 'white' : 'text.primary',\n                '&:hover': {\n                  backgroundColor: categoryFilter === category ? 'primary.dark' : 'rgba(0, 0, 0, 0.12)'\n                }\n              },\n              size: \"small\"\n            }, category, false, {\n              fileName: _jsxFileName,\n              lineNumber: 452,\n              columnNumber: 17\n            }, this))\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 450,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 447,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 446,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 429,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        mb: 4,\n        display: {\n          xs: 'block',\n          md: 'flex'\n        }\n      },\n      children: [/*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        sx: {\n          mr: 2,\n          mb: {\n            xs: 1,\n            md: 0\n          }\n        },\n        children: \"Quick links:\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 473,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Grid, {\n        container: true,\n        spacing: 1,\n        children: categories.slice(1).map(category => /*#__PURE__*/_jsxDEV(Grid, {\n          item: true,\n          children: /*#__PURE__*/_jsxDEV(Button, {\n            size: \"small\",\n            startIcon: getCategoryIcon(category),\n            variant: \"outlined\",\n            sx: {\n              borderRadius: 4,\n              textTransform: 'none',\n              mr: 1,\n              backgroundColor: categoryFilter === category ? 'rgba(106, 13, 173, 0.08)' : 'transparent'\n            },\n            onClick: () => setCategoryFilter(category),\n            children: category\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 479,\n            columnNumber: 15\n          }, this)\n        }, category, false, {\n          fileName: _jsxFileName,\n          lineNumber: 478,\n          columnNumber: 13\n        }, this))\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 476,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 472,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        mb: 3\n      },\n      children: /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        color: \"text.secondary\",\n        children: [\"Showing \", filteredResources.length, \" of \", resources.length, \" resources\", categoryFilter !== 'All' && ` in ${categoryFilter}`, searchQuery && ` matching \"${searchQuery}\"`]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 500,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 499,\n      columnNumber: 7\n    }, this), filteredResources.length > 0 ? /*#__PURE__*/_jsxDEV(Grid, {\n      container: true,\n      spacing: 3,\n      sx: {\n        mb: 6\n      },\n      children: filteredResources.map(resource => renderResourceCard(resource))\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 509,\n      columnNumber: 9\n    }, this) : /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        textAlign: 'center',\n        py: 6\n      },\n      children: [/*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"h6\",\n        children: \"No resources found matching your criteria\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 514,\n        columnNumber: 11\n      }, this), /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        color: \"text.secondary\",\n        children: \"Try adjusting your search or filters\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 515,\n        columnNumber: 11\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 513,\n      columnNumber: 9\n    }, this), /*#__PURE__*/_jsxDEV(Paper, {\n      sx: {\n        p: 4,\n        mb: 4,\n        bgcolor: 'rgba(106, 13, 173, 0.04)'\n      },\n      children: [/*#__PURE__*/_jsxDEV(Box, {\n        sx: {\n          display: 'flex',\n          alignItems: 'center',\n          mb: 2\n        },\n        children: [/*#__PURE__*/_jsxDEV(Box, {\n          component: \"img\",\n          src: \"/images/BACKGROUNDLESS_LOGO.png\",\n          alt: \"VeriGeek Logo\",\n          sx: {\n            height: 48,\n            mr: 2\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 524,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(Typography, {\n          variant: \"h5\",\n          gutterBottom: true,\n          sx: {\n            mb: 0\n          },\n          children: \"Suggest a Resource\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 533,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 523,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        paragraph: true,\n        children: \"Know of a great VLSI resource that's not listed here? We'd love to hear your suggestions to help our community grow.\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 537,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Button, {\n        variant: \"contained\",\n        color: \"primary\",\n        children: \"Submit Resource\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 540,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 522,\n      columnNumber: 7\n    }, this)]\n  }, void 0, true, {\n    fileName: _jsxFileName,\n    lineNumber: 412,\n    columnNumber: 5\n  }, this);\n};\n_s(Resources, \"PDL++LviC+z4e8GZiU+I2I68UrI=\");\n_c = Resources;\nexport default Resources;\nvar _c;\n$RefreshReg$(_c, \"Resources\");","map":{"version":3,"names":["React","useState","Box","Typography","Grid","Paper","Tabs","Tab","Card","CardContent","CardActions","Button","Divider","List","ListItem","ListItemIcon","ListItemText","TextField","InputAdornment","Chip","MenuBook","Code","YouTube","School","Search","FilterList","ImportContacts","Laptop","Link","LinkIcon","DesignServices","Assignment","jsxDEV","_jsxDEV","Resources","_s","tabValue","setTabValue","searchQuery","setSearchQuery","categoryFilter","setCategoryFilter","handleTabChange","event","newValue","categories","resources","id","title","author","description","link","category","tags","featured","image","getFilteredResources","filtered","query","toLowerCase","filter","resource","includes","some","tag","filteredResources","renderResourceCard","item","xs","md","children","elevation","sx","display","height","overflow","border","width","minWidth","alignItems","justifyContent","bgcolor","borderRight","position","style","maxHeight","maxWidth","objectFit","margin","src","alt","onError","e","console","error","target","onerror","fileName","_jsxFileName","lineNumber","columnNumber","flexDirection","flex","pb","variant","component","gutterBottom","fontSize","fontWeight","color","paragraph","textOverflow","WebkitLineClamp","WebkitBoxOrient","flexWrap","gap","map","index","label","size","backgroundColor","mb","pt","href","rel","startIcon","borderRadius","getCategoryIcon","className","borderBottom","borderColor","value","onChange","centered","container","spacing","fullWidth","placeholder","InputProps","startAdornment","mr","onClick","slice","textTransform","length","textAlign","py","p","_c","$RefreshReg$"],"sources":["C:/Users/omdag/OneDrive/Desktop/gfg/client/src/pages/Resources.jsx"],"sourcesContent":["import React, { useState } from 'react';\r\nimport { \r\n  Box, Typography, Grid, Paper, Tabs, Tab, Card, CardContent, \r\n  CardActions, Button, Divider, List, ListItem, ListItemIcon, \r\n  ListItemText, TextField, InputAdornment, Chip \r\n} from '@mui/material';\r\nimport { \r\n  MenuBook, Code, YouTube, School, Search, FilterList,\r\n  ImportContacts, Laptop, Link as LinkIcon, DesignServices, Assignment \r\n} from '@mui/icons-material';\r\n\r\nconst Resources = () => {\r\n  const [tabValue, setTabValue] = useState(0);\r\n  const [searchQuery, setSearchQuery] = useState('');\r\n  const [categoryFilter, setCategoryFilter] = useState('All');\r\n\r\n  const handleTabChange = (event, newValue) => {\r\n    setTabValue(newValue);\r\n  };\r\n\r\n  // Resource categories\r\n  const categories = ['All', 'Books', 'Tools', 'Videos', 'Courses', 'Papers', 'Communities'];\r\n\r\n  // Resources data\r\n  const resources = [\r\n    // Books\r\n    {\r\n      id: 1,\r\n      title: \"Digital Design and Computer Architecture: RISC-V Edition\",\r\n      author: \"Sarah Harris, David Harris\",\r\n      description: \"Comprehensive textbook covering digital design principles and RISC-V architecture implementation.\",\r\n      link: \"https://www.amazon.com/Digital-Design-Computer-Architecture-RISC-V/dp/0128200642\",\r\n      category: \"Books\",\r\n      tags: [\"Digital Design\", \"RISC-V\", \"Computer Architecture\"],\r\n      featured: true,\r\n      image: \"https://m.media-amazon.com/images/I/61VxRkAZ1xL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 2,\r\n      title: \"SystemVerilog for Verification: A Guide to Learning the Testbench Language Features\",\r\n      author: \"Chris Spear, Greg Tumbush\",\r\n      description: \"In-depth coverage of SystemVerilog for hardware verification, including object-oriented programming concepts and testbench architecture.\",\r\n      link: \"https://www.amazon.com/SystemVerilog-Verification-Learning-Testbench-Features/dp/1461407141\",\r\n      category: \"Books\",\r\n      tags: [\"SystemVerilog\", \"Verification\", \"Testbench\"],\r\n      featured: true,\r\n      image: \"https://m.media-amazon.com/images/I/71Cz0mKJ4AL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 3,\r\n      title: \"CMOS VLSI Design: A Circuits and Systems Perspective\",\r\n      author: \"Neil Weste, David Harris\",\r\n      description: \"Essential textbook covering CMOS circuit design principles, layout, and system-level considerations.\",\r\n      link: \"https://www.amazon.com/CMOS-VLSI-Design-Circuits-Perspective/dp/0321547748\",\r\n      category: \"Books\",\r\n      tags: [\"CMOS\", \"VLSI\", \"Circuit Design\"],\r\n      featured: false,\r\n      image: \"https://m.media-amazon.com/images/I/51v+9yKvBFL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 4,\r\n      title: \"Verilog HDL: A Guide to Digital Design and Synthesis\",\r\n      author: \"Samir Palnitkar\",\r\n      description: \"Comprehensive guide to Verilog HDL for digital design, covering language constructs, modeling techniques, and synthesis.\",\r\n      link: \"https://www.amazon.com/Verilog-HDL-Synthesis-Synopsys-Primer/dp/0134516753\",\r\n      category: \"Books\",\r\n      tags: [\"Verilog\", \"HDL\", \"Synthesis\"],\r\n      featured: false,\r\n      image: \"https://m.media-amazon.com/images/I/51+ZWdZnYmL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n    {\r\n      id: 5,\r\n      title: \"Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime\",\r\n      author: \"Himanshu Bhatnagar\",\r\n      description: \"Practical guide to ASIC design flow using industry-standard tools for synthesis and timing analysis.\",\r\n      link: \"https://www.amazon.com/Advanced-ASIC-Chip-Synthesis-PrimeTime/dp/1461360102\",\r\n      category: \"Books\",\r\n      tags: [\"ASIC\", \"Synthesis\", \"Timing Analysis\"],\r\n      featured: false,\r\n      image: \"https://m.media-amazon.com/images/I/41Nrs-HYNfL._AC_UF1000,1000_QL80_.jpg\"\r\n    },\r\n\r\n    // Tools\r\n    {\r\n      id: 6,\r\n      title: \"Xilinx Vivado Design Suite\",\r\n      author: \"Xilinx\",\r\n      description: \"Industry-standard FPGA design tool for RTL development, synthesis, implementation, and verification.\",\r\n      link: \"https://www.xilinx.com/products/design-tools/vivado.html\",\r\n      category: \"Tools\",\r\n      tags: [\"FPGA\", \"Synthesis\", \"Implementation\"],\r\n      featured: true,\r\n      image: \"https://www.xilinx.com/content/dam/xilinx/imgs/products/vivado/vivado-ml/vivado-heroblock-vivado-design-suite.jpg\"\r\n    },\r\n    {\r\n      id: 7,\r\n      title: \"ModelSim FPGA Edition\",\r\n      author: \"Mentor Graphics\",\r\n      description: \"Popular HDL simulator for Verilog and VHDL design verification.\",\r\n      link: \"https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Simulation\", \"Verification\", \"FPGA\"],\r\n      featured: false,\r\n      image: \"https://cdn.shopify.com/s/files/1/0063/7264/9232/files/modelsim_alt_2.jpg\"\r\n    },\r\n    {\r\n      id: 8,\r\n      title: \"Synopsys Design Compiler\",\r\n      author: \"Synopsys\",\r\n      description: \"Industry-leading logic synthesis tool for transforming RTL into optimized gate-level netlists.\",\r\n      link: \"https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/design-compiler-graphical.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Synthesis\", \"ASIC\", \"Optimization\"],\r\n      featured: true,\r\n      image: \"https://www.synopsys.com/content/dam/synopsys/implementation/products/design-compiler-graphical-lrg.jpg.imgw.850.x.jpg\"\r\n    },\r\n    {\r\n      id: 9,\r\n      title: \"Cadence Innovus Implementation System\",\r\n      author: \"Cadence\",\r\n      description: \"Advanced physical implementation tool for digital SoC designs with focus on power, performance, and area optimization.\",\r\n      link: \"https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Physical Design\", \"Place & Route\", \"Timing\"],\r\n      featured: false,\r\n      image: \"https://www.cadence.com/content/dam/cadence-www/global/en_US/images/tools/digital-design-signoff/soc-implementation-floorplanning/innovus-implementation-system-flow-diag-1000x574.jpg\"\r\n    },\r\n    {\r\n      id: 10,\r\n      title: \"Synopsys VCS\",\r\n      author: \"Synopsys\",\r\n      description: \"High-performance simulator for Verilog, SystemVerilog, VHDL, and mixed-language designs.\",\r\n      link: \"https://www.synopsys.com/verification/simulation/vcs.html\",\r\n      category: \"Tools\",\r\n      tags: [\"Simulation\", \"Verification\", \"UVM\"],\r\n      featured: false,\r\n      image: \"https://www.synopsys.com/content/dam/synopsys/verification/images/vcs-functional-verification-lrg.jpg.imgw.850.x.jpg\"\r\n    },\r\n\r\n    // Videos\r\n    {\r\n      id: 11,\r\n      title: \"Digital Design with Verilog\",\r\n      author: \"NPTEL\",\r\n      description: \"Comprehensive course on digital design using Verilog HDL from basic concepts to advanced designs.\",\r\n      link: \"https://www.youtube.com/playlist?list=PLJ5C_6qdAvBGKh_GssdOLz5SSGwU__3Hh\",\r\n      category: \"Videos\",\r\n      tags: [\"Verilog\", \"Digital Design\", \"HDL\"],\r\n      featured: true,\r\n      image: \"https://i.ytimg.com/vi/AdL1YD5YKPE/maxresdefault.jpg\"\r\n    },\r\n    {\r\n      id: 12,\r\n      title: \"SystemVerilog for Verification\",\r\n      author: \"Verification Guide\",\r\n      description: \"Tutorial series on SystemVerilog for hardware verification, covering OOP concepts, testbench architecture, and advanced features.\",\r\n      link: \"https://www.youtube.com/playlist?list=PLxqLblRbXVJ5Qf4lN6v1wL5pJES5bYpMY\",\r\n      category: \"Videos\",\r\n      tags: [\"SystemVerilog\", \"Verification\", \"UVM\"],\r\n      featured: false,\r\n      image: \"https://i.ytimg.com/vi/XwqRGH8lU8Y/maxresdefault.jpg\"\r\n    },\r\n    {\r\n      id: 13,\r\n      title: \"RISC-V CPU Design\",\r\n      author: \"Onur Mutlu\",\r\n      description: \"Comprehensive lectures on CPU architecture and RISC-V processor design from basic concepts to implementation.\",\r\n      link: \"https://www.youtube.com/playlist?list=PL5Q2soXY2Zi-EXLVgkrbIQrkrISBxCBCY\",\r\n      category: \"Videos\",\r\n      tags: [\"RISC-V\", \"Processor Design\", \"Architecture\"],\r\n      featured: true,\r\n      image: \"https://i.ytimg.com/vi/VeSfoGMPMXA/maxresdefault.jpg\"\r\n    },\r\n\r\n    // Courses\r\n    {\r\n      id: 14,\r\n      title: \"VLSI CAD: Logic to Layout\",\r\n      author: \"University of Illinois\",\r\n      description: \"A comprehensive course on VLSI design flow from logic synthesis to physical design and layout.\",\r\n      link: \"https://www.coursera.org/learn/vlsi-cad-logic\",\r\n      category: \"Courses\",\r\n      tags: [\"VLSI\", \"CAD\", \"Physical Design\"],\r\n      featured: true,\r\n      image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/9f/db9190395b11e7b1a42d9b867d5cd0/Logo.png\"\r\n    },\r\n    {\r\n      id: 15,\r\n      title: \"Hardware Description Languages for FPGA Design\",\r\n      author: \"University of Colorado Boulder\",\r\n      description: \"Course covering HDL design for FPGAs, including Verilog and VHDL implementation techniques.\",\r\n      link: \"https://www.coursera.org/learn/fpga-hardware-description-languages\",\r\n      category: \"Courses\",\r\n      tags: [\"HDL\", \"FPGA\", \"Verilog\"],\r\n      featured: false,\r\n      image: \"https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://s3.amazonaws.com/coursera-course-photos/b9/cb08005d9e11e8b49a57c74a21e35b/FPGA_Hardware_Description_Languages.jpg\"\r\n    },\r\n    {\r\n      id: 16,\r\n      title: \"Functional Hardware Verification\",\r\n      author: \"EDA Playground\",\r\n      description: \"Practical course on SystemVerilog and UVM for functional verification of digital designs.\",\r\n      link: \"https://www.edaplayground.com/\",\r\n      category: \"Courses\",\r\n      tags: [\"Verification\", \"SystemVerilog\", \"UVM\"],\r\n      featured: false,\r\n      image: \"https://invent.edaplayground.com/img/gallery/thumbnail/challenge.jpg\"\r\n    },\r\n\r\n    // Papers\r\n    {\r\n      id: 17,\r\n      title: \"The RISC-V Instruction Set Manual\",\r\n      author: \"RISC-V Foundation\",\r\n      description: \"Official specification of the RISC-V instruction set architecture, covering the base and standard extension instruction sets.\",\r\n      link: \"https://riscv.org/technical/specifications/\",\r\n      category: \"Papers\",\r\n      tags: [\"RISC-V\", \"ISA\", \"Specification\"],\r\n      featured: true,\r\n      image: \"https://raw.githubusercontent.com/riscv/riscv-marketing/main/risc-v-logo-horizontal-color.png\"\r\n    },\r\n    {\r\n      id: 18,\r\n      title: \"A Survey of Architectural Approaches for Data Compression in Cache and Main Memory Systems\",\r\n      author: \"Sparsh Mittal, Jeffrey S. Vetter\",\r\n      description: \"Comprehensive survey of memory compression techniques in modern computer architectures.\",\r\n      link: \"https://ieeexplore.ieee.org/document/7556912\",\r\n      category: \"Papers\",\r\n      tags: [\"Memory Systems\", \"Compression\", \"Architecture\"],\r\n      featured: false,\r\n      image: \"https://institute.ieee.org/wp-content/uploads/2019/05/ieee-logo-2.png\"\r\n    },\r\n    {\r\n      id: 19,\r\n      title: \"A Survey Of Techniques for Architecting and Managing Asymmetric DRAM Cache\",\r\n      author: \"Sparsh Mittal\",\r\n      description: \"Survey of DRAM cache architecture techniques for improving memory system performance.\",\r\n      link: \"https://arxiv.org/abs/1607.04508\",\r\n      category: \"Papers\",\r\n      tags: [\"DRAM\", \"Cache\", \"Memory Systems\"],\r\n      featured: false,\r\n      image: \"https://upload.wikimedia.org/wikipedia/commons/thumb/a/a8/ArXiv_web.svg/1200px-ArXiv_web.svg.png\"\r\n    },\r\n\r\n    // Communities\r\n    {\r\n      id: 20,\r\n      title: \"r/FPGA\",\r\n      author: \"Reddit\",\r\n      description: \"Active community for FPGA designers, students, and hobbyists to discuss projects, tools, and techniques.\",\r\n      link: \"https://www.reddit.com/r/FPGA/\",\r\n      category: \"Communities\",\r\n      tags: [\"FPGA\", \"Community\", \"Discussion\"],\r\n      featured: true,\r\n      image: \"https://styles.redditmedia.com/t5_2rcpr/styles/communityIcon_ua46bzriy5i51.png\"\r\n    },\r\n    {\r\n      id: 21,\r\n      title: \"Stack Overflow Hardware Questions\",\r\n      author: \"Stack Exchange\",\r\n      description: \"Q&A forum for hardware design, Verilog, VHDL, and FPGA-related questions.\",\r\n      link: \"https://stackoverflow.com/questions/tagged/verilog\",\r\n      category: \"Communities\",\r\n      tags: [\"Q&A\", \"Verilog\", \"FPGA\"],\r\n      featured: false,\r\n      image: \"https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png\"\r\n    },\r\n    {\r\n      id: 22,\r\n      title: \"RISC-V International\",\r\n      author: \"RISC-V\",\r\n      description: \"The official community and working groups for the RISC-V instruction set architecture.\",\r\n      link: \"https://riscv.org/\",\r\n      category: \"Communities\",\r\n      tags: [\"RISC-V\", \"ISA\", \"Open Source\"],\r\n      featured: true,\r\n      image: \"https://riscv.org/wp-content/uploads/2020/06/riscv-color.png\"\r\n    }\r\n  ];\r\n\r\n  // Filter resources based on search and category\r\n  const getFilteredResources = () => {\r\n    let filtered = resources;\r\n    \r\n    // Filter by search query\r\n    if (searchQuery) {\r\n      const query = searchQuery.toLowerCase();\r\n      filtered = filtered.filter(resource => \r\n        resource.title.toLowerCase().includes(query) ||\r\n        resource.description.toLowerCase().includes(query) ||\r\n        resource.author.toLowerCase().includes(query) ||\r\n        resource.tags.some(tag => tag.toLowerCase().includes(query))\r\n      );\r\n    }\r\n    \r\n    // Filter by category\r\n    if (categoryFilter !== 'All') {\r\n      filtered = filtered.filter(resource => resource.category === categoryFilter);\r\n    }\r\n    \r\n    // Filter by tab\r\n    if (tabValue === 1) {\r\n      // Featured resources\r\n      filtered = filtered.filter(resource => resource.featured);\r\n    }\r\n    \r\n    return filtered;\r\n  };\r\n\r\n  const filteredResources = getFilteredResources();\r\n  \r\n  // Function to render resource cards\r\n  const renderResourceCard = (resource) => {\r\n    // Simplified image handling\r\n    return (\r\n      <Grid item xs={12} md={6} key={resource.id}>\r\n        <Card elevation={3} sx={{ display: 'flex', height: '100%', overflow: 'hidden', border: '1px solid #eaeaea' }}>\r\n          <Box sx={{ \r\n            width: { xs: '120px', md: '150px' }, \r\n            minWidth: { xs: '120px', md: '150px' },\r\n            height: { xs: '150px', md: '180px' },\r\n            display: 'flex',\r\n            alignItems: 'center',\r\n            justifyContent: 'center',\r\n            bgcolor: '#f8f8f8',\r\n            borderRight: '1px solid #eaeaea',\r\n            position: 'relative'\r\n          }}>\r\n            <img\r\n              style={{ \r\n                maxHeight: '90%', \r\n                maxWidth: '90%',\r\n                objectFit: 'contain',\r\n                display: 'block',\r\n                margin: 'auto'\r\n              }}\r\n              src={resource.image}\r\n              alt={resource.title}\r\n              onError={(e) => {\r\n                console.error(`Failed to load image for ${resource.title}`);\r\n                e.target.onerror = null;\r\n                e.target.src = 'https://via.placeholder.com/150x200?text=Resource';\r\n              }}\r\n            />\r\n          </Box>\r\n          <Box sx={{ display: 'flex', flexDirection: 'column', flex: 1, overflow: 'hidden' }}>\r\n            <CardContent sx={{ flex: '1 0 auto', pb: 1 }}>\r\n              <Typography variant=\"h6\" component=\"div\" gutterBottom sx={{ fontSize: '1rem', fontWeight: 'bold' }}>\r\n                {resource.title}\r\n              </Typography>\r\n              <Typography variant=\"body2\" color=\"text.secondary\" gutterBottom>\r\n                By {resource.author}\r\n              </Typography>\r\n              <Typography variant=\"body2\" paragraph sx={{ \r\n                overflow: 'hidden',\r\n                textOverflow: 'ellipsis',\r\n                display: '-webkit-box',\r\n                WebkitLineClamp: 3,\r\n                WebkitBoxOrient: 'vertical',\r\n              }}>\r\n                {resource.description}\r\n              </Typography>\r\n              <Box sx={{ display: 'flex', flexWrap: 'wrap', gap: 0.5 }}>\r\n                {resource.tags.map((tag, index) => (\r\n                  <Chip \r\n                    key={index} \r\n                    label={tag} \r\n                    size=\"small\" \r\n                    sx={{ \r\n                      backgroundColor: 'rgba(106, 13, 173, 0.08)', \r\n                      fontSize: '0.7rem',\r\n                      mb: 0.5\r\n                    }} \r\n                  />\r\n                ))}\r\n              </Box>\r\n            </CardContent>\r\n            <CardActions sx={{ pt: 0 }}>\r\n              <Button \r\n                size=\"small\" \r\n                color=\"primary\" \r\n                href={resource.link} \r\n                target=\"_blank\"\r\n                rel=\"noopener noreferrer\"\r\n                startIcon={<LinkIcon />}\r\n                variant=\"contained\"\r\n                sx={{ borderRadius: 2 }}\r\n              >\r\n                Visit Resource\r\n              </Button>\r\n            </CardActions>\r\n          </Box>\r\n        </Card>\r\n      </Grid>\r\n    );\r\n  };\r\n\r\n  // Resource category icons\r\n  const getCategoryIcon = (category) => {\r\n    switch(category) {\r\n      case 'Books': return <MenuBook />;\r\n      case 'Tools': return <DesignServices />;\r\n      case 'Videos': return <YouTube />;\r\n      case 'Courses': return <School />;\r\n      case 'Papers': return <Assignment />;\r\n      case 'Communities': return <Laptop />;\r\n      default: return <ImportContacts />;\r\n    }\r\n  };\r\n\r\n  return (\r\n    <Box className=\"container page-container\">\r\n      <Typography variant=\"h3\" component=\"h1\" gutterBottom color=\"primary\">\r\n        VeriGeek Learning Resources\r\n      </Typography>\r\n      <Typography variant=\"subtitle1\" paragraph sx={{ mb: 4 }}>\r\n        Explore our curated collection of books, tools, videos, courses, and communities to enhance your VLSI design skills\r\n      </Typography>\r\n\r\n      {/* Tabs */}\r\n      <Box sx={{ borderBottom: 1, borderColor: 'divider', mb: 4 }}>\r\n        <Tabs value={tabValue} onChange={handleTabChange} centered>\r\n          <Tab label=\"All Resources\" />\r\n          <Tab label=\"Featured Resources\" />\r\n        </Tabs>\r\n      </Box>\r\n\r\n      {/* Search and Filters */}\r\n      <Grid container spacing={3} sx={{ mb: 4 }}>\r\n        <Grid item xs={12} md={8}>\r\n          <TextField\r\n            fullWidth\r\n            placeholder=\"Search resources by title, description, author, or tags\"\r\n            variant=\"outlined\"\r\n            value={searchQuery}\r\n            onChange={(e) => setSearchQuery(e.target.value)}\r\n            InputProps={{\r\n              startAdornment: (\r\n                <InputAdornment position=\"start\">\r\n                  <Search />\r\n                </InputAdornment>\r\n              ),\r\n            }}\r\n          />\r\n        </Grid>\r\n        <Grid item xs={12} md={4}>\r\n          <Box sx={{ display: 'flex', alignItems: 'center', height: '100%' }}>\r\n            <FilterList sx={{ mr: 1, color: 'text.secondary' }} />\r\n            <Typography variant=\"body2\" sx={{ mr: 2 }}>Category:</Typography>\r\n            <Box sx={{ display: 'flex', flexWrap: 'wrap', gap: 0.5 }}>\r\n              {categories.map(category => (\r\n                <Chip\r\n                  key={category}\r\n                  label={category}\r\n                  onClick={() => setCategoryFilter(category)}\r\n                  sx={{ \r\n                    backgroundColor: categoryFilter === category ? 'primary.main' : 'rgba(0, 0, 0, 0.08)',\r\n                    color: categoryFilter === category ? 'white' : 'text.primary',\r\n                    '&:hover': {\r\n                      backgroundColor: categoryFilter === category ? 'primary.dark' : 'rgba(0, 0, 0, 0.12)',\r\n                    }\r\n                  }}\r\n                  size=\"small\"\r\n                />\r\n              ))}\r\n            </Box>\r\n          </Box>\r\n        </Grid>\r\n      </Grid>\r\n\r\n      {/* Resource Categories */}\r\n      <Box sx={{ mb: 4, display: { xs: 'block', md: 'flex' } }}>\r\n        <Typography variant=\"body2\" sx={{ mr: 2, mb: { xs: 1, md: 0 } }}>\r\n          Quick links:\r\n        </Typography>\r\n        <Grid container spacing={1}>\r\n          {categories.slice(1).map(category => (\r\n            <Grid item key={category}>\r\n              <Button \r\n                size=\"small\" \r\n                startIcon={getCategoryIcon(category)}\r\n                variant=\"outlined\"\r\n                sx={{ \r\n                  borderRadius: 4,\r\n                  textTransform: 'none',\r\n                  mr: 1,\r\n                  backgroundColor: categoryFilter === category ? 'rgba(106, 13, 173, 0.08)' : 'transparent',\r\n                }}\r\n                onClick={() => setCategoryFilter(category)}\r\n              >\r\n                {category}\r\n              </Button>\r\n            </Grid>\r\n          ))}\r\n        </Grid>\r\n      </Box>\r\n\r\n      {/* Results Info */}\r\n      <Box sx={{ mb: 3 }}>\r\n        <Typography variant=\"body2\" color=\"text.secondary\">\r\n          Showing {filteredResources.length} of {resources.length} resources\r\n          {categoryFilter !== 'All' && ` in ${categoryFilter}`}\r\n          {searchQuery && ` matching \"${searchQuery}\"`}\r\n        </Typography>\r\n      </Box>\r\n\r\n      {/* Resource Grid */}\r\n      {filteredResources.length > 0 ? (\r\n        <Grid container spacing={3} sx={{ mb: 6 }}>\r\n          {filteredResources.map(resource => renderResourceCard(resource))}\r\n        </Grid>\r\n      ) : (\r\n        <Box sx={{ textAlign: 'center', py: 6 }}>\r\n          <Typography variant=\"h6\">No resources found matching your criteria</Typography>\r\n          <Typography variant=\"body2\" color=\"text.secondary\">\r\n            Try adjusting your search or filters\r\n          </Typography>\r\n        </Box>\r\n      )}\r\n\r\n      {/* Resource Submission */}\r\n      <Paper sx={{ p: 4, mb: 4, bgcolor: 'rgba(106, 13, 173, 0.04)' }}>\r\n        <Box sx={{ display: 'flex', alignItems: 'center', mb: 2 }}>\r\n          <Box \r\n            component=\"img\" \r\n            src=\"/images/BACKGROUNDLESS_LOGO.png\" \r\n            alt=\"VeriGeek Logo\" \r\n            sx={{ \r\n              height: 48, \r\n              mr: 2 \r\n            }}\r\n          />\r\n          <Typography variant=\"h5\" gutterBottom sx={{ mb: 0 }}>\r\n            Suggest a Resource\r\n          </Typography>\r\n        </Box>\r\n        <Typography variant=\"body2\" paragraph>\r\n          Know of a great VLSI resource that's not listed here? We'd love to hear your suggestions to help our community grow.\r\n        </Typography>\r\n        <Button variant=\"contained\" color=\"primary\">\r\n          Submit Resource\r\n        </Button>\r\n      </Paper>\r\n    </Box>\r\n  );\r\n};\r\n\r\nexport default Resources; "],"mappings":";;AAAA,OAAOA,KAAK,IAAIC,QAAQ,QAAQ,OAAO;AACvC,SACEC,GAAG,EAAEC,UAAU,EAAEC,IAAI,EAAEC,KAAK,EAAEC,IAAI,EAAEC,GAAG,EAAEC,IAAI,EAAEC,WAAW,EAC1DC,WAAW,EAAEC,MAAM,EAAEC,OAAO,EAAEC,IAAI,EAAEC,QAAQ,EAAEC,YAAY,EAC1DC,YAAY,EAAEC,SAAS,EAAEC,cAAc,EAAEC,IAAI,QACxC,eAAe;AACtB,SACEC,QAAQ,EAAEC,IAAI,EAAEC,OAAO,EAAEC,MAAM,EAAEC,MAAM,EAAEC,UAAU,EACnDC,cAAc,EAAEC,MAAM,EAAEC,IAAI,IAAIC,QAAQ,EAAEC,cAAc,EAAEC,UAAU,QAC/D,qBAAqB;AAAC,SAAAC,MAAA,IAAAC,OAAA;AAE7B,MAAMC,SAAS,GAAGA,CAAA,KAAM;EAAAC,EAAA;EACtB,MAAM,CAACC,QAAQ,EAAEC,WAAW,CAAC,GAAGpC,QAAQ,CAAC,CAAC,CAAC;EAC3C,MAAM,CAACqC,WAAW,EAAEC,cAAc,CAAC,GAAGtC,QAAQ,CAAC,EAAE,CAAC;EAClD,MAAM,CAACuC,cAAc,EAAEC,iBAAiB,CAAC,GAAGxC,QAAQ,CAAC,KAAK,CAAC;EAE3D,MAAMyC,eAAe,GAAGA,CAACC,KAAK,EAAEC,QAAQ,KAAK;IAC3CP,WAAW,CAACO,QAAQ,CAAC;EACvB,CAAC;;EAED;EACA,MAAMC,UAAU,GAAG,CAAC,KAAK,EAAE,OAAO,EAAE,OAAO,EAAE,QAAQ,EAAE,SAAS,EAAE,QAAQ,EAAE,aAAa,CAAC;;EAE1F;EACA,MAAMC,SAAS,GAAG;EAChB;EACA;IACEC,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,0DAA0D;IACjEC,MAAM,EAAE,4BAA4B;IACpCC,WAAW,EAAE,mGAAmG;IAChHC,IAAI,EAAE,kFAAkF;IACxFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,gBAAgB,EAAE,QAAQ,EAAE,uBAAuB,CAAC;IAC3DC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,qFAAqF;IAC5FC,MAAM,EAAE,2BAA2B;IACnCC,WAAW,EAAE,0IAA0I;IACvJC,IAAI,EAAE,6FAA6F;IACnGC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,WAAW,CAAC;IACpDC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,sDAAsD;IAC7DC,MAAM,EAAE,0BAA0B;IAClCC,WAAW,EAAE,sGAAsG;IACnHC,IAAI,EAAE,4EAA4E;IAClFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,MAAM,EAAE,MAAM,EAAE,gBAAgB,CAAC;IACxCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,sDAAsD;IAC7DC,MAAM,EAAE,iBAAiB;IACzBC,WAAW,EAAE,0HAA0H;IACvIC,IAAI,EAAE,4EAA4E;IAClFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,SAAS,EAAE,KAAK,EAAE,WAAW,CAAC;IACrCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,4EAA4E;IACnFC,MAAM,EAAE,oBAAoB;IAC5BC,WAAW,EAAE,sGAAsG;IACnHC,IAAI,EAAE,6EAA6E;IACnFC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,MAAM,EAAE,WAAW,EAAE,iBAAiB,CAAC;IAC9CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,4BAA4B;IACnCC,MAAM,EAAE,QAAQ;IAChBC,WAAW,EAAE,sGAAsG;IACnHC,IAAI,EAAE,0DAA0D;IAChEC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,MAAM,EAAE,WAAW,EAAE,gBAAgB,CAAC;IAC7CC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,uBAAuB;IAC9BC,MAAM,EAAE,iBAAiB;IACzBC,WAAW,EAAE,iEAAiE;IAC9EC,IAAI,EAAE,4FAA4F;IAClGC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,YAAY,EAAE,cAAc,EAAE,MAAM,CAAC;IAC5CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,0BAA0B;IACjCC,MAAM,EAAE,UAAU;IAClBC,WAAW,EAAE,gGAAgG;IAC7GC,IAAI,EAAE,uGAAuG;IAC7GC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,WAAW,EAAE,MAAM,EAAE,cAAc,CAAC;IAC3CC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,uCAAuC;IAC9CC,MAAM,EAAE,SAAS;IACjBC,WAAW,EAAE,wHAAwH;IACrIC,IAAI,EAAE,6IAA6I;IACnJC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,iBAAiB,EAAE,eAAe,EAAE,QAAQ,CAAC;IACpDC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,cAAc;IACrBC,MAAM,EAAE,UAAU;IAClBC,WAAW,EAAE,0FAA0F;IACvGC,IAAI,EAAE,2DAA2D;IACjEC,QAAQ,EAAE,OAAO;IACjBC,IAAI,EAAE,CAAC,YAAY,EAAE,cAAc,EAAE,KAAK,CAAC;IAC3CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,6BAA6B;IACpCC,MAAM,EAAE,OAAO;IACfC,WAAW,EAAE,mGAAmG;IAChHC,IAAI,EAAE,0EAA0E;IAChFC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,SAAS,EAAE,gBAAgB,EAAE,KAAK,CAAC;IAC1CC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gCAAgC;IACvCC,MAAM,EAAE,oBAAoB;IAC5BC,WAAW,EAAE,mIAAmI;IAChJC,IAAI,EAAE,0EAA0E;IAChFC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,eAAe,EAAE,cAAc,EAAE,KAAK,CAAC;IAC9CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mBAAmB;IAC1BC,MAAM,EAAE,YAAY;IACpBC,WAAW,EAAE,+GAA+G;IAC5HC,IAAI,EAAE,0EAA0E;IAChFC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,QAAQ,EAAE,kBAAkB,EAAE,cAAc,CAAC;IACpDC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,2BAA2B;IAClCC,MAAM,EAAE,wBAAwB;IAChCC,WAAW,EAAE,gGAAgG;IAC7GC,IAAI,EAAE,+CAA+C;IACrDC,QAAQ,EAAE,SAAS;IACnBC,IAAI,EAAE,CAAC,MAAM,EAAE,KAAK,EAAE,iBAAiB,CAAC;IACxCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gDAAgD;IACvDC,MAAM,EAAE,gCAAgC;IACxCC,WAAW,EAAE,6FAA6F;IAC1GC,IAAI,EAAE,oEAAoE;IAC1EC,QAAQ,EAAE,SAAS;IACnBC,IAAI,EAAE,CAAC,KAAK,EAAE,MAAM,EAAE,SAAS,CAAC;IAChCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,kCAAkC;IACzCC,MAAM,EAAE,gBAAgB;IACxBC,WAAW,EAAE,2FAA2F;IACxGC,IAAI,EAAE,gCAAgC;IACtCC,QAAQ,EAAE,SAAS;IACnBC,IAAI,EAAE,CAAC,cAAc,EAAE,eAAe,EAAE,KAAK,CAAC;IAC9CC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mCAAmC;IAC1CC,MAAM,EAAE,mBAAmB;IAC3BC,WAAW,EAAE,+HAA+H;IAC5IC,IAAI,EAAE,6CAA6C;IACnDC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,QAAQ,EAAE,KAAK,EAAE,eAAe,CAAC;IACxCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,4FAA4F;IACnGC,MAAM,EAAE,kCAAkC;IAC1CC,WAAW,EAAE,yFAAyF;IACtGC,IAAI,EAAE,8CAA8C;IACpDC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,gBAAgB,EAAE,aAAa,EAAE,cAAc,CAAC;IACvDC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,4EAA4E;IACnFC,MAAM,EAAE,eAAe;IACvBC,WAAW,EAAE,uFAAuF;IACpGC,IAAI,EAAE,kCAAkC;IACxCC,QAAQ,EAAE,QAAQ;IAClBC,IAAI,EAAE,CAAC,MAAM,EAAE,OAAO,EAAE,gBAAgB,CAAC;IACzCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC;EAED;EACA;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,QAAQ;IACfC,MAAM,EAAE,QAAQ;IAChBC,WAAW,EAAE,0GAA0G;IACvHC,IAAI,EAAE,gCAAgC;IACtCC,QAAQ,EAAE,aAAa;IACvBC,IAAI,EAAE,CAAC,MAAM,EAAE,WAAW,EAAE,YAAY,CAAC;IACzCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mCAAmC;IAC1CC,MAAM,EAAE,gBAAgB;IACxBC,WAAW,EAAE,2EAA2E;IACxFC,IAAI,EAAE,oDAAoD;IAC1DC,QAAQ,EAAE,aAAa;IACvBC,IAAI,EAAE,CAAC,KAAK,EAAE,SAAS,EAAE,MAAM,CAAC;IAChCC,QAAQ,EAAE,KAAK;IACfC,KAAK,EAAE;EACT,CAAC,EACD;IACER,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,sBAAsB;IAC7BC,MAAM,EAAE,QAAQ;IAChBC,WAAW,EAAE,wFAAwF;IACrGC,IAAI,EAAE,oBAAoB;IAC1BC,QAAQ,EAAE,aAAa;IACvBC,IAAI,EAAE,CAAC,QAAQ,EAAE,KAAK,EAAE,aAAa,CAAC;IACtCC,QAAQ,EAAE,IAAI;IACdC,KAAK,EAAE;EACT,CAAC,CACF;;EAED;EACA,MAAMC,oBAAoB,GAAGA,CAAA,KAAM;IACjC,IAAIC,QAAQ,GAAGX,SAAS;;IAExB;IACA,IAAIR,WAAW,EAAE;MACf,MAAMoB,KAAK,GAAGpB,WAAW,CAACqB,WAAW,CAAC,CAAC;MACvCF,QAAQ,GAAGA,QAAQ,CAACG,MAAM,CAACC,QAAQ,IACjCA,QAAQ,CAACb,KAAK,CAACW,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,IAC5CG,QAAQ,CAACX,WAAW,CAACS,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,IAClDG,QAAQ,CAACZ,MAAM,CAACU,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,IAC7CG,QAAQ,CAACR,IAAI,CAACU,IAAI,CAACC,GAAG,IAAIA,GAAG,CAACL,WAAW,CAAC,CAAC,CAACG,QAAQ,CAACJ,KAAK,CAAC,CAC7D,CAAC;IACH;;IAEA;IACA,IAAIlB,cAAc,KAAK,KAAK,EAAE;MAC5BiB,QAAQ,GAAGA,QAAQ,CAACG,MAAM,CAACC,QAAQ,IAAIA,QAAQ,CAACT,QAAQ,KAAKZ,cAAc,CAAC;IAC9E;;IAEA;IACA,IAAIJ,QAAQ,KAAK,CAAC,EAAE;MAClB;MACAqB,QAAQ,GAAGA,QAAQ,CAACG,MAAM,CAACC,QAAQ,IAAIA,QAAQ,CAACP,QAAQ,CAAC;IAC3D;IAEA,OAAOG,QAAQ;EACjB,CAAC;EAED,MAAMQ,iBAAiB,GAAGT,oBAAoB,CAAC,CAAC;;EAEhD;EACA,MAAMU,kBAAkB,GAAIL,QAAQ,IAAK;IACvC;IACA,oBACE5B,OAAA,CAAC7B,IAAI;MAAC+D,IAAI;MAACC,EAAE,EAAE,EAAG;MAACC,EAAE,EAAE,CAAE;MAAAC,QAAA,eACvBrC,OAAA,CAACzB,IAAI;QAAC+D,SAAS,EAAE,CAAE;QAACC,EAAE,EAAE;UAAEC,OAAO,EAAE,MAAM;UAAEC,MAAM,EAAE,MAAM;UAAEC,QAAQ,EAAE,QAAQ;UAAEC,MAAM,EAAE;QAAoB,CAAE;QAAAN,QAAA,gBAC3GrC,OAAA,CAAC/B,GAAG;UAACsE,EAAE,EAAE;YACPK,KAAK,EAAE;cAAET,EAAE,EAAE,OAAO;cAAEC,EAAE,EAAE;YAAQ,CAAC;YACnCS,QAAQ,EAAE;cAAEV,EAAE,EAAE,OAAO;cAAEC,EAAE,EAAE;YAAQ,CAAC;YACtCK,MAAM,EAAE;cAAEN,EAAE,EAAE,OAAO;cAAEC,EAAE,EAAE;YAAQ,CAAC;YACpCI,OAAO,EAAE,MAAM;YACfM,UAAU,EAAE,QAAQ;YACpBC,cAAc,EAAE,QAAQ;YACxBC,OAAO,EAAE,SAAS;YAClBC,WAAW,EAAE,mBAAmB;YAChCC,QAAQ,EAAE;UACZ,CAAE;UAAAb,QAAA,eACArC,OAAA;YACEmD,KAAK,EAAE;cACLC,SAAS,EAAE,KAAK;cAChBC,QAAQ,EAAE,KAAK;cACfC,SAAS,EAAE,SAAS;cACpBd,OAAO,EAAE,OAAO;cAChBe,MAAM,EAAE;YACV,CAAE;YACFC,GAAG,EAAE5B,QAAQ,CAACN,KAAM;YACpBmC,GAAG,EAAE7B,QAAQ,CAACb,KAAM;YACpB2C,OAAO,EAAGC,CAAC,IAAK;cACdC,OAAO,CAACC,KAAK,CAAC,4BAA4BjC,QAAQ,CAACb,KAAK,EAAE,CAAC;cAC3D4C,CAAC,CAACG,MAAM,CAACC,OAAO,GAAG,IAAI;cACvBJ,CAAC,CAACG,MAAM,CAACN,GAAG,GAAG,mDAAmD;YACpE;UAAE;YAAAQ,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACH;QAAC;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACC,CAAC,eACNnE,OAAA,CAAC/B,GAAG;UAACsE,EAAE,EAAE;YAAEC,OAAO,EAAE,MAAM;YAAE4B,aAAa,EAAE,QAAQ;YAAEC,IAAI,EAAE,CAAC;YAAE3B,QAAQ,EAAE;UAAS,CAAE;UAAAL,QAAA,gBACjFrC,OAAA,CAACxB,WAAW;YAAC+D,EAAE,EAAE;cAAE8B,IAAI,EAAE,UAAU;cAAEC,EAAE,EAAE;YAAE,CAAE;YAAAjC,QAAA,gBAC3CrC,OAAA,CAAC9B,UAAU;cAACqG,OAAO,EAAC,IAAI;cAACC,SAAS,EAAC,KAAK;cAACC,YAAY;cAAClC,EAAE,EAAE;gBAAEmC,QAAQ,EAAE,MAAM;gBAAEC,UAAU,EAAE;cAAO,CAAE;cAAAtC,QAAA,EAChGT,QAAQ,CAACb;YAAK;cAAAiD,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACL,CAAC,eACbnE,OAAA,CAAC9B,UAAU;cAACqG,OAAO,EAAC,OAAO;cAACK,KAAK,EAAC,gBAAgB;cAACH,YAAY;cAAApC,QAAA,GAAC,KAC3D,EAACT,QAAQ,CAACZ,MAAM;YAAA;cAAAgD,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACT,CAAC,eACbnE,OAAA,CAAC9B,UAAU;cAACqG,OAAO,EAAC,OAAO;cAACM,SAAS;cAACtC,EAAE,EAAE;gBACxCG,QAAQ,EAAE,QAAQ;gBAClBoC,YAAY,EAAE,UAAU;gBACxBtC,OAAO,EAAE,aAAa;gBACtBuC,eAAe,EAAE,CAAC;gBAClBC,eAAe,EAAE;cACnB,CAAE;cAAA3C,QAAA,EACCT,QAAQ,CAACX;YAAW;cAAA+C,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACX,CAAC,eACbnE,OAAA,CAAC/B,GAAG;cAACsE,EAAE,EAAE;gBAAEC,OAAO,EAAE,MAAM;gBAAEyC,QAAQ,EAAE,MAAM;gBAAEC,GAAG,EAAE;cAAI,CAAE;cAAA7C,QAAA,EACtDT,QAAQ,CAACR,IAAI,CAAC+D,GAAG,CAAC,CAACpD,GAAG,EAAEqD,KAAK,kBAC5BpF,OAAA,CAACd,IAAI;gBAEHmG,KAAK,EAAEtD,GAAI;gBACXuD,IAAI,EAAC,OAAO;gBACZ/C,EAAE,EAAE;kBACFgD,eAAe,EAAE,0BAA0B;kBAC3Cb,QAAQ,EAAE,QAAQ;kBAClBc,EAAE,EAAE;gBACN;cAAE,GAPGJ,KAAK;gBAAApB,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAQX,CACF;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACC,CAAC;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACK,CAAC,eACdnE,OAAA,CAACvB,WAAW;YAAC8D,EAAE,EAAE;cAAEkD,EAAE,EAAE;YAAE,CAAE;YAAApD,QAAA,eACzBrC,OAAA,CAACtB,MAAM;cACL4G,IAAI,EAAC,OAAO;cACZV,KAAK,EAAC,SAAS;cACfc,IAAI,EAAE9D,QAAQ,CAACV,IAAK;cACpB4C,MAAM,EAAC,QAAQ;cACf6B,GAAG,EAAC,qBAAqB;cACzBC,SAAS,eAAE5F,OAAA,CAACJ,QAAQ;gBAAAoE,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE,CAAE;cACxBI,OAAO,EAAC,WAAW;cACnBhC,EAAE,EAAE;gBAAEsD,YAAY,EAAE;cAAE,CAAE;cAAAxD,QAAA,EACzB;YAED;cAAA2B,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAQ;UAAC;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACE,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACX,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACF;IAAC,GA7EsBvC,QAAQ,CAACd,EAAE;MAAAkD,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OA8EpC,CAAC;EAEX,CAAC;;EAED;EACA,MAAM2B,eAAe,GAAI3E,QAAQ,IAAK;IACpC,QAAOA,QAAQ;MACb,KAAK,OAAO;QAAE,oBAAOnB,OAAA,CAACb,QAAQ;UAAA6E,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACjC,KAAK,OAAO;QAAE,oBAAOnE,OAAA,CAACH,cAAc;UAAAmE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACvC,KAAK,QAAQ;QAAE,oBAAOnE,OAAA,CAACX,OAAO;UAAA2E,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACjC,KAAK,SAAS;QAAE,oBAAOnE,OAAA,CAACV,MAAM;UAAA0E,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACjC,KAAK,QAAQ;QAAE,oBAAOnE,OAAA,CAACF,UAAU;UAAAkE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACpC,KAAK,aAAa;QAAE,oBAAOnE,OAAA,CAACN,MAAM;UAAAsE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MACrC;QAAS,oBAAOnE,OAAA,CAACP,cAAc;UAAAuE,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;IACpC;EACF,CAAC;EAED,oBACEnE,OAAA,CAAC/B,GAAG;IAAC8H,SAAS,EAAC,0BAA0B;IAAA1D,QAAA,gBACvCrC,OAAA,CAAC9B,UAAU;MAACqG,OAAO,EAAC,IAAI;MAACC,SAAS,EAAC,IAAI;MAACC,YAAY;MAACG,KAAK,EAAC,SAAS;MAAAvC,QAAA,EAAC;IAErE;MAAA2B,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAY,CAAC,eACbnE,OAAA,CAAC9B,UAAU;MAACqG,OAAO,EAAC,WAAW;MAACM,SAAS;MAACtC,EAAE,EAAE;QAAEiD,EAAE,EAAE;MAAE,CAAE;MAAAnD,QAAA,EAAC;IAEzD;MAAA2B,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAY,CAAC,eAGbnE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAEyD,YAAY,EAAE,CAAC;QAAEC,WAAW,EAAE,SAAS;QAAET,EAAE,EAAE;MAAE,CAAE;MAAAnD,QAAA,eAC1DrC,OAAA,CAAC3B,IAAI;QAAC6H,KAAK,EAAE/F,QAAS;QAACgG,QAAQ,EAAE1F,eAAgB;QAAC2F,QAAQ;QAAA/D,QAAA,gBACxDrC,OAAA,CAAC1B,GAAG;UAAC+G,KAAK,EAAC;QAAe;UAAArB,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC,eAC7BnE,OAAA,CAAC1B,GAAG;UAAC+G,KAAK,EAAC;QAAoB;UAAArB,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAE,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAC9B;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACJ,CAAC,eAGNnE,OAAA,CAAC7B,IAAI;MAACkI,SAAS;MAACC,OAAO,EAAE,CAAE;MAAC/D,EAAE,EAAE;QAAEiD,EAAE,EAAE;MAAE,CAAE;MAAAnD,QAAA,gBACxCrC,OAAA,CAAC7B,IAAI;QAAC+D,IAAI;QAACC,EAAE,EAAE,EAAG;QAACC,EAAE,EAAE,CAAE;QAAAC,QAAA,eACvBrC,OAAA,CAAChB,SAAS;UACRuH,SAAS;UACTC,WAAW,EAAC,yDAAyD;UACrEjC,OAAO,EAAC,UAAU;UAClB2B,KAAK,EAAE7F,WAAY;UACnB8F,QAAQ,EAAGxC,CAAC,IAAKrD,cAAc,CAACqD,CAAC,CAACG,MAAM,CAACoC,KAAK,CAAE;UAChDO,UAAU,EAAE;YACVC,cAAc,eACZ1G,OAAA,CAACf,cAAc;cAACiE,QAAQ,EAAC,OAAO;cAAAb,QAAA,eAC9BrC,OAAA,CAACT,MAAM;gBAAAyE,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACI;UAEpB;QAAE;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACE,CAAC,eACPnE,OAAA,CAAC7B,IAAI;QAAC+D,IAAI;QAACC,EAAE,EAAE,EAAG;QAACC,EAAE,EAAE,CAAE;QAAAC,QAAA,eACvBrC,OAAA,CAAC/B,GAAG;UAACsE,EAAE,EAAE;YAAEC,OAAO,EAAE,MAAM;YAAEM,UAAU,EAAE,QAAQ;YAAEL,MAAM,EAAE;UAAO,CAAE;UAAAJ,QAAA,gBACjErC,OAAA,CAACR,UAAU;YAAC+C,EAAE,EAAE;cAAEoE,EAAE,EAAE,CAAC;cAAE/B,KAAK,EAAE;YAAiB;UAAE;YAAAZ,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAE,CAAC,eACtDnE,OAAA,CAAC9B,UAAU;YAACqG,OAAO,EAAC,OAAO;YAAChC,EAAE,EAAE;cAAEoE,EAAE,EAAE;YAAE,CAAE;YAAAtE,QAAA,EAAC;UAAS;YAAA2B,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAY,CAAC,eACjEnE,OAAA,CAAC/B,GAAG;YAACsE,EAAE,EAAE;cAAEC,OAAO,EAAE,MAAM;cAAEyC,QAAQ,EAAE,MAAM;cAAEC,GAAG,EAAE;YAAI,CAAE;YAAA7C,QAAA,EACtDzB,UAAU,CAACuE,GAAG,CAAChE,QAAQ,iBACtBnB,OAAA,CAACd,IAAI;cAEHmG,KAAK,EAAElE,QAAS;cAChByF,OAAO,EAAEA,CAAA,KAAMpG,iBAAiB,CAACW,QAAQ,CAAE;cAC3CoB,EAAE,EAAE;gBACFgD,eAAe,EAAEhF,cAAc,KAAKY,QAAQ,GAAG,cAAc,GAAG,qBAAqB;gBACrFyD,KAAK,EAAErE,cAAc,KAAKY,QAAQ,GAAG,OAAO,GAAG,cAAc;gBAC7D,SAAS,EAAE;kBACToE,eAAe,EAAEhF,cAAc,KAAKY,QAAQ,GAAG,cAAc,GAAG;gBAClE;cACF,CAAE;cACFmE,IAAI,EAAC;YAAO,GAVPnE,QAAQ;cAAA6C,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAWd,CACF;UAAC;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACC,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACF,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACH,CAAC,eAGPnE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAEiD,EAAE,EAAE,CAAC;QAAEhD,OAAO,EAAE;UAAEL,EAAE,EAAE,OAAO;UAAEC,EAAE,EAAE;QAAO;MAAE,CAAE;MAAAC,QAAA,gBACvDrC,OAAA,CAAC9B,UAAU;QAACqG,OAAO,EAAC,OAAO;QAAChC,EAAE,EAAE;UAAEoE,EAAE,EAAE,CAAC;UAAEnB,EAAE,EAAE;YAAErD,EAAE,EAAE,CAAC;YAAEC,EAAE,EAAE;UAAE;QAAE,CAAE;QAAAC,QAAA,EAAC;MAEjE;QAAA2B,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eACbnE,OAAA,CAAC7B,IAAI;QAACkI,SAAS;QAACC,OAAO,EAAE,CAAE;QAAAjE,QAAA,EACxBzB,UAAU,CAACiG,KAAK,CAAC,CAAC,CAAC,CAAC1B,GAAG,CAAChE,QAAQ,iBAC/BnB,OAAA,CAAC7B,IAAI;UAAC+D,IAAI;UAAAG,QAAA,eACRrC,OAAA,CAACtB,MAAM;YACL4G,IAAI,EAAC,OAAO;YACZM,SAAS,EAAEE,eAAe,CAAC3E,QAAQ,CAAE;YACrCoD,OAAO,EAAC,UAAU;YAClBhC,EAAE,EAAE;cACFsD,YAAY,EAAE,CAAC;cACfiB,aAAa,EAAE,MAAM;cACrBH,EAAE,EAAE,CAAC;cACLpB,eAAe,EAAEhF,cAAc,KAAKY,QAAQ,GAAG,0BAA0B,GAAG;YAC9E,CAAE;YACFyF,OAAO,EAAEA,CAAA,KAAMpG,iBAAiB,CAACW,QAAQ,CAAE;YAAAkB,QAAA,EAE1ClB;UAAQ;YAAA6C,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACH;QAAC,GAdKhD,QAAQ;UAAA6C,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAelB,CACP;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACE,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACJ,CAAC,eAGNnE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAEiD,EAAE,EAAE;MAAE,CAAE;MAAAnD,QAAA,eACjBrC,OAAA,CAAC9B,UAAU;QAACqG,OAAO,EAAC,OAAO;QAACK,KAAK,EAAC,gBAAgB;QAAAvC,QAAA,GAAC,UACzC,EAACL,iBAAiB,CAAC+E,MAAM,EAAC,MAAI,EAAClG,SAAS,CAACkG,MAAM,EAAC,YACxD,EAACxG,cAAc,KAAK,KAAK,IAAI,OAAOA,cAAc,EAAE,EACnDF,WAAW,IAAI,cAAcA,WAAW,GAAG;MAAA;QAAA2D,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAClC;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACV,CAAC,EAGLnC,iBAAiB,CAAC+E,MAAM,GAAG,CAAC,gBAC3B/G,OAAA,CAAC7B,IAAI;MAACkI,SAAS;MAACC,OAAO,EAAE,CAAE;MAAC/D,EAAE,EAAE;QAAEiD,EAAE,EAAE;MAAE,CAAE;MAAAnD,QAAA,EACvCL,iBAAiB,CAACmD,GAAG,CAACvD,QAAQ,IAAIK,kBAAkB,CAACL,QAAQ,CAAC;IAAC;MAAAoC,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAC5D,CAAC,gBAEPnE,OAAA,CAAC/B,GAAG;MAACsE,EAAE,EAAE;QAAEyE,SAAS,EAAE,QAAQ;QAAEC,EAAE,EAAE;MAAE,CAAE;MAAA5E,QAAA,gBACtCrC,OAAA,CAAC9B,UAAU;QAACqG,OAAO,EAAC,IAAI;QAAAlC,QAAA,EAAC;MAAyC;QAAA2B,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eAC/EnE,OAAA,CAAC9B,UAAU;QAACqG,OAAO,EAAC,OAAO;QAACK,KAAK,EAAC,gBAAgB;QAAAvC,QAAA,EAAC;MAEnD;QAAA2B,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACV,CACN,eAGDnE,OAAA,CAAC5B,KAAK;MAACmE,EAAE,EAAE;QAAE2E,CAAC,EAAE,CAAC;QAAE1B,EAAE,EAAE,CAAC;QAAExC,OAAO,EAAE;MAA2B,CAAE;MAAAX,QAAA,gBAC9DrC,OAAA,CAAC/B,GAAG;QAACsE,EAAE,EAAE;UAAEC,OAAO,EAAE,MAAM;UAAEM,UAAU,EAAE,QAAQ;UAAE0C,EAAE,EAAE;QAAE,CAAE;QAAAnD,QAAA,gBACxDrC,OAAA,CAAC/B,GAAG;UACFuG,SAAS,EAAC,KAAK;UACfhB,GAAG,EAAC,iCAAiC;UACrCC,GAAG,EAAC,eAAe;UACnBlB,EAAE,EAAE;YACFE,MAAM,EAAE,EAAE;YACVkE,EAAE,EAAE;UACN;QAAE;UAAA3C,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH,CAAC,eACFnE,OAAA,CAAC9B,UAAU;UAACqG,OAAO,EAAC,IAAI;UAACE,YAAY;UAAClC,EAAE,EAAE;YAAEiD,EAAE,EAAE;UAAE,CAAE;UAAAnD,QAAA,EAAC;QAErD;UAAA2B,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAY,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACV,CAAC,eACNnE,OAAA,CAAC9B,UAAU;QAACqG,OAAO,EAAC,OAAO;QAACM,SAAS;QAAAxC,QAAA,EAAC;MAEtC;QAAA2B,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eACbnE,OAAA,CAACtB,MAAM;QAAC6F,OAAO,EAAC,WAAW;QAACK,KAAK,EAAC,SAAS;QAAAvC,QAAA,EAAC;MAE5C;QAAA2B,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAQ,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACJ,CAAC;EAAA;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OACL,CAAC;AAEV,CAAC;AAACjE,EAAA,CAthBID,SAAS;AAAAkH,EAAA,GAATlH,SAAS;AAwhBf,eAAeA,SAAS;AAAC,IAAAkH,EAAA;AAAAC,YAAA,CAAAD,EAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}