

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS'
================================================================
* Date:           Tue Aug 24 11:37:17 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.123 us|  0.123 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_TROTTERS  |       35|       35|        10|          8|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln198_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln198"   --->   Operation 14 'read' 'sext_ln198_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln198_cast = sext i58 %sext_ln198_read"   --->   Operation 15 'sext' 'sext_ln198_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_15, void @empty_16, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %t"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_1 = load i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 23 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_6 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 24 'getelementptr' 'trottersLocal_V_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_6 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 25 'getelementptr' 'trottersLocal_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_6 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 26 'getelementptr' 'trottersLocal_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_6 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 27 'getelementptr' 'trottersLocal_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_7 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 28 'getelementptr' 'trottersLocal_V_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_7 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 29 'getelementptr' 'trottersLocal_V_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_7 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 30 'getelementptr' 'trottersLocal_V_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_7 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 31 'getelementptr' 'trottersLocal_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln299 = icmp_eq  i3 %t_1, i3 4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:299]   --->   Operation 32 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln299 = add i3 %t_1, i3 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:299]   --->   Operation 33 'add' 'add_ln299' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %.split3, void %.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:299]   --->   Operation 34 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln303 = trunc i3 %t_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 35 'trunc' 'trunc_ln303' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load = load i3 %trottersLocal_V_0_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 36 'load' 'trottersLocal_V_0_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load = load i3 %trottersLocal_V_1_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 37 'load' 'trottersLocal_V_1_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 38 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load = load i3 %trottersLocal_V_2_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 38 'load' 'trottersLocal_V_2_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load = load i3 %trottersLocal_V_3_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 39 'load' 'trottersLocal_V_3_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_1 = load i3 %trottersLocal_V_0_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 40 'load' 'trottersLocal_V_0_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_1 = load i3 %trottersLocal_V_1_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 41 'load' 'trottersLocal_V_1_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_1 = load i3 %trottersLocal_V_2_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 42 'load' 'trottersLocal_V_2_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_1 = load i3 %trottersLocal_V_3_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 43 'load' 'trottersLocal_V_3_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln299 = store i3 %add_ln299, i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:299]   --->   Operation 44 'store' 'store_ln299' <Predicate = (!icmp_ln299)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_4 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 45 'getelementptr' 'trottersLocal_V_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_4 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 46 'getelementptr' 'trottersLocal_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_4 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 47 'getelementptr' 'trottersLocal_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_4 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 48 'getelementptr' 'trottersLocal_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_5 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 49 'getelementptr' 'trottersLocal_V_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_5 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 50 'getelementptr' 'trottersLocal_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_5 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 51 'getelementptr' 'trottersLocal_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_5 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 52 'getelementptr' 'trottersLocal_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load = load i3 %trottersLocal_V_0_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 53 'load' 'trottersLocal_V_0_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load = load i3 %trottersLocal_V_1_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 54 'load' 'trottersLocal_V_1_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load = load i3 %trottersLocal_V_2_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 55 'load' 'trottersLocal_V_2_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load = load i3 %trottersLocal_V_3_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 56 'load' 'trottersLocal_V_3_load' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.45ns)   --->   "%tmp = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load, i512 %trottersLocal_V_1_load, i512 %trottersLocal_V_2_load, i512 %trottersLocal_V_3_load, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 57 'mux' 'tmp' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_1 = load i3 %trottersLocal_V_0_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 58 'load' 'trottersLocal_V_0_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_1 = load i3 %trottersLocal_V_1_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 59 'load' 'trottersLocal_V_1_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_1 = load i3 %trottersLocal_V_2_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 60 'load' 'trottersLocal_V_2_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_1 = load i3 %trottersLocal_V_3_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 61 'load' 'trottersLocal_V_3_load_1' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/1] (0.45ns)   --->   "%tmp_3 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_1, i512 %trottersLocal_V_1_load_1, i512 %trottersLocal_V_2_load_1, i512 %trottersLocal_V_3_load_1, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 62 'mux' 'tmp_3' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_2 = load i3 %trottersLocal_V_0_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 63 'load' 'trottersLocal_V_0_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 64 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_2 = load i3 %trottersLocal_V_1_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 64 'load' 'trottersLocal_V_1_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 65 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_2 = load i3 %trottersLocal_V_2_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 65 'load' 'trottersLocal_V_2_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 66 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_2 = load i3 %trottersLocal_V_3_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 66 'load' 'trottersLocal_V_3_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 67 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_3 = load i3 %trottersLocal_V_0_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 67 'load' 'trottersLocal_V_0_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 68 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_3 = load i3 %trottersLocal_V_1_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 68 'load' 'trottersLocal_V_1_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 69 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_3 = load i3 %trottersLocal_V_2_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 69 'load' 'trottersLocal_V_2_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 70 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_3 = load i3 %trottersLocal_V_3_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 70 'load' 'trottersLocal_V_3_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_2 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 71 'getelementptr' 'trottersLocal_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_2 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 72 'getelementptr' 'trottersLocal_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_2 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 73 'getelementptr' 'trottersLocal_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_2 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 74 'getelementptr' 'trottersLocal_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_3 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 75 'getelementptr' 'trottersLocal_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_3 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 76 'getelementptr' 'trottersLocal_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_3 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 77 'getelementptr' 'trottersLocal_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_3 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 78 'getelementptr' 'trottersLocal_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln198_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 79 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 80 'write' 'write_ln303' <Predicate = (!icmp_ln299)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_2 = load i3 %trottersLocal_V_0_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 81 'load' 'trottersLocal_V_0_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 82 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_2 = load i3 %trottersLocal_V_1_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 82 'load' 'trottersLocal_V_1_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 83 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_2 = load i3 %trottersLocal_V_2_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 83 'load' 'trottersLocal_V_2_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 84 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_2 = load i3 %trottersLocal_V_3_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 84 'load' 'trottersLocal_V_3_load_2' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 85 [1/1] (0.45ns)   --->   "%tmp_4 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_2, i512 %trottersLocal_V_1_load_2, i512 %trottersLocal_V_2_load_2, i512 %trottersLocal_V_3_load_2, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 85 'mux' 'tmp_4' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_3 = load i3 %trottersLocal_V_0_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 86 'load' 'trottersLocal_V_0_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 87 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_3 = load i3 %trottersLocal_V_1_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 87 'load' 'trottersLocal_V_1_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 88 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_3 = load i3 %trottersLocal_V_2_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 88 'load' 'trottersLocal_V_2_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 89 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_3 = load i3 %trottersLocal_V_3_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 89 'load' 'trottersLocal_V_3_load_3' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 90 [1/1] (0.45ns)   --->   "%tmp_5 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_3, i512 %trottersLocal_V_1_load_3, i512 %trottersLocal_V_2_load_3, i512 %trottersLocal_V_3_load_3, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 90 'mux' 'tmp_5' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_4 = load i3 %trottersLocal_V_0_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 91 'load' 'trottersLocal_V_0_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 92 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_4 = load i3 %trottersLocal_V_1_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 92 'load' 'trottersLocal_V_1_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 93 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_4 = load i3 %trottersLocal_V_2_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 93 'load' 'trottersLocal_V_2_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 94 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_4 = load i3 %trottersLocal_V_3_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 94 'load' 'trottersLocal_V_3_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 95 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_5 = load i3 %trottersLocal_V_0_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 95 'load' 'trottersLocal_V_0_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 96 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_5 = load i3 %trottersLocal_V_1_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 96 'load' 'trottersLocal_V_1_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 97 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_5 = load i3 %trottersLocal_V_2_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 97 'load' 'trottersLocal_V_2_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 98 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_5 = load i3 %trottersLocal_V_3_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 98 'load' 'trottersLocal_V_3_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr = getelementptr i512 %trottersLocal_V_3, i64 0, i64 7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 99 'getelementptr' 'trottersLocal_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr = getelementptr i512 %trottersLocal_V_2, i64 0, i64 7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 100 'getelementptr' 'trottersLocal_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr = getelementptr i512 %trottersLocal_V_1, i64 0, i64 7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 101 'getelementptr' 'trottersLocal_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr = getelementptr i512 %trottersLocal_V_0, i64 0, i64 7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 102 'getelementptr' 'trottersLocal_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr_1 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 103 'getelementptr' 'trottersLocal_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr_1 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 104 'getelementptr' 'trottersLocal_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr_1 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 105 'getelementptr' 'trottersLocal_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr_1 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:202]   --->   Operation 106 'getelementptr' 'trottersLocal_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 107 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_3, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 108 'write' 'write_ln303' <Predicate = (!icmp_ln299)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 109 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_4 = load i3 %trottersLocal_V_0_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 109 'load' 'trottersLocal_V_0_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 110 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_4 = load i3 %trottersLocal_V_1_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 110 'load' 'trottersLocal_V_1_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 111 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_4 = load i3 %trottersLocal_V_2_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 111 'load' 'trottersLocal_V_2_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 112 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_4 = load i3 %trottersLocal_V_3_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 112 'load' 'trottersLocal_V_3_load_4' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 113 [1/1] (0.45ns)   --->   "%tmp_6 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_4, i512 %trottersLocal_V_1_load_4, i512 %trottersLocal_V_2_load_4, i512 %trottersLocal_V_3_load_4, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 113 'mux' 'tmp_6' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_5 = load i3 %trottersLocal_V_0_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 114 'load' 'trottersLocal_V_0_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 115 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_5 = load i3 %trottersLocal_V_1_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 115 'load' 'trottersLocal_V_1_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 116 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_5 = load i3 %trottersLocal_V_2_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 116 'load' 'trottersLocal_V_2_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 117 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_5 = load i3 %trottersLocal_V_3_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 117 'load' 'trottersLocal_V_3_load_5' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 118 [1/1] (0.45ns)   --->   "%tmp_7 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_5, i512 %trottersLocal_V_1_load_5, i512 %trottersLocal_V_2_load_5, i512 %trottersLocal_V_3_load_5, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 118 'mux' 'tmp_7' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_6 = load i3 %trottersLocal_V_0_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 119 'load' 'trottersLocal_V_0_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 120 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_6 = load i3 %trottersLocal_V_1_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 120 'load' 'trottersLocal_V_1_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 121 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_6 = load i3 %trottersLocal_V_2_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 121 'load' 'trottersLocal_V_2_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 122 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_6 = load i3 %trottersLocal_V_3_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 122 'load' 'trottersLocal_V_3_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 123 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load_7 = load i3 %trottersLocal_V_0_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 123 'load' 'trottersLocal_V_0_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 124 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load_7 = load i3 %trottersLocal_V_1_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 124 'load' 'trottersLocal_V_1_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 125 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load_7 = load i3 %trottersLocal_V_2_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 125 'load' 'trottersLocal_V_2_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 126 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load_7 = load i3 %trottersLocal_V_3_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 126 'load' 'trottersLocal_V_3_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln299)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 127 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_4, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 127 'write' 'write_ln303' <Predicate = (!icmp_ln299)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 128 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_6 = load i3 %trottersLocal_V_0_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 128 'load' 'trottersLocal_V_0_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 129 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_6 = load i3 %trottersLocal_V_1_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 129 'load' 'trottersLocal_V_1_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 130 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_6 = load i3 %trottersLocal_V_2_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 130 'load' 'trottersLocal_V_2_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 131 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_6 = load i3 %trottersLocal_V_3_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 131 'load' 'trottersLocal_V_3_load_6' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 132 [1/1] (0.45ns)   --->   "%tmp_8 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_6, i512 %trottersLocal_V_1_load_6, i512 %trottersLocal_V_2_load_6, i512 %trottersLocal_V_3_load_6, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 132 'mux' 'tmp_8' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load_7 = load i3 %trottersLocal_V_0_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 133 'load' 'trottersLocal_V_0_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 134 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load_7 = load i3 %trottersLocal_V_1_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 134 'load' 'trottersLocal_V_1_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 135 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load_7 = load i3 %trottersLocal_V_2_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 135 'load' 'trottersLocal_V_2_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 136 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load_7 = load i3 %trottersLocal_V_3_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 136 'load' 'trottersLocal_V_3_load_7' <Predicate = (!icmp_ln299)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 137 [1/1] (0.45ns)   --->   "%tmp_9 = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load_7, i512 %trottersLocal_V_1_load_7, i512 %trottersLocal_V_2_load_7, i512 %trottersLocal_V_3_load_7, i2 %trunc_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 137 'mux' 'tmp_9' <Predicate = (!icmp_ln299)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 138 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_5, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 138 'write' 'write_ln303' <Predicate = (!icmp_ln299)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 139 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_6, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 139 'write' 'write_ln303' <Predicate = (!icmp_ln299)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 140 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_7, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 140 'write' 'write_ln303' <Predicate = (!icmp_ln299)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 141 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_8, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 141 'write' 'write_ln303' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln299 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:299]   --->   Operation 142 'specpipeline' 'specpipeline_ln299' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:299]   --->   Operation 143 'specloopname' 'specloopname_ln299' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (2.43ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr, i512 %tmp_9, i64 18446744073709551615" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 144 'write' 'write_ln303' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('trottersLocal_V_0_addr_7', /home/edci/workspace/SQA_kernels/src/qmc.cpp:202) [51]  (0 ns)
	'load' operation ('trottersLocal_V_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on array 'trottersLocal_V_0' [60]  (1.2 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'load' operation ('trottersLocal_V_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on array 'trottersLocal_V_0' [60]  (1.2 ns)
	'mux' operation ('tmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [64]  (0.453 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/edci/workspace/SQA_kernels/src/qmc.cpp:198) [47]  (0 ns)
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [65]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [71]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [77]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [83]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [89]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [95]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [101]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) on port 'gmem0' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [107]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
