
# Links

While developing Risky, I came across a ton of useful websites. To not forget these, I indexed most of them here. 

## Assembly instruction reference
description: A reference of all instructions available in RiscV assembly  
keywords: assembly, instruction
https://www.cl.cam.ac.uk/teaching/1617/ECAD+Arch/files/docs/RISCVGreenCardv8-20151013.pdf

## Manual
description: The official RiscV manual about the base instruction set and some of it's extensions.   
keywords: instruction set, isa, riscv  
https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf

## Privileged Manual
description: The official RiscV manual about the privileged instruction set.  
keywords: paging, virtual memory, vm, protection  
https://content.riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf


## Stphen Marz' osblog
description: A very useful though barebones tutorial on how to boot (into rust!) on riscV cpus.  
keywords: tutorial, rust, kernel, osdev  
http://osblog.stephenmarz.com/ch1.html

## Twilco's riscv from scratch
description: A good instruction on how to set up the linker, debugger and compiler for riscv barebones targets.  
links: gdb, linker, debug, assembly, tutorial  
https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-1.html  
https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html  
https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-3.html  
https://twilco.github.io/riscv-from-scratch/2019/07/28/riscv-from-scratch-4.html    
https://github.com/twilco/riscv-from-scratch

## Noteed's linker script
description: I'm not quite sure how useful it is yet, but it's so hard to find good linker script examples that I'm including it anyway.  
keywords: linker, linkerscript  
https://github.com/noteed/riscv-hello-c/blob/master/env/qemu-sifive_u/default.lds

## ImperialViolet's RiscV reference
description: A short but useful overview of riscv assembly.  
keywords: assembly  
https://www.imperialviolet.org/2016/12/31/riscv.html

## SiFive Unleashed Qemu source
description: The source code of the emulator we use. Includes a memory map and the IO devices available.  
keywords: qemu  
https://github.com/qemu/qemu/blob/master/hw/riscv/sifive_u.c  
https://github.com/qemu/qemu/blob/master/hw/riscv/

## Osdev bare bones tutorial
https://wiki.osdev.org/HiFive-1_Bare_Bones

## Phil-opp's kernel in rust tutorial
https://os.phil-opp.com/
https://os.phil-opp.com/printing-to-screen/

## SiFive Unleashed manual
description: SiFive Unleasehed specific information, about memory maps, memory layouts and hardware components.