# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../2022 exam1.srcs/sources_1/imports/code/exam1_B.v" \
"../../../../2022 exam1.srcs/sources_1/imports/code/exam1_B_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
