# RTL Challenge 
- Verilog
- SystemVerilog

Questions from :
- https://hdlbits.01xz.net/wiki/Main_Page
- https://siliconsprint.com/



---

##  Day-wise Progress

- **[DAY 1 – Priority Encoder](./DAY_1)**
- **[DAY 2 – BCD TO 7 SEG DISPLAY](./DAY_2)**
- **[DAY 3 – Multiplexers_HDLBits](./DAY_3)**



