FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0

/* bench 15259.7.0 7c16a5f32df4 */
/* bench 15259.7.1 473d6c066b6d */
/* bench 15259.7.2 51c1a9e53617 */
/* bench 15259.7.3 9872ebcfb2ff */
/* bench 15259.7.4 4896aae317ff */
/* bench 15259.7.5 121d3b1b4c64 */
/* bench 15259.7.6 247f514b9f01 */
/* bench 15259.7.7 0b0d6653a1e1 */
/* bench 15259.7.8 493c0ec6b862 */
/* bench 15259.7.9 ac72c9bb22d2 */
/* bench 15259.7.10 ccaf88f28735 */
enum sprd_mcdt_channel_type {
	SPRD_MCDT_DAC_CHAN,
	SPRD_MCDT_ADC_CHAN,
	SPRD_MCDT_UNKNOWN_CHAN,
};

enum sprd_mcdt_dma_chan {
	SPRD_MCDT_DMA_CH0,
	SPRD_MCDT_DMA_CH1,
	SPRD_MCDT_DMA_CH2,
	SPRD_MCDT_DMA_CH3,
	SPRD_MCDT_DMA_CH4,
};

struct sprd_mcdt_chan_callback {
	void (*notify)(void *data);
	void *data;
};

/**
 * struct sprd_mcdt_chan - this struct represents a single channel instance
 * @mcdt: the mcdt controller
 * @id: channel id
 * @fifo_phys: channel fifo physical address which is used for DMA transfer
/* bench 24906.4.0 e5beebfc48d1 */
/* bench 24906.4.1 8007f5920746 */
/* bench 24906.4.2 1d581ac746fa */
/* bench 24906.4.3 608db3b30608 */
/* bench 24906.4.4 4510c6af63bf */
/* bench 24906.4.5 baec00c556b7 */
/* bench 24906.4.6 417d1ca1b55a */
/* bench 24906.4.7 31b3f0288c4d */
/* bench 24906.4.8 38a4af253f7e */
/* bench 24906.4.9 abb872011e3d */
 * @cb: channel fifo interrupt's callback interface to notify the fifo events
 * @dma_enable: indicate if use DMA mode to transfer data
 * @int_enable: indicate if use interrupt mode to notify users to read or
 * write data manually
 * @list: used to link into the global list
 *
 * Note: users should not modify any members of this structure.
 */
struct sprd_mcdt_chan {
	struct sprd_mcdt_dev *mcdt;
	u8 id;
	unsigned long fifo_phys;
	enum sprd_mcdt_channel_type type;
	enum sprd_mcdt_dma_chan dma_chan;
	struct sprd_mcdt_chan_callback *cb;
	bool dma_enable;
	bool int_enable;
	struct list_head list;
};
/* bench 7657.6.0 1aeab3b86acd */
/* bench 7657.6.1 a57be2b7802c */
/* bench 7657.6.2 18db2e933b9d */
/* bench 7657.6.3 113166909270 */
/* bench 7657.6.4 850ad2646055 */
/* bench 7657.6.5 8becff343e99 */
struct sprd_mcdt_chan *sprd_mcdt_request_chan(u8 channel,
					      enum sprd_mcdt_channel_type type);
void sprd_mcdt_free_chan(struct sprd_mcdt_chan *chan);

int sprd_mcdt_chan_write(struct sprd_mcdt_chan *chan, char *tx_buf, u32 size);
int sprd_mcdt_chan_read(struct sprd_mcdt_chan *chan, char *rx_buf, u32 size);
int sprd_mcdt_chan_int_enable(struct sprd_mcdt_chan *chan, u32 water_mark,
/* bench 5127.6.0 0b70697f449a */
/* bench 5127.6.1 fcc873b59ffe */
/* bench 5127.6.2 75dba9ef10a4 */
/* bench 6063.6.0 a0da7e200f48 */
/* bench 6063.6.1 452a3e07f512 */
/* bench 6063.6.2 ff3acf78d2f4 */
/* bench 6063.6.3 f26fc77e0852 */
/* bench 6063.6.4 8e100819336b */
/* bench 5127.6.3 610580893a02 */
/* bench 5127.6.4 e5bb7058dde4 */
int sprd_mcdt_chan_dma_enable(struct sprd_mcdt_chan *chan,
			      enum sprd_mcdt_dma_chan dma_chan, u32 water_mark);
void sprd_mcdt_chan_dma_disable(struct sprd_mcdt_chan *chan);

#else

struct sprd_mcdt_chan *sprd_mcdt_request_chan(u8 channel,
					      enum sprd_mcdt_channel_type type)
{
	return NULL;
}

void sprd_mcdt_free_chan(struct sprd_mcdt_chan *chan)
{ }

int sprd_mcdt_chan_write(struct sprd_mcdt_chan *chan, char *tx_buf, u32 size)
{
	return -EINVAL;
}

int sprd_mcdt_chan_read(struct sprd_mcdt_chan *chan, char *rx_buf, u32 size)
{
	return 0;
}

int sprd_mcdt_chan_int_enable(struct sprd_mcdt_chan *chan, u32 water_mark,
			      struct sprd_mcdt_chan_callback *cb)
{
	return -EINVAL;
}

void sprd_mcdt_chan_int_disable(struct sprd_mcdt_chan *chan)
{ }

int sprd_mcdt_chan_dma_enable(struct sprd_mcdt_chan *chan,
			      enum sprd_mcdt_dma_chan dma_chan, u32 water_mark)
{
	return -EINVAL;
}

void sprd_mcdt_chan_dma_disable(struct sprd_mcdt_chan *chan)
{ }

#endif

#endif /* __SPRD_MCDT_H */
