PACKAGE my_lib IS


	component MUX_4x4to1 is
		port(	in0: in std_logic_vector(3 downto 0);
				in1: in std_logic_vector(3 downto 0);
				in2: in std_logic_vector(3 downto 0);
				in3: in std_logic_vector(3 downto 0);
				sel: in std_logic_vector(1 downto 0);
			output: out std_logic_vector(3 downto 0));
	end component;

END PACKAGE my_lib;