Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Sep 20 11:06:54 2018
| Host         : DESKTOP-VGS1O6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file btn_queue_timing_summary_routed.rpt -pb btn_queue_timing_summary_routed.pb -rpx btn_queue_timing_summary_routed.rpx -warn_on_violation
| Design       : btn_queue
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: my_btn1/dbsign_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_btn2/dbsign_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.487        0.000                      0                  100        0.238        0.000                      0                  100        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.487        0.000                      0                  100        0.238        0.000                      0                  100        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.694ns (16.919%)  route 3.408ns (83.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.712     8.680    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y84         FDRE                                         r  my_btn2/divcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.311    14.311    my_btn2/CLK
    SLICE_X63Y84         FDRE                                         r  my_btn2/divcounter_reg[8]/C
                         clock pessimism              0.244    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X63Y84         FDRE (Setup_fdre_C_R)       -0.352    14.167    my_btn2/divcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.694ns (17.439%)  route 3.286ns (82.561%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.589     8.558    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y87         FDRE                                         r  my_btn2/divcounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.314    14.314    my_btn2/CLK
    SLICE_X63Y87         FDRE                                         r  my_btn2/divcounter_reg[19]/C
                         clock pessimism              0.242    14.555    
                         clock uncertainty           -0.035    14.520    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.352    14.168    my_btn2/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.694ns (17.912%)  route 3.180ns (82.088%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.484     8.453    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y85         FDRE                                         r  my_btn2/divcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.312    14.312    my_btn2/CLK
    SLICE_X63Y85         FDRE                                         r  my_btn2/divcounter_reg[10]/C
                         clock pessimism              0.242    14.553    
                         clock uncertainty           -0.035    14.518    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.352    14.166    my_btn2/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.694ns (18.099%)  route 3.140ns (81.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.444     8.413    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.313    14.313    my_btn2/CLK
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[13]/C
                         clock pessimism              0.242    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.352    14.167    my_btn2/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.694ns (18.099%)  route 3.140ns (81.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.444     8.413    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.313    14.313    my_btn2/CLK
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[14]/C
                         clock pessimism              0.242    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.352    14.167    my_btn2/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.694ns (18.099%)  route 3.140ns (81.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.444     8.413    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.313    14.313    my_btn2/CLK
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[15]/C
                         clock pessimism              0.242    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.352    14.167    my_btn2/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 my_btn2/divcounter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.694ns (18.413%)  route 3.075ns (81.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.419     4.578    my_btn2/CLK
    SLICE_X62Y84         FDSE                                         r  my_btn2/divcounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDSE (Prop_fdse_C_Q)         0.379     4.957 r  my_btn2/divcounter_reg[17]/Q
                         net (fo=7, routed)           1.324     6.281    my_btn2/divcounter_reg_n_0_[17]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.105     6.386 f  my_btn2/divcounter[23]_i_3__0/O
                         net (fo=3, routed)           0.526     6.912    my_btn2/divcounter[23]_i_3__0_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.105     7.017 r  my_btn2/divcounter[23]_i_6__0/O
                         net (fo=2, routed)           0.847     7.864    my_btn2/divcounter[23]_i_6__0_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.105     7.969 r  my_btn2/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.379     8.348    my_btn2/divcounter[22]_i_1__0_n_0
    SLICE_X63Y88         FDRE                                         r  my_btn2/divcounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.314    14.314    my_btn2/CLK
    SLICE_X63Y88         FDRE                                         r  my_btn2/divcounter_reg[22]/C
                         clock pessimism              0.242    14.555    
                         clock uncertainty           -0.035    14.520    
    SLICE_X63Y88         FDRE (Setup_fdre_C_R)       -0.352    14.168    my_btn2/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 my_btn1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.823ns (44.878%)  route 2.239ns (55.122%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.408     4.567    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     5.000 r  my_btn1/button_ff2_reg/Q
                         net (fo=21, routed)          1.585     6.585    my_btn1/button_ff2
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.105     6.690 r  my_btn1/divcounter[8]_i_10/O
                         net (fo=1, routed)           0.000     6.690    my_btn1/divcounter[8]_i_10_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.130 r  my_btn1/divcounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.130    my_btn1/divcounter_reg[8]_i_2_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.228 r  my_btn1/divcounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    my_btn1/divcounter_reg[8]_i_1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.326 r  my_btn1/divcounter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_btn1/divcounter_reg[10]_i_1_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.424 r  my_btn1/divcounter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    my_btn1/divcounter_reg[15]_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  my_btn1/divcounter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    my_btn1/divcounter_reg[19]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.722 r  my_btn1/divcounter_reg[22]_i_2/O[2]
                         net (fo=1, routed)           0.655     8.377    my_btn1/divcounter_reg[22]_i_2_n_5
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.253     8.630 r  my_btn1/divcounter[23]_i_2__0/O
                         net (fo=1, routed)           0.000     8.630    my_btn1/divcounter[23]_i_2__0_n_0
    SLICE_X60Y82         FDSE                                         r  my_btn1/divcounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.309    14.309    my_btn1/CLK
    SLICE_X60Y82         FDSE                                         r  my_btn1/divcounter_reg[23]/C
                         clock pessimism              0.226    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X60Y82         FDSE (Setup_fdse_C_D)        0.074    14.573    my_btn1/divcounter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 my_btn1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.789ns (44.347%)  route 2.245ns (55.653%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.408     4.567    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     5.000 r  my_btn1/button_ff2_reg/Q
                         net (fo=21, routed)          1.585     6.585    my_btn1/button_ff2
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.105     6.690 r  my_btn1/divcounter[8]_i_10/O
                         net (fo=1, routed)           0.000     6.690    my_btn1/divcounter[8]_i_10_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.130 r  my_btn1/divcounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.130    my_btn1/divcounter_reg[8]_i_2_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.228 r  my_btn1/divcounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    my_btn1/divcounter_reg[8]_i_1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.326 r  my_btn1/divcounter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_btn1/divcounter_reg[10]_i_1_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.424 r  my_btn1/divcounter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    my_btn1/divcounter_reg[15]_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.684 r  my_btn1/divcounter_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.660     8.345    my_btn1/divcounter_reg[19]_i_1_n_4
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.257     8.602 r  my_btn1/divcounter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     8.602    my_btn1/divcounter[20]_i_1__0_n_0
    SLICE_X60Y82         FDSE                                         r  my_btn1/divcounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.309    14.309    my_btn1/CLK
    SLICE_X60Y82         FDSE                                         r  my_btn1/divcounter_reg[20]/C
                         clock pessimism              0.226    14.534    
                         clock uncertainty           -0.035    14.499    
    SLICE_X60Y82         FDSE (Setup_fdse_C_D)        0.072    14.571    my_btn1/divcounter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 my_btn1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.787ns (44.382%)  route 2.239ns (55.618%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.408     4.567    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     5.000 r  my_btn1/button_ff2_reg/Q
                         net (fo=21, routed)          1.585     6.585    my_btn1/button_ff2
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.105     6.690 r  my_btn1/divcounter[8]_i_10/O
                         net (fo=1, routed)           0.000     6.690    my_btn1/divcounter[8]_i_10_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.130 r  my_btn1/divcounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.130    my_btn1/divcounter_reg[8]_i_2_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.228 r  my_btn1/divcounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    my_btn1/divcounter_reg[8]_i_1_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.326 r  my_btn1/divcounter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    my_btn1/divcounter_reg[10]_i_1_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.424 r  my_btn1/divcounter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    my_btn1/divcounter_reg[15]_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.689 r  my_btn1/divcounter_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.655     8.344    my_btn1/divcounter_reg[19]_i_1_n_6
    SLICE_X60Y81         LUT6 (Prop_lut6_I5_O)        0.250     8.594 r  my_btn1/divcounter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     8.594    my_btn1/divcounter[18]_i_1__0_n_0
    SLICE_X60Y81         FDSE                                         r  my_btn1/divcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.308    14.308    my_btn1/CLK
    SLICE_X60Y81         FDSE                                         r  my_btn1/divcounter_reg[18]/C
                         clock pessimism              0.226    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X60Y81         FDSE (Setup_fdse_C_D)        0.076    14.574    my_btn1/divcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  5.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 my_btn1/divcounter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.275ns (77.301%)  route 0.081ns (22.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    my_btn1/CLK
    SLICE_X60Y81         FDSE                                         r  my_btn1/divcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDSE (Prop_fdse_C_Q)         0.164     1.632 r  my_btn1/divcounter_reg[18]/Q
                         net (fo=6, routed)           0.081     1.713    my_btn1/divcounter[18]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.758 r  my_btn1/divcounter[19]_i_3/O
                         net (fo=1, routed)           0.000     1.758    my_btn1/divcounter[19]_i_3_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.824 r  my_btn1/divcounter_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    my_btn1/divcounter_reg[19]_i_1_n_5
    SLICE_X61Y81         FDRE                                         r  my_btn1/divcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    my_btn1/CLK
    SLICE_X61Y81         FDRE                                         r  my_btn1/divcounter_reg[19]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.586    my_btn1/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 my_btn1/divcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/dbsign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.396%)  route 0.183ns (49.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.582     1.465    my_btn1/CLK
    SLICE_X61Y78         FDRE                                         r  my_btn1/divcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  my_btn1/divcounter_reg[8]/Q
                         net (fo=7, routed)           0.183     1.789    my_btn1/divcounter[8]
    SLICE_X63Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  my_btn1/dbsign_i_1/O
                         net (fo=1, routed)           0.000     1.834    my_btn1/dbsign_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  my_btn1/dbsign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    my_btn1/CLK
    SLICE_X63Y79         FDRE                                         r  my_btn1/dbsign_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.091     1.593    my_btn1/dbsign_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 my_btn2/divcounter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/dbsign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.782%)  route 0.187ns (45.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    my_btn2/CLK
    SLICE_X62Y86         FDSE                                         r  my_btn2/divcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDSE (Prop_fdse_C_Q)         0.128     1.600 r  my_btn2/divcounter_reg[7]/Q
                         net (fo=6, routed)           0.187     1.788    my_btn2/divcounter_reg_n_0_[7]
    SLICE_X60Y85         LUT5 (Prop_lut5_I4_O)        0.099     1.887 r  my_btn2/dbsign_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    my_btn2/dbsign_i_1__0_n_0
    SLICE_X60Y85         FDRE                                         r  my_btn2/dbsign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.984    my_btn2/CLK
    SLICE_X60Y85         FDRE                                         r  my_btn2/dbsign_reg/C
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.120     1.626    my_btn2/dbsign_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 my_btn1/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  my_btn1/button_ff1_reg/Q
                         net (fo=1, routed)           0.167     1.794    my_btn1/button_ff1
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.847     1.975    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.052     1.515    my_btn1/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 my_btn2/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    my_btn2/CLK
    SLICE_X64Y81         FDRE                                         r  my_btn2/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  my_btn2/button_ff1_reg/Q
                         net (fo=1, routed)           0.167     1.800    my_btn2/button_ff1_reg_n_0
    SLICE_X64Y81         FDRE                                         r  my_btn2/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.982    my_btn2/CLK
    SLICE_X64Y81         FDRE                                         r  my_btn2/button_ff2_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.052     1.521    my_btn2/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 my_btn2/divcounter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.265ns (63.436%)  route 0.153ns (36.564%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    my_btn2/CLK
    SLICE_X62Y85         FDSE                                         r  my_btn2/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  my_btn2/divcounter_reg[12]/Q
                         net (fo=6, routed)           0.153     1.766    my_btn2/divcounter_reg_n_0_[12]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.890 r  my_btn2/divcounter_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.890    my_btn2/divcounter_reg[15]_i_1__0_n_6
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     1.986    my_btn2/CLK
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[14]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.592    my_btn2/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 my_btn1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.872%)  route 0.228ns (52.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.627 f  my_btn1/button_ff2_reg/Q
                         net (fo=21, routed)          0.228     1.855    my_btn1/button_ff2
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  my_btn1/divcounter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    my_btn1/divcounter[0]_i_1__0_n_0
    SLICE_X59Y78         FDRE                                         r  my_btn1/divcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.977    my_btn1/CLK
    SLICE_X59Y78         FDRE                                         r  my_btn1/divcounter_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.092     1.591    my_btn1/divcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 my_btn1/divcounter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.251ns (56.043%)  route 0.197ns (43.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    my_btn1/CLK
    SLICE_X62Y79         FDSE                                         r  my_btn1/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  my_btn1/divcounter_reg[9]/Q
                         net (fo=7, routed)           0.197     1.805    my_btn1/divcounter[9]
    SLICE_X61Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  my_btn1/divcounter[10]_i_4/O
                         net (fo=1, routed)           0.000     1.850    my_btn1/divcounter[10]_i_4_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.915 r  my_btn1/divcounter_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    my_btn1/divcounter_reg[10]_i_1_n_6
    SLICE_X61Y79         FDRE                                         r  my_btn1/divcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.978    my_btn1/CLK
    SLICE_X61Y79         FDRE                                         r  my_btn1/divcounter_reg[10]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.605    my_btn1/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 my_btn1/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn1/divcounter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.763%)  route 0.229ns (52.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    my_btn1/CLK
    SLICE_X64Y74         FDRE                                         r  my_btn1/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  my_btn1/button_ff2_reg/Q
                         net (fo=21, routed)          0.229     1.856    my_btn1/button_ff2
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.901 r  my_btn1/divcounter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    my_btn1/divcounter[4]_i_1__0_n_0
    SLICE_X59Y78         FDSE                                         r  my_btn1/divcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.977    my_btn1/CLK
    SLICE_X59Y78         FDSE                                         r  my_btn1/divcounter_reg[4]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X59Y78         FDSE (Hold_fdse_C_D)         0.091     1.590    my_btn1/divcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_btn2/divcounter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_btn2/divcounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.256ns (58.885%)  route 0.179ns (41.115%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    my_btn2/CLK
    SLICE_X62Y85         FDSE                                         r  my_btn2/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  my_btn2/divcounter_reg[12]/Q
                         net (fo=6, routed)           0.179     1.792    my_btn2/divcounter_reg_n_0_[12]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  my_btn2/divcounter[15]_i_5__0/O
                         net (fo=1, routed)           0.000     1.837    my_btn2/divcounter[15]_i_5__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  my_btn2/divcounter_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.907    my_btn2/divcounter_reg[15]_i_1__0_n_7
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     1.986    my_btn2/CLK
    SLICE_X63Y86         FDRE                                         r  my_btn2/divcounter_reg[13]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.592    my_btn2/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   my_btn1/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   my_btn1/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y79   my_btn1/dbsign_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y79   my_btn1/divcounter_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y79   my_btn1/divcounter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y79   my_btn1/divcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y80   my_btn1/divcounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y80   my_btn1/divcounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y80   my_btn1/divcounter_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   my_btn1/divcounter_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   my_btn1/divcounter_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   my_btn1/divcounter_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   my_btn1/divcounter_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   my_btn1/divcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   my_btn1/divcounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   my_btn2/divcounter_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   my_btn2/divcounter_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   my_btn2/divcounter_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   my_btn2/divcounter_reg[18]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   my_btn1/divcounter_reg[17]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   my_btn1/divcounter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   my_btn1/divcounter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   my_btn1/button_ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   my_btn1/button_ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   my_btn1/dbsign_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   my_btn1/divcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   my_btn1/divcounter_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y79   my_btn1/divcounter_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y79   my_btn1/divcounter_reg[11]/C



