# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Lab2.srcs/sources_1/ip/clk_wiz_0_1" \
"tb_module_clock_divider_func_synth.v" \

sv xil_defaultlib  --include "../../../../../Lab2.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../../Lab2.srcs/sim_1/new/tb_module_clock_divider.sv" \

# Do not sort compile order
nosort
