{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719626793142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719626793142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 05:36:32 2024 " "Processing started: Sat Jun 29 05:36:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719626793142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719626793142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW6 -c HW6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW6 -c HW6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719626793142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719626798422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_multiplier_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_multiplier_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_multiplier_4 " "Found entity 1: unsigned_multiplier_4" {  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant9.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant9.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant9 " "Found entity 1: lpm_constant9" {  } { { "lpm_constant9.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant8.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Found entity 1: lpm_constant8" {  } { { "lpm_constant8.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant7.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant7.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Found entity 1: lpm_constant7" {  } { { "lpm_constant7.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant6.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Found entity 1: lpm_constant6" {  } { { "lpm_constant6.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant5.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Found entity 1: lpm_constant5" {  } { { "lpm_constant5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "lpm_constant4.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant3.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Found entity 1: lpm_constant3" {  } { { "lpm_constant3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626798675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626798675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801384 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant14.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant14.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant14 " "Found entity 1: lpm_constant14" {  } { { "lpm_constant14.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant14.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant13.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant13.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant13 " "Found entity 1: lpm_constant13" {  } { { "lpm_constant13.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant13.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant12.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant12.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant12 " "Found entity 1: lpm_constant12" {  } { { "lpm_constant12.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant11.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant11 " "Found entity 1: lpm_constant11" {  } { { "lpm_constant11.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant11.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant10.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant10 " "Found entity 1: lpm_constant10" {  } { { "lpm_constant10.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801398 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801399 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zext6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zext6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zext6 " "Found entity 1: zext6" {  } { { "zext6.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/zext6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor8bit " "Found entity 1: xor8bit" {  } { { "xor8bit.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/xor8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unireg_dec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unireg_dec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unireg_dec " "Found entity 1: unireg_dec" {  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unireg_addsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unireg_addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unireg_addsub " "Found entity 1: unireg_addsub" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tri8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tri8 " "Found entity 1: tri8" {  } { { "tri8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/tri8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tri16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tri16 " "Found entity 1: tri16" {  } { { "tri16.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/tri16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sext6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sext6 " "Found entity 1: sext6" {  } { { "sext6.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sext6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rwrite.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rwrite.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RWrite " "Found entity 1: RWrite" {  } { { "RWrite.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/RWrite.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtopc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtopc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RtoPC " "Found entity 1: RtoPC" {  } { { "RtoPC.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/RtoPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "replicate8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file replicate8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 replicate8 " "Found entity 1: replicate8" {  } { { "replicate8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/replicate8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regByte " "Found entity 1: regByte" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/reg2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or8bit " "Found entity 1: or8bit" {  } { { "or8bit.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/or8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nzero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nzero " "Found entity 1: nzero" {  } { { "nzero.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/nzero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nequal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nequal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nequal " "Found entity 1: nequal" {  } { { "nequal.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/nequal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x8 " "Found entity 1: mux4x8" {  } { { "mux4x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux4x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x16 " "Found entity 1: mux4x16" {  } { { "mux4x16.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x4 " "Found entity 1: mux2x4" {  } { { "mux2x4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626801869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626801869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x2 " "Found entity 1: mux2x2" {  } { { "mux2x2.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626802808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626802808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "mux2x16.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626802827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626802827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626802922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626802922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x8 " "Found entity 1: mux16x8" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626802943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626802943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicyclecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicyclecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleCounter " "Found entity 1: MultiCycleCounter" {  } { { "MultiCycleCounter.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/MultiCycleCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626802961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626802961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtoreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mtoreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MtoReg " "Found entity 1: MtoReg" {  } { { "MtoReg.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/MtoReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626802984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626802984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JAL " "Found entity 1: JAL" {  } { { "JAL.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/JAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instReg " "Found entity 1: instReg" {  } { { "instReg.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/instReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder8 " "Found entity 1: full_adder8" {  } { { "full_adder8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder4 " "Found entity 1: full_adder4" {  } { { "full_adder4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder2 " "Found entity 1: full_adder2" {  } { { "full_adder2.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ecd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ecd8 " "Found entity 1: ecd8" {  } { { "ecd8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ecd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "decoder2x4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/decoder2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control2 " "Found entity 1: Control2" {  } { { "Control2.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Control2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file boothmultbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 boothmultByte " "Found entity 1: boothmultByte" {  } { { "boothmultByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and8bit " "Found entity 1: and8bit" {  } { { "and8bit.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/and8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusrc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrc " "Found entity 1: ALUSrc" {  } { { "ALUSrc.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALUSrc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl " "Found entity 1: aluctrl" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub8 " "Found entity 1: addsub8" {  } { { "addsub8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/addsub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsignal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpsignal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPSignal " "Found entity 1: FPSignal" {  } { { "FPSignal.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/FPSignal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpuctrl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpuctrl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPUCtrl " "Found entity 1: FPUCtrl" {  } { { "FPUCtrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/FPUCtrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626803320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626803320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719626807871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 248 488 728 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst\|ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst\|ALU:inst3\"" {  } { { "Datapath.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 672 1376 1520 800 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808093 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I1 " "Converted elements in bus name \"I1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I1\[7..0\] I17..0 " "Converted element name(s) from \"I1\[7..0\]\" to \"I17..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808145 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I10 " "Converted elements in bus name \"I10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I10\[7..0\] I107..0 " "Converted element name(s) from \"I10\[7..0\]\" to \"I107..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808145 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I11 " "Converted elements in bus name \"I11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I11\[7..0\] I117..0 " "Converted element name(s) from \"I11\[7..0\]\" to \"I117..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808146 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I12 " "Converted elements in bus name \"I12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I12\[7..0\] I127..0 " "Converted element name(s) from \"I12\[7..0\]\" to \"I127..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808146 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I13 " "Converted elements in bus name \"I13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I13\[7..0\] I137..0 " "Converted element name(s) from \"I13\[7..0\]\" to \"I137..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808146 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I14 " "Converted elements in bus name \"I14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I14\[7..0\] I147..0 " "Converted element name(s) from \"I14\[7..0\]\" to \"I147..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808146 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I15 " "Converted elements in bus name \"I15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I15\[7..0\] I157..0 " "Converted element name(s) from \"I15\[7..0\]\" to \"I157..0\"" {  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808146 ""}  } { { "ALU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nzero Datapath:inst\|ALU:inst3\|nzero:inst3 " "Elaborating entity \"nzero\" for hierarchy \"Datapath:inst\|ALU:inst3\|nzero:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 240 792 920 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x8 Datapath:inst\|ALU:inst3\|mux16x8:inst " "Elaborating entity \"mux16x8\" for hierarchy \"Datapath:inst\|ALU:inst3\|mux16x8:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 144 616 752 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808189 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "I10\[7..0\] I1 " "Bus \"I10\[7..0\]\" found using same base name as \"I1\", which might lead to a name conflict." {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } { 160 608 784 176 "I10\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626808229 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "I11\[7..0\] I1 " "Bus \"I11\[7..0\]\" found using same base name as \"I1\", which might lead to a name conflict." {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } { 144 608 784 160 "I11\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626808229 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "I12\[7..0\] I1 " "Bus \"I12\[7..0\]\" found using same base name as \"I1\", which might lead to a name conflict." {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } { 64 608 784 80 "I12\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626808229 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "I13\[7..0\] I1 " "Bus \"I13\[7..0\]\" found using same base name as \"I1\", which might lead to a name conflict." {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } { 48 608 784 64 "I13\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626808230 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "I14\[7..0\] I1 " "Bus \"I14\[7..0\]\" found using same base name as \"I1\", which might lead to a name conflict." {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } { 32 608 784 48 "I14\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626808230 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "I15\[7..0\] I1 " "Bus \"I15\[7..0\]\" found using same base name as \"I1\", which might lead to a name conflict." {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } { 16 608 784 32 "I15\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626808230 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I1 " "Converted elements in bus name \"I1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I1\[7..0\] I17..0 " "Converted element name(s) from \"I1\[7..0\]\" to \"I17..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 432 608 784 448 "I1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808230 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 432 608 784 448 "I1\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808230 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I10 " "Converted elements in bus name \"I10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I10\[7..0\] I107..0 " "Converted element name(s) from \"I10\[7..0\]\" to \"I107..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 160 608 784 176 "I10\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808231 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 160 608 784 176 "I10\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808231 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I11 " "Converted elements in bus name \"I11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I11\[7..0\] I117..0 " "Converted element name(s) from \"I11\[7..0\]\" to \"I117..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 144 608 784 160 "I11\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808231 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 144 608 784 160 "I11\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808231 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I12 " "Converted elements in bus name \"I12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I12\[7..0\] I127..0 " "Converted element name(s) from \"I12\[7..0\]\" to \"I127..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 64 608 784 80 "I12\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808231 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 64 608 784 80 "I12\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808231 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I13 " "Converted elements in bus name \"I13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I13\[7..0\] I137..0 " "Converted element name(s) from \"I13\[7..0\]\" to \"I137..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 48 608 784 64 "I13\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808232 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 48 608 784 64 "I13\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808232 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I14 " "Converted elements in bus name \"I14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I14\[7..0\] I147..0 " "Converted element name(s) from \"I14\[7..0\]\" to \"I147..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 32 608 784 48 "I14\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808232 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 32 608 784 48 "I14\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808232 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I15 " "Converted elements in bus name \"I15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I15\[7..0\] I157..0 " "Converted element name(s) from \"I15\[7..0\]\" to \"I157..0\"" {  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 16 608 784 32 "I15\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808232 ""}  } { { "mux16x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { 16 608 784 32 "I15\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626808232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x8 Datapath:inst\|ALU:inst3\|mux16x8:inst\|mux4x8:inst7 " "Elaborating entity \"mux4x8\" for hierarchy \"Datapath:inst\|ALU:inst3\|mux16x8:inst\|mux4x8:inst7\"" {  } { { "mux16x8.bdf" "inst7" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux16x8.bdf" { { -40 984 1120 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux Datapath:inst\|ALU:inst3\|mux16x8:inst\|mux4x8:inst7\|2x8mux:inst4 " "Elaborating entity \"2x8mux\" for hierarchy \"Datapath:inst\|ALU:inst3\|mux16x8:inst\|mux4x8:inst7\|2x8mux:inst4\"" {  } { { "mux4x8.bdf" "inst4" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux4x8.bdf" { { 168 704 864 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|ALU:inst3\|mux16x8:inst\|mux4x8:inst7\|2x8mux:inst4 " "Elaborated megafunction instantiation \"Datapath:inst\|ALU:inst3\|mux16x8:inst\|mux4x8:inst7\|2x8mux:inst4\"" {  } { { "mux4x8.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux4x8.bdf" { { 168 704 864 248 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626808330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and8bit Datapath:inst\|ALU:inst3\|and8bit:inst11 " "Elaborating entity \"and8bit\" for hierarchy \"Datapath:inst\|ALU:inst3\|and8bit:inst11\"" {  } { { "ALU.bdf" "inst11" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 656 360 488 752 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or8bit Datapath:inst\|ALU:inst3\|or8bit:inst12 " "Elaborating entity \"or8bit\" for hierarchy \"Datapath:inst\|ALU:inst3\|or8bit:inst12\"" {  } { { "ALU.bdf" "inst12" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 560 360 488 656 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor8bit Datapath:inst\|ALU:inst3\|xor8bit:inst13 " "Elaborating entity \"xor8bit\" for hierarchy \"Datapath:inst\|ALU:inst3\|xor8bit:inst13\"" {  } { { "ALU.bdf" "inst13" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 464 360 488 560 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub8 Datapath:inst\|ALU:inst3\|addsub8:inst6 " "Elaborating entity \"addsub8\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 368 360 488 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder8 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst " "Elaborating entity \"full_adder8\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\"" {  } { { "addsub8.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/addsub8.bdf" { { 240 744 872 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6 " "Elaborating entity \"mux2x1\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\"" {  } { { "full_adder8.bdf" "inst6" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder8.bdf" { { 264 872 968 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\"" {  } { { "mux2x1.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x1.bdf" { { 240 408 520 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\"" {  } { { "mux2x1.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x1.bdf" { { 240 408 520 328 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626808627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3 " "Instantiated megafunction \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808629 ""}  } { { "mux2x1.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x1.bdf" { { 240 408 520 328 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626808629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\|lpm_mux:\$00000 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "mux2x1.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/mux2x1.bdf" { { 240 408 520 328 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mnc " "Found entity 1: mux_mnc" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626808927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626808927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mnc Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated " "Elaborating entity \"mux_mnc\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x1:inst6\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626808927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder4 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1 " "Elaborating entity \"full_adder4\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\"" {  } { { "full_adder8.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder8.bdf" { { 144 664 792 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626809356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder2 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|full_adder2:inst1 " "Elaborating entity \"full_adder2\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|full_adder2:inst1\"" {  } { { "full_adder4.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder4.bdf" { { 168 984 1112 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626809502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|full_adder2:inst1\|full_adder:inst1 " "Elaborating entity \"full_adder\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|full_adder2:inst1\|full_adder:inst1\"" {  } { { "full_adder2.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder2.bdf" { { 128 432 528 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626809534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x2 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|mux2x2:inst5 " "Elaborating entity \"mux2x2\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|mux2x2:inst5\"" {  } { { "full_adder4.bdf" "inst5" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder4.bdf" { { 168 1192 1320 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626809995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x4 Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x4:inst5 " "Elaborating entity \"mux2x4\" for hierarchy \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|mux2x4:inst5\"" {  } { { "full_adder8.bdf" "inst5" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/full_adder8.bdf" { { 144 872 1000 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothmultByte Datapath:inst\|ALU:inst3\|boothmultByte:inst1 " "Elaborating entity \"boothmultByte\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/ALU.bdf" { { 216 296 488 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811664 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ready_final " "Found inconsistent dimensions for element \"ready_final\"" {  } { { "boothmultByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 688 1496 1600 704 "ready_final\[7..0\]" "" } { 80 1288 1416 96 "ready_final\[0\]" "" } { 96 1480 1656 112 "ready_final" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626811692 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ready_final " "Converted elements in bus name \"ready_final\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ready_final\[7..0\] ready_final7..0 " "Converted element name(s) from \"ready_final\[7..0\]\" to \"ready_final7..0\"" {  } { { "boothmultByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 688 1496 1600 704 "ready_final\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811693 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ready_final\[0\] ready_final0 " "Converted element name(s) from \"ready_final\[0\]\" to \"ready_final0\"" {  } { { "boothmultByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 80 1288 1416 96 "ready_final\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811693 ""}  } { { "boothmultByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 688 1496 1600 704 "ready_final\[7..0\]" "" } { 80 1288 1416 96 "ready_final\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626811693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unireg_dec Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst10 " "Elaborating entity \"unireg_dec\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst10\"" {  } { { "boothmultByte.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 672 1360 1496 832 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811695 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Dec " "Found inconsistent dimensions for element \"Dec\"" {  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 520 1056 1112 536 "dec\[7..0\]" "" } { 504 944 993 520 "dec\[7..0\]" "" } { 280 768 944 296 "Dec" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626811752 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Dec " "Found inconsistent dimensions for element \"Dec\"" {  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 520 1056 1112 536 "dec\[7..0\]" "" } { 504 944 993 520 "dec\[7..0\]" "" } { 296 1248 1288 312 "Dec" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626811752 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Dec " "Found inconsistent dimensions for element \"Dec\"" {  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 520 1056 1112 536 "dec\[7..0\]" "" } { 504 944 993 520 "dec\[7..0\]" "" } { 496 1080 1136 512 "Dec" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626811752 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dec " "Converted elements in bus name \"dec\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dec\[7..0\] dec7..0 " "Converted element name(s) from \"dec\[7..0\]\" to \"dec7..0\"" {  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 520 1056 1112 536 "dec\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811752 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dec\[7..0\] dec7..0 " "Converted element name(s) from \"dec\[7..0\]\" to \"dec7..0\"" {  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 504 944 993 520 "dec\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811752 ""}  } { { "unireg_dec.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 520 1056 1112 536 "dec\[7..0\]" "" } { 504 944 993 520 "dec\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626811752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regByte Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst10\|regByte:inst2 " "Elaborating entity \"regByte\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst10\|regByte:inst2\"" {  } { { "unireg_dec.bdf" "inst2" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_dec.bdf" { { 312 1368 1496 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626811754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nequal Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|nequal:inst6 " "Elaborating entity \"nequal\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|nequal:inst6\"" {  } { { "boothmultByte.bdf" "inst6" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 296 304 440 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5 " "Elaborating entity \"lpm_constant0\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\"" {  } { { "boothmultByte.bdf" "inst5" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 352 168 280 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626812762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 5 " "Parameter \"lpm_cvalue\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626812762 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626812762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3 Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23 " "Elaborating entity \"lpm_constant3\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\"" {  } { { "boothmultByte.bdf" "inst23" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 688 -216 -104 736 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant3.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant3.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant3.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626813717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant3:inst23\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8 " "Parameter \"lpm_cvalue\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813717 ""}  } { { "lpm_constant3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant3.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626813717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26 " "Elaborating entity \"lpm_constant4\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\"" {  } { { "boothmultByte.bdf" "inst26" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 752 32 144 800 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant4.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant4.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant4.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant4.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626813794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|lpm_constant4:inst26\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626813795 ""}  } { { "lpm_constant4.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant4.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626813795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unireg_addsub Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1 " "Elaborating entity \"unireg_addsub\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\"" {  } { { "boothmultByte.bdf" "Result1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 464 920 1064 624 "Result1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814933 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "LOAD " "Found inconsistent dimensions for element \"LOAD\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 296 360 440 312 "load\[15..0\]" "" } { 344 208 281 360 "load\[7..0\]" "" } { 312 208 287 328 "load\[15..8\]" "" } { 200 96 272 216 "LOAD" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626814969 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "RSL " "Found inconsistent dimensions for element \"RSL\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 360 360 440 376 "rsl\[15..0\]" "" } { 424 208 276 440 "rsl\[14..0\]" "" } { 392 208 272 408 "rsl\[15\]" "" } { 216 96 272 232 "RSL" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626814969 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "LOAD " "Found inconsistent dimensions for element \"LOAD\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 296 360 440 312 "load\[15..0\]" "" } { 344 208 281 360 "load\[7..0\]" "" } { 312 208 287 328 "load\[15..8\]" "" } { 216 576 616 232 "LOAD" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626814969 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "RSL " "Found inconsistent dimensions for element \"RSL\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 360 360 440 376 "rsl\[15..0\]" "" } { 424 208 276 440 "rsl\[14..0\]" "" } { 392 208 272 408 "rsl\[15\]" "" } { 232 576 616 248 "RSL" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626814970 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Load " "Found inconsistent dimensions for element \"Load\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 296 360 440 312 "load\[15..0\]" "" } { 344 208 281 360 "load\[7..0\]" "" } { 312 208 287 328 "load\[15..8\]" "" } { 272 408 464 288 "Load" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626814970 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "RSL " "Found inconsistent dimensions for element \"RSL\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 360 360 440 376 "rsl\[15..0\]" "" } { 424 208 276 440 "rsl\[14..0\]" "" } { 392 208 272 408 "rsl\[15\]" "" } { 336 408 464 352 "RSL" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626814970 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "load " "Converted elements in bus name \"load\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "load\[15..0\] load15..0 " "Converted element name(s) from \"load\[15..0\]\" to \"load15..0\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 296 360 440 312 "load\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814970 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "load\[7..0\] load7..0 " "Converted element name(s) from \"load\[7..0\]\" to \"load7..0\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 344 208 281 360 "load\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814970 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "load\[15..8\] load15..8 " "Converted element name(s) from \"load\[15..8\]\" to \"load15..8\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 312 208 287 328 "load\[15..8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814970 ""}  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 296 360 440 312 "load\[15..0\]" "" } { 344 208 281 360 "load\[7..0\]" "" } { 312 208 287 328 "load\[15..8\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626814970 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rsl " "Converted elements in bus name \"rsl\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rsl\[15..0\] rsl15..0 " "Converted element name(s) from \"rsl\[15..0\]\" to \"rsl15..0\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 360 360 440 376 "rsl\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814971 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rsl\[14..0\] rsl14..0 " "Converted element name(s) from \"rsl\[14..0\]\" to \"rsl14..0\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 424 208 276 440 "rsl\[14..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814971 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rsl\[15\] rsl15 " "Converted element name(s) from \"rsl\[15\]\" to \"rsl15\"" {  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 392 208 272 408 "rsl\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814971 ""}  } { { "unireg_addsub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 360 360 440 376 "rsl\[15..0\]" "" } { 424 208 276 440 "rsl\[14..0\]" "" } { 392 208 272 408 "rsl\[15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626814971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2 " "Elaborating entity \"reg2\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\"" {  } { { "unireg_addsub.bdf" "inst2" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unireg_addsub.bdf" { { 280 696 840 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626814975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|decoder2x4:inst12 " "Elaborating entity \"decoder2x4\" for hierarchy \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|decoder2x4:inst12\"" {  } { { "boothmultByte.bdf" "inst12" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/boothmultByte.bdf" { { 256 784 880 384 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626816589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath:inst\|Register_File:inst5 " "Elaborating entity \"Register_File\" for hierarchy \"Datapath:inst\|Register_File:inst5\"" {  } { { "Datapath.bdf" "inst5" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 704 1072 1272 928 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626819188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16dmux Datapath:inst\|Register_File:inst5\|16dmux:inst4 " "Elaborating entity \"16dmux\" for hierarchy \"Datapath:inst\|Register_File:inst5\|16dmux:inst4\"" {  } { { "Register_File.bdf" "inst4" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 936 -600 -496 1224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626820742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|Register_File:inst5\|16dmux:inst4 " "Elaborated megafunction instantiation \"Datapath:inst\|Register_File:inst5\|16dmux:inst4\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 936 -600 -496 1224 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626820806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instReg Datapath:inst\|instReg:inst4 " "Elaborating entity \"instReg\" for hierarchy \"Datapath:inst\|instReg:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 688 736 928 848 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Datapath:inst\|Instruction_Memory:inst " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Datapath:inst\|Instruction_Memory:inst\"" {  } { { "Datapath.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 688 472 656 784 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826643 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE FPADD.mif " "Can't find a definition for parameter LPM_FILE -- assuming FPADD.mif was intended to be a quoted string" {  } { { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1719626826674 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_RAM_IO inst " "Block or symbol \"LPM_RAM_IO\" of instance \"inst\" overlaps another block or symbol" {  } { { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719626826674 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst2 " "Primitive \"NOT\" of instance \"inst2\" not used" {  } { { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 344 344 392 376 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1719626826674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\"" {  } { { "Instruction_Memory.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\"" {  } { { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626826788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst " "Instantiated megafunction \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE FPADD.mif " "Parameter \"LPM_FILE\" = \"FPADD.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826789 ""}  } { { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626826789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826865 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } } { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 688 472 656 784 "inst" "" } } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 248 488 728 696 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1719626826906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626826909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626827280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Instruction_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Instruction_Memory.bdf" { { 304 432 560 432 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626827491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33g1 " "Found entity 1: altsyncram_33g1" {  } { { "db/altsyncram_33g1.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/altsyncram_33g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626827685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626827685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33g1 Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_33g1:auto_generated " "Elaborating entity \"altsyncram_33g1\" for hierarchy \"Datapath:inst\|Instruction_Memory:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_33g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626827687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext6 Datapath:inst\|sext6:inst10 " "Elaborating entity \"sext6\" for hierarchy \"Datapath:inst\|sext6:inst10\"" {  } { { "Datapath.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 976 976 1112 1072 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpu.bdf 1 1 " "Using design file fpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "fpu.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626828674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626828674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU Datapath:inst\|FPU:inst15 " "Elaborating entity \"FPU\" for hierarchy \"Datapath:inst\|FPU:inst15\"" {  } { { "Datapath.bdf" "inst15" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 856 1496 1640 984 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fp_mul.bdf 1 1 " "Using design file fp_mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul " "Found entity 1: fp_mul" {  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626828778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626828778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mul Datapath:inst\|FPU:inst15\|fp_mul:inst3 " "Elaborating entity \"fp_mul\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\"" {  } { { "fpu.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 392 976 1112 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_multiplier_4 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11 " "Elaborating entity \"unsigned_multiplier_4\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\"" {  } { { "fp_mul.bdf" "inst11" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 264 824 960 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\"" {  } { { "unsigned_multiplier_4.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 480 1144 1256 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\"" {  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 480 1144 1256 568 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626828875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828875 ""}  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 480 1144 1256 568 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626828875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 480 1144 1256 568 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626828919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8pc " "Found entity 1: mux_8pc" {  } { { "db/mux_8pc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626829076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626829076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8pc Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_8pc:auto_generated " "Elaborating entity \"mux_8pc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_8pc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst " "Elaborating entity \"LPM_DFF\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst\"" {  } { { "unsigned_multiplier_4.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 240 640 816 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst\"" {  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 240 640 816 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626829229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829229 ""}  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 240 640 816 416 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626829229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst8 " "Elaborating entity \"LPM_DFF\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst8\"" {  } { { "unsigned_multiplier_4.bdf" "inst8" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 240 1024 1200 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst8 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst8\"" {  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 240 1024 1200 416 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626829267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst8 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|LPM_DFF:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829267 ""}  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 240 1024 1200 416 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626829267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\"" {  } { { "unsigned_multiplier_4.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 712 568 680 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\"" {  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 712 568 680 800 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626829301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829301 ""}  } { { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 712 568 680 800 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626829301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "unsigned_multiplier_4.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 712 568 680 800 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tnc " "Found entity 1: mux_tnc" {  } { { "db/mux_tnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_tnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626829516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626829516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tnc Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_tnc:auto_generated " "Elaborating entity \"mux_tnc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_tnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_16.v 1 1 " "Using design file adder_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16 " "Found entity 1: adder_16" {  } { { "adder_16.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/adder_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626829599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626829599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11 " "Elaborating entity \"adder_16\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\"" {  } { { "unsigned_multiplier_4.bdf" "inst11" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 768 312 472 864 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder_16.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/adder_16.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder_16.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/adder_16.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626829760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829761 ""}  } { { "adder_16.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/adder_16.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626829761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_smh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_smh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_smh " "Found entity 1: add_sub_smh" {  } { { "db/add_sub_smh.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_smh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626829956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626829956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_smh Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_smh:auto_generated " "Elaborating entity \"add_sub_smh\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|adder_16:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_smh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626829960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero.v 1 1 " "Using design file zero.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/zero.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626830043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626830043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|zero:inst5 " "Elaborating entity \"zero\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|unsigned_multiplier_4:inst11\|zero:inst5\"" {  } { { "unsigned_multiplier_4.bdf" "inst5" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/unsigned_multiplier_4.bdf" { { 408 320 432 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fp_separator.bdf 1 1 " "Using design file fp_separator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fp_separator " "Found entity 1: fp_separator" {  } { { "fp_separator.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_separator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626830164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626830164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_separator Datapath:inst\|FPU:inst15\|fp_mul:inst3\|fp_separator:inst " "Elaborating entity \"fp_separator\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|fp_separator:inst\"" {  } { { "fp_mul.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 208 344 488 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\"" {  } { { "fp_mul.bdf" "inst50" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 768 2056 2168 856 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\"" {  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 768 2056 2168 856 "inst50" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626830268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830269 ""}  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 768 2056 2168 856 "inst50" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626830269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 768 2056 2168 856 "inst50" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qnc " "Found entity 1: mux_qnc" {  } { { "db/mux_qnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_qnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626830488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626830488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qnc Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\|lpm_mux:\$00000\|mux_qnc:auto_generated " "Elaborating entity \"mux_qnc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst50\|lpm_mux:\$00000\|mux_qnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_5.v 1 1 " "Using design file add_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_5 " "Found entity 1: add_5" {  } { { "add_5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/add_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626830573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626830573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_5 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35 " "Elaborating entity \"add_5\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\"" {  } { { "fp_mul.bdf" "inst35" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 768 1656 1816 864 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add_5.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/add_5.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add_5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/add_5.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626830710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830710 ""}  } { { "add_5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/add_5.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626830710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_alh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_alh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_alh " "Found entity 1: add_sub_alh" {  } { { "db/add_sub_alh.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_alh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626830888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626830888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_alh Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_alh:auto_generated " "Elaborating entity \"add_sub_alh\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|add_5:inst35\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_alh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\"" {  } { { "fp_mul.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 848 1104 1216 936 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\"" {  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 848 1104 1216 936 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626830952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830952 ""}  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 848 1104 1216 936 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626830952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626830958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 848 1104 1216 936 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9pc " "Found entity 1: mux_9pc" {  } { { "db/mux_9pc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_9pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626831172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626831172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9pc Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_9pc:auto_generated " "Elaborating entity \"mux_9pc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_9pc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.v 1 1 " "Using design file lpm_compare0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626831259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626831259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28 " "Elaborating entity \"lpm_compare0\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\"" {  } { { "fp_mul.bdf" "inst28" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 968 984 1112 1064 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare0.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626831392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831392 ""}  } { { "lpm_compare0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare0.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626831392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p8j " "Found entity 1: cmpr_p8j" {  } { { "db/cmpr_p8j.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_p8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626831573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626831573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p8j Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component\|cmpr_p8j:auto_generated " "Elaborating entity \"cmpr_p8j\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare0:inst28\|lpm_compare:LPM_COMPARE_component\|cmpr_p8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero_compare.v 1 1 " "Using design file zero_compare.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zero_compare " "Found entity 1: zero_compare" {  } { { "zero_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/zero_compare.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626831724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626831724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_compare Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24 " "Elaborating entity \"zero_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\"" {  } { { "fp_mul.bdf" "inst24" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1056 200 328 1152 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "zero_compare.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/zero_compare.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "zero_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/zero_compare.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626831820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831821 ""}  } { { "zero_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/zero_compare.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626831821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lni " "Found entity 1: cmpr_lni" {  } { { "db/cmpr_lni.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_lni.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626831977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626831977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lni Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_lni:auto_generated " "Elaborating entity \"cmpr_lni\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|zero_compare:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_lni:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626831979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst45 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst45\"" {  } { { "fp_mul.bdf" "inst45" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1280 1592 1704 1368 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst45 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst45\"" {  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1280 1592 1704 1368 "inst45" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626832046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst45 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst45\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832046 ""}  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1280 1592 1704 1368 "inst45" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626832046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare3.v 1 1 " "Using design file lpm_compare3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626832101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626832101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44 " "Elaborating entity \"lpm_compare3\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\"" {  } { { "fp_mul.bdf" "inst44" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1392 1440 1568 1488 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare3.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626832173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832174 ""}  } { { "lpm_compare3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare3.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626832174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_k8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_k8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_k8j " "Found entity 1: cmpr_k8j" {  } { { "db/cmpr_k8j.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_k8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626832333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626832333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k8j Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component\|cmpr_k8j:auto_generated " "Elaborating entity \"cmpr_k8j\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare3:inst44\|lpm_compare:LPM_COMPARE_component\|cmpr_k8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst40 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst40\"" {  } { { "fp_mul.bdf" "inst40" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1264 1256 1368 1352 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst40 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst40\"" {  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1264 1256 1368 1352 "inst40" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626832398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst40 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|BUSMUX:inst40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832398 ""}  } { { "fp_mul.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1264 1256 1368 1352 "inst40" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626832398 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare1.v 1 1 " "Using design file lpm_compare1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626832469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626832469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare1:inst14 " "Elaborating entity \"lpm_compare1\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare1:inst14\"" {  } { { "fp_mul.bdf" "inst14" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1432 760 888 1528 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.v 1 1 " "Using design file lpm_add_sub1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626832553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626832553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\"" {  } { { "fp_mul.bdf" "inst29" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1424 472 632 1520 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626832647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832647 ""}  } { { "lpm_add_sub1.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626832647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vph " "Found entity 1: add_sub_vph" {  } { { "db/add_sub_vph.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_vph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626832816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626832816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vph Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vph:auto_generated " "Elaborating entity \"add_sub_vph\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub1:inst29\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub2.v 1 1 " "Using design file lpm_add_sub2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626832893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626832893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub2 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub2:inst32 " "Elaborating entity \"lpm_add_sub2\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub2:inst32\"" {  } { { "fp_mul.bdf" "inst32" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1224 432 592 1320 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626832897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare2.v 1 1 " "Using design file lpm_compare2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_compare2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626833040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare2:inst39 " "Elaborating entity \"lpm_compare2\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_compare2:inst39\"" {  } { { "fp_mul.bdf" "inst39" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1480 1096 1224 1576 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub3.v 1 1 " "Using design file lpm_add_sub3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub3 " "Found entity 1: lpm_add_sub3" {  } { { "lpm_add_sub3.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626833174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub3 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub3:inst41 " "Elaborating entity \"lpm_add_sub3\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub3:inst41\"" {  } { { "fp_mul.bdf" "inst41" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1616 1024 1184 1712 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub4.v 1 1 " "Using design file lpm_add_sub4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub4 " "Found entity 1: lpm_add_sub4" {  } { { "lpm_add_sub4.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626833274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub4 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub4:inst46 " "Elaborating entity \"lpm_add_sub4\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub4:inst46\"" {  } { { "fp_mul.bdf" "inst46" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 1592 1448 1608 1688 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "one.v 1 1 " "Using design file one.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one " "Found entity 1: one" {  } { { "one.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626833362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8 " "Elaborating entity \"one\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\"" {  } { { "fp_mul.bdf" "inst8" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 888 640 752 936 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "one.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "one.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626833453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|one:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833453 ""}  } { { "one.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626833453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.v 1 1 " "Using design file lpm_clshift0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_clshift0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626833500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\"" {  } { { "fp_mul.bdf" "inst7" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 704 824 1000 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.v" "LPM_CLSHIFT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_clshift0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_clshift0.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626833663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 3 " "Parameter \"lpm_widthdist\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833663 ""}  } { { "lpm_clshift0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_clshift0.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626833663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_gic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_gic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_gic " "Found entity 1: lpm_clshift_gic" {  } { { "db/lpm_clshift_gic.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/lpm_clshift_gic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626833712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_gic Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_gic:auto_generated " "Elaborating entity \"lpm_clshift_gic\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_clshift0:inst7\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_gic:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub5.v 1 1 " "Using design file lpm_add_sub5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub5 " "Found entity 1: lpm_add_sub5" {  } { { "lpm_add_sub5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626833801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626833801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub5 Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27 " "Elaborating entity \"lpm_add_sub5\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\"" {  } { { "fp_mul.bdf" "inst27" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 688 552 712 784 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub5.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub5.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub5.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626833876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626833877 ""}  } { { "lpm_add_sub5.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add_sub5.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626833877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tph " "Found entity 1: add_sub_tph" {  } { { "db/add_sub_tph.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_tph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626834037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tph Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tph:auto_generated " "Elaborating entity \"add_sub_tph\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|lpm_add_sub5:inst27\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "infinity.v 1 1 " "Using design file infinity.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 infinity " "Found entity 1: infinity" {  } { { "infinity.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/infinity.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626834112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infinity Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10 " "Elaborating entity \"infinity\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\"" {  } { { "fp_mul.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 448 1352 1464 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "infinity.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/infinity.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "infinity.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/infinity.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626834202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|infinity:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 120 " "Parameter \"lpm_cvalue\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834202 ""}  } { { "infinity.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/infinity.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626834202 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nan.v 1 1 " "Using design file nan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nan " "Found entity 1: nan" {  } { { "nan.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/nan.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626834242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nan Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1 " "Elaborating entity \"nan\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\"" {  } { { "fp_mul.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_mul.bdf" { { 208 1840 1952 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "nan.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/nan.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "nan.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/nan.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626834331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|nan:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 124 " "Parameter \"lpm_cvalue\" = \"124\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834331 ""}  } { { "nan.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/nan.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626834331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compare_19.v 1 1 " "Using design file compare_19.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 compare_19 " "Found entity 1: compare_19" {  } { { "compare_19.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/compare_19.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626834378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_19 Datapath:inst\|FPU:inst15\|compare_19:inst2 " "Elaborating entity \"compare_19\" for hierarchy \"Datapath:inst\|FPU:inst15\|compare_19:inst2\"" {  } { { "fpu.bdf" "inst2" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 400 736 864 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_19.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/compare_19.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_19.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/compare_19.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626834456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834457 ""}  } { { "compare_19.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/compare_19.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626834457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eng " "Found entity 1: cmpr_eng" {  } { { "db/cmpr_eng.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_eng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626834625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eng Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated " "Elaborating entity \"cmpr_eng\" for hierarchy \"Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF Datapath:inst\|FPU:inst15\|LPM_DFF:inst " "Elaborating entity \"LPM_DFF\" for hierarchy \"Datapath:inst\|FPU:inst15\|LPM_DFF:inst\"" {  } { { "fpu.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 224 544 720 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|LPM_DFF:inst " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|LPM_DFF:inst\"" {  } { { "fpu.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 224 544 720 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626834694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|LPM_DFF:inst " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|LPM_DFF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834694 ""}  } { { "fpu.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 224 544 720 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626834694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "op_mux.v 1 1 " "Using design file op_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 op_mux " "Found entity 1: op_mux" {  } { { "op_mux.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/op_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626834742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_mux Datapath:inst\|FPU:inst15\|op_mux:inst10 " "Elaborating entity \"op_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|op_mux:inst10\"" {  } { { "fpu.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 344 1264 1408 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component\"" {  } { { "op_mux.v" "LPM_MUX_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/op_mux.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component\"" {  } { { "op_mux.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/op_mux.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626834817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 5 " "Parameter \"lpm_size\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834817 ""}  } { { "op_mux.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/op_mux.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626834817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2oc " "Found entity 1: mux_2oc" {  } { { "db/mux_2oc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_2oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626834984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626834984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2oc Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_2oc:auto_generated " "Elaborating entity \"mux_2oc\" for hierarchy \"Datapath:inst\|FPU:inst15\|op_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_2oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626834986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fp_add_sub.bdf 1 1 " "Using design file fp_add_sub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_sub " "Found entity 1: fp_add_sub" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626835062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626835062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1 " "Elaborating entity \"fp_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\"" {  } { { "fpu.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fpu.bdf" { { 544 976 1112 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835064 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "exp_last2\[3..0\] exp_last " "Bus \"exp_last2\[3..0\]\" found using same base name as \"exp_last\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1576 1856 2056 1592 "gnd, res_man\[4..1\], exp_last2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835100 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "exp_last2\[3..0\] exp_last " "Bus \"exp_last2\[3..0\]\" found using same base name as \"exp_last\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1424 2104 2224 1440 "exp_last2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835100 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "res_man2\[4..0\] res_man " "Bus \"res_man2\[4..0\]\" found using same base name as \"res_man\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1560 2168 2344 1576 "res_man2\[4..0\], exp_last3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835100 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "exp_last3\[3..0\] exp_last " "Bus \"exp_last3\[3..0\]\" found using same base name as \"exp_last\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1560 2168 2344 1576 "res_man2\[4..0\], exp_last3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835100 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "res_man2\[3\] res_man " "Bus \"res_man2\[3\]\" found using same base name as \"res_man\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1424 2392 2408 1520 "res_man2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835101 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "exp_last3\[3..0\] exp_last " "Bus \"exp_last3\[3..0\]\" found using same base name as \"exp_last\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1384 2240 2352 1400 "exp_last3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835101 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "res_man2\[2..0\] res_man " "Bus \"res_man2\[2..0\]\" found using same base name as \"res_man\", which might lead to a name conflict." {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 536 -632 -408 552 "out_sign, final_exp\[3..0\], res_man2\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1719626835101 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "exp_last " "Converted elements in bus name \"exp_last\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last\[3..0\] exp_last3..0 " "Converted element name(s) from \"exp_last\[3..0\]\" to \"exp_last3..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1008 1152 1339 1024 "man_last\[9..0\], exp_last\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835101 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last\[3..0\] exp_last3..0 " "Converted element name(s) from \"exp_last\[3..0\]\" to \"exp_last3..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1544 1888 2056 1560 "res_man\[4..0\], exp_last\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835101 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last\[3..0\] exp_last3..0 " "Converted element name(s) from \"exp_last\[3..0\]\" to \"exp_last3..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1408 1856 1944 1424 "exp_last\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835101 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1008 1152 1339 1024 "man_last\[9..0\], exp_last\[3..0\]" "" } { 1544 1888 2056 1560 "res_man\[4..0\], exp_last\[3..0\]" "" } { 1408 1856 1944 1424 "exp_last\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626835101 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "exp_last2 " "Converted elements in bus name \"exp_last2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last2\[3..0\] exp_last23..0 " "Converted element name(s) from \"exp_last2\[3..0\]\" to \"exp_last23..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1576 1856 2056 1592 "gnd, res_man\[4..1\], exp_last2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835102 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last2\[3..0\] exp_last23..0 " "Converted element name(s) from \"exp_last2\[3..0\]\" to \"exp_last23..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1424 2104 2224 1440 "exp_last2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835102 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1576 1856 2056 1592 "gnd, res_man\[4..1\], exp_last2\[3..0\]" "" } { 1424 2104 2224 1440 "exp_last2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626835102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "exp_last3 " "Converted elements in bus name \"exp_last3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last3\[3..0\] exp_last33..0 " "Converted element name(s) from \"exp_last3\[3..0\]\" to \"exp_last33..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1560 2168 2344 1576 "res_man2\[4..0\], exp_last3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835102 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "exp_last3\[3..0\] exp_last33..0 " "Converted element name(s) from \"exp_last3\[3..0\]\" to \"exp_last33..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1384 2240 2352 1400 "exp_last3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835102 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1560 2168 2344 1576 "res_man2\[4..0\], exp_last3\[3..0\]" "" } { 1384 2240 2352 1400 "exp_last3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626835102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "res_man " "Converted elements in bus name \"res_man\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man\[4..0\] res_man4..0 " "Converted element name(s) from \"res_man\[4..0\]\" to \"res_man4..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1432 1704 1792 1448 "res_man\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man\[4..0\] res_man4..0 " "Converted element name(s) from \"res_man\[4..0\]\" to \"res_man4..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1544 1888 2056 1560 "res_man\[4..0\], exp_last\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man\[4..1\] res_man4..1 " "Converted element name(s) from \"res_man\[4..1\]\" to \"res_man4..1\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1576 1856 2056 1592 "gnd, res_man\[4..1\], exp_last2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man\[4\] res_man4 " "Converted element name(s) from \"res_man\[4\]\" to \"res_man4\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1616 2095 2112 1696 "res_man\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1432 1704 1792 1448 "res_man\[4..0\]" "" } { 1544 1888 2056 1560 "res_man\[4..0\], exp_last\[3..0\]" "" } { 1576 1856 2056 1592 "gnd, res_man\[4..1\], exp_last2\[3..0\]" "" } { 1616 2095 2112 1696 "res_man\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626835103 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "res_man2 " "Converted elements in bus name \"res_man2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man2\[4..0\] res_man24..0 " "Converted element name(s) from \"res_man2\[4..0\]\" to \"res_man24..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1560 2168 2344 1576 "res_man2\[4..0\], exp_last3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man2\[3\] res_man23 " "Converted element name(s) from \"res_man2\[3\]\" to \"res_man23\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1424 2392 2408 1520 "res_man2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "res_man2\[2..0\] res_man22..0 " "Converted element name(s) from \"res_man2\[2..0\]\" to \"res_man22..0\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 536 -632 -408 552 "out_sign, final_exp\[3..0\], res_man2\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835103 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1560 2168 2344 1576 "res_man2\[4..0\], exp_last3\[3..0\]" "" } { 1424 2392 2408 1520 "res_man2\[3\]" "" } { 536 -632 -408 552 "out_sign, final_exp\[3..0\], res_man2\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626835103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|XOR3:inst7 " "Elaborating entity \"XOR3\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|XOR3:inst7\"" {  } { { "fp_add_sub.bdf" "inst7" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 800 488 592 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|XOR3:inst7 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|XOR3:inst7\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 800 488 592 880 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626835203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "man_zero_compare.v 1 1 " "Using design file man_zero_compare.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 man_zero_compare " "Found entity 1: man_zero_compare" {  } { { "man_zero_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_zero_compare.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626835296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626835296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_zero_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34 " "Elaborating entity \"man_zero_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\"" {  } { { "fp_add_sub.bdf" "inst34" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 640 -168 -40 736 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component\"" {  } { { "man_zero_compare.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_zero_compare.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component\"" {  } { { "man_zero_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_zero_compare.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626835371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835371 ""}  } { { "man_zero_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_zero_compare.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626835371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2pi " "Found entity 1: cmpr_2pi" {  } { { "db/cmpr_2pi.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_2pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626835535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626835535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2pi Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component\|cmpr_2pi:auto_generated " "Elaborating entity \"cmpr_2pi\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_zero_compare:inst34\|lpm_compare:LPM_COMPARE_component\|cmpr_2pi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\"" {  } { { "fp_add_sub.bdf" "inst31" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1896 2008 960 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1896 2008 960 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626835611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835611 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1896 2008 960 "inst31" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626835611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1896 2008 960 "inst31" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6pc " "Found entity 1: mux_6pc" {  } { { "db/mux_6pc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_6pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626835815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626835815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6pc Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\|lpm_mux:\$00000\|mux_6pc:auto_generated " "Elaborating entity \"mux_6pc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst31\|lpm_mux:\$00000\|mux_6pc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "man_add_sub.v 1 1 " "Using design file man_add_sub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 man_add_sub " "Found entity 1: man_add_sub" {  } { { "man_add_sub.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_add_sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626835935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626835935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26 " "Elaborating entity \"man_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\"" {  } { { "fp_add_sub.bdf" "inst26" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 592 1792 1952 704 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "man_add_sub.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_add_sub.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626835987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "man_add_sub.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_add_sub.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626836027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836027 ""}  } { { "man_add_sub.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_add_sub.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626836027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkg " "Found entity 1: add_sub_lkg" {  } { { "db/add_sub_lkg.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_lkg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626836189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626836189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkg Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_lkg:auto_generated " "Elaborating entity \"add_sub_lkg\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_add_sub:inst26\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_lkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\"" {  } { { "fp_add_sub.bdf" "inst20" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 328 1776 1888 416 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 328 1776 1888 416 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626836268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836268 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 328 1776 1888 416 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626836268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 328 1776 1888 416 "inst20" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_apc " "Found entity 1: mux_apc" {  } { { "db/mux_apc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626836490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626836490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_apc Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\|lpm_mux:\$00000\|mux_apc:auto_generated " "Elaborating entity \"mux_apc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst20\|lpm_mux:\$00000\|mux_apc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "less_than.v 1 1 " "Using design file less_than.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 less_than " "Found entity 1: less_than" {  } { { "less_than.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/less_than.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626836578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626836578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19 " "Elaborating entity \"less_than\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\"" {  } { { "fp_add_sub.bdf" "inst19" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 432 1696 1824 528 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component\"" {  } { { "less_than.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/less_than.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component\"" {  } { { "less_than.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/less_than.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626836659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836659 ""}  } { { "less_than.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/less_than.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626836659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hig " "Found entity 1: cmpr_hig" {  } { { "db/cmpr_hig.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_hig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626836822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626836822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hig Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component\|cmpr_hig:auto_generated " "Elaborating entity \"cmpr_hig\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|less_than:inst19\|lpm_compare:LPM_COMPARE_component\|cmpr_hig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add0.v 1 1 " "Using design file lpm_add0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add0 " "Found entity 1: lpm_add0" {  } { { "lpm_add0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626836899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626836899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add0 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15 " "Elaborating entity \"lpm_add0\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\"" {  } { { "fp_add_sub.bdf" "inst15" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 120 1280 1440 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add0.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626836996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add0.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626837032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837033 ""}  } { { "lpm_add0.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_add0.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626837033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9lh " "Found entity 1: add_sub_9lh" {  } { { "db/add_sub_9lh.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_9lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626837193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626837193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9lh Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9lh:auto_generated " "Elaborating entity \"add_sub_9lh\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|lpm_add0:inst15\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "man_shifter.v 1 1 " "Using design file man_shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 man_shifter " "Found entity 1: man_shifter" {  } { { "man_shifter.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_shifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626837314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626837314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_shifter Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21 " "Elaborating entity \"man_shifter\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\"" {  } { { "fp_add_sub.bdf" "inst21" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 656 1584 1760 736 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "man_shifter.v" "LPM_CLSHIFT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_shifter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "man_shifter.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_shifter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626837389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837389 ""}  } { { "man_shifter.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/man_shifter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626837389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_qjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_qjc " "Found entity 1: lpm_clshift_qjc" {  } { { "db/lpm_clshift_qjc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/lpm_clshift_qjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626837441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626837441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_qjc Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_qjc:auto_generated " "Elaborating entity \"lpm_clshift_qjc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|man_shifter:inst21\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_qjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp_subtractor.v 1 1 " "Using design file exp_subtractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp_subtractor " "Found entity 1: exp_subtractor" {  } { { "exp_subtractor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_subtractor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626837519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626837519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_subtractor Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22 " "Elaborating entity \"exp_subtractor\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\"" {  } { { "fp_add_sub.bdf" "inst22" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 696 1400 1560 792 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "exp_subtractor.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_subtractor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "exp_subtractor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_subtractor.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626837591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837591 ""}  } { { "exp_subtractor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_subtractor.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626837591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_amh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_amh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_amh " "Found entity 1: add_sub_amh" {  } { { "db/add_sub_amh.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_amh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626837764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626837764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_amh Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_amh:auto_generated " "Elaborating entity \"add_sub_amh\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_subtractor:inst22\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_amh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incrementor.v 1 1 " "Using design file incrementor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 incrementor " "Found entity 1: incrementor" {  } { { "incrementor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/incrementor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626837847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626837847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementor Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30 " "Elaborating entity \"incrementor\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\"" {  } { { "fp_add_sub.bdf" "inst30" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 880 1600 1760 976 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "incrementor.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/incrementor.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "incrementor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/incrementor.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626837929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626837930 ""}  } { { "incrementor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/incrementor.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626837930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqh " "Found entity 1: add_sub_aqh" {  } { { "db/add_sub_aqh.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_aqh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626838080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626838080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aqh Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_aqh:auto_generated " "Elaborating entity \"add_sub_aqh\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|incrementor:inst30\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_aqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|LPM_INV:inst29 " "Elaborating entity \"LPM_INV\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|LPM_INV:inst29\"" {  } { { "fp_add_sub.bdf" "inst29" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1464 1584 928 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|LPM_INV:inst29 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|LPM_INV:inst29\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1464 1584 928 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626838203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|LPM_INV:inst29 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|LPM_INV:inst29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838203 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 872 1464 1584 928 "inst29" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626838203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\"" {  } { { "fp_add_sub.bdf" "inst62" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1336 2352 2464 1424 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1336 2352 2464 1424 "inst62" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626838268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838268 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1336 2352 2464 1424 "inst62" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626838268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1336 2352 2464 1424 "inst62" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pnc " "Found entity 1: mux_pnc" {  } { { "db/mux_pnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_pnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626838487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626838487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pnc Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\|lpm_mux:\$00000\|mux_pnc:auto_generated " "Elaborating entity \"mux_pnc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst62\|lpm_mux:\$00000\|mux_pnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\"" {  } { { "fp_add_sub.bdf" "inst61" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1528 2056 2168 1616 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1528 2056 2168 1616 "inst61" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626838572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838573 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1528 2056 2168 1616 "inst61" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626838573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1528 2056 2168 1616 "inst61" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_unc " "Found entity 1: mux_unc" {  } { { "db/mux_unc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626838782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626838782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_unc Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\|lpm_mux:\$00000\|mux_unc:auto_generated " "Elaborating entity \"mux_unc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst61\|lpm_mux:\$00000\|mux_unc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "last_man_add.v 1 1 " "Using design file last_man_add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 last_man_add " "Found entity 1: last_man_add" {  } { { "last_man_add.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/last_man_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626838864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626838864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "last_man_add Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|last_man_add:inst59 " "Elaborating entity \"last_man_add\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|last_man_add:inst59\"" {  } { { "fp_add_sub.bdf" "inst59" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1392 1544 1704 1488 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\"" {  } { { "fp_add_sub.bdf" "inst52" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 976 1040 1152 1064 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 976 1040 1152 1064 "inst52" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626838953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838953 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 976 1040 1152 1064 "inst52" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626838953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626838961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\|lpm_mux:\$00000 Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 976 1040 1152 1064 "inst52" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626839276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626839276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bpc Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\|lpm_mux:\$00000\|mux_bpc:auto_generated " "Elaborating entity \"mux_bpc\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst52\|lpm_mux:\$00000\|mux_bpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "one_compare.v 1 1 " "Using design file one_compare.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_compare " "Found entity 1: one_compare" {  } { { "one_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one_compare.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626839355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626839355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49 " "Elaborating entity \"one_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\"" {  } { { "fp_add_sub.bdf" "inst49" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1056 888 1016 1152 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component\"" {  } { { "one_compare.v" "LPM_COMPARE_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one_compare.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component\"" {  } { { "one_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one_compare.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626839427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839427 ""}  } { { "one_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/one_compare.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626839427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_j8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j8j " "Found entity 1: cmpr_j8j" {  } { { "db/cmpr_j8j.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/cmpr_j8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626839592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626839592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_j8j Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component\|cmpr_j8j:auto_generated " "Elaborating entity \"cmpr_j8j\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|one_compare:inst49\|lpm_compare:LPM_COMPARE_component\|cmpr_j8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst47 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst47\"" {  } { { "fp_add_sub.bdf" "inst47" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 960 616 728 1048 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst47 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst47\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 960 616 728 1048 "inst47" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626839655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst47 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839655 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 960 616 728 1048 "inst47" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626839655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_compare.v 1 1 " "Using design file two_compare.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_compare " "Found entity 1: two_compare" {  } { { "two_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/two_compare.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626839706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626839706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|two_compare:inst45 " "Elaborating entity \"two_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|two_compare:inst45\"" {  } { { "fp_add_sub.bdf" "inst45" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1032 464 592 1128 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst42 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst42\"" {  } { { "fp_add_sub.bdf" "inst42" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 944 72 184 1032 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst42 " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst42\"" {  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 944 72 184 1032 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626839783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst42 " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|BUSMUX:inst42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839783 ""}  } { { "fp_add_sub.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 944 72 184 1032 "inst42" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626839783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_compare.v 1 1 " "Using design file four_compare.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_compare " "Found entity 1: four_compare" {  } { { "four_compare.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/four_compare.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626839837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626839837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_compare Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|four_compare:inst40 " "Elaborating entity \"four_compare\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|four_compare:inst40\"" {  } { { "fp_add_sub.bdf" "inst40" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1056 -104 24 1152 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp_incrementor.v 1 1 " "Using design file exp_incrementor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp_incrementor " "Found entity 1: exp_incrementor" {  } { { "exp_incrementor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_incrementor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626839930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626839930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_incrementor Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33 " "Elaborating entity \"exp_incrementor\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\"" {  } { { "fp_add_sub.bdf" "inst33" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1016 1584 1744 1112 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "exp_incrementor.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_incrementor.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626839972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "exp_incrementor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_incrementor.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626840008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840008 ""}  } { { "exp_incrementor.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/exp_incrementor.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626840008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_toh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_toh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_toh " "Found entity 1: add_sub_toh" {  } { { "db/add_sub_toh.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_toh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626840172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626840172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_toh Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_toh:auto_generated " "Elaborating entity \"add_sub_toh\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|exp_incrementor:inst33\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_toh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub_four.v 1 1 " "Using design file sub_four.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub_four " "Found entity 1: sub_four" {  } { { "sub_four.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sub_four.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626840247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626840247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_four Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43 " "Elaborating entity \"sub_four\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\"" {  } { { "fp_add_sub.bdf" "inst43" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1264 -104 56 1360 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub_four.v" "LPM_ADD_SUB_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sub_four.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub_four.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sub_four.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626840356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840356 ""}  } { { "sub_four.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sub_four.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626840356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uph " "Found entity 1: add_sub_uph" {  } { { "db/add_sub_uph.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/add_sub_uph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626840521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626840521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uph Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uph:auto_generated " "Elaborating entity \"add_sub_uph\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_four:inst43\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub_two.v 1 1 " "Using design file sub_two.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub_two " "Found entity 1: sub_two" {  } { { "sub_two.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sub_two.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626840603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626840603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_two Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_two:inst48 " "Elaborating entity \"sub_two\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_two:inst48\"" {  } { { "fp_add_sub.bdf" "inst48" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1192 456 616 1288 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub_one.v 1 1 " "Using design file sub_one.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub_one " "Found entity 1: sub_one" {  } { { "sub_one.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/sub_one.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626840696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719626840696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_one Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_one:inst54 " "Elaborating entity \"sub_one\" for hierarchy \"Datapath:inst\|FPU:inst15\|fp_add_sub:inst1\|sub_one:inst54\"" {  } { { "fp_add_sub.bdf" "inst54" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/fp_add_sub.bdf" { { 1208 888 1048 1304 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath:inst\|Data_Memory:inst2 " "Elaborating entity \"Data_Memory\" for hierarchy \"Datapath:inst\|Data_Memory:inst2\"" {  } { { "Datapath.bdf" "inst2" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 688 1584 1760 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840803 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE FPADDData.mif " "Can't find a definition for parameter LPM_FILE -- assuming FPADDData.mif was intended to be a quoted string" {  } { { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1719626840834 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_RAM_IO inst " "Block or symbol \"LPM_RAM_IO\" of instance \"inst\" overlaps another block or symbol" {  } { { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719626840835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\"" {  } { { "Data_Memory.bdf" "inst" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\"" {  } { { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst " "Instantiated megafunction \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE FPADDData.mif " "Parameter \"LPM_FILE\" = \"FPADDData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840868 ""}  } { { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626840868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840874 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } } { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 688 1584 1760 784 "inst2" "" } } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 248 488 728 696 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1719626840922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626840946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst " "Elaborated megafunction instantiation \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Data_Memory.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Data_Memory.bdf" { { 288 600 728 416 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eeg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eeg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eeg1 " "Found entity 1: altsyncram_eeg1" {  } { { "db/altsyncram_eeg1.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/altsyncram_eeg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719626841295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719626841295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eeg1 Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated " "Elaborating entity \"altsyncram_eeg1\" for hierarchy \"Datapath:inst\|Data_Memory:inst2\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RtoPC RtoPC:inst6 " "Elaborating entity \"RtoPC\" for hierarchy \"RtoPC:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 112 88 248 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JAL JAL:inst10 " "Elaborating entity \"JAL\" for hierarchy \"JAL:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 440 112 256 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrc ALUSrc:inst4 " "Elaborating entity \"ALUSrc\" for hierarchy \"ALUSrc:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 248 88 256 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiCycleCounter MultiCycleCounter:inst9 " "Elaborating entity \"MultiCycleCounter\" for hierarchy \"MultiCycleCounter:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 760 608 784 856 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RWrite RWrite:inst7 " "Elaborating entity \"RWrite\" for hierarchy \"RWrite:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -8 88 248 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control2 Control2:inst14 " "Elaborating entity \"Control2\" for hierarchy \"Control2:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 544 80 256 672 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtoReg MtoReg:inst3 " "Elaborating entity \"MtoReg\" for hierarchy \"MtoReg:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 344 72 256 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSignal FPSignal:inst8 " "Elaborating entity \"FPSignal\" for hierarchy \"FPSignal:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 696 80 256 792 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841794 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "FPSignal.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/FPSignal.bdf" { { 336 520 568 368 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719626841822 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "FPSignal.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/FPSignal.bdf" { { 368 520 568 400 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1719626841822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluctrl aluctrl:inst2 " "Elaborating entity \"aluctrl\" for hierarchy \"aluctrl:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { 248 856 1040 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I1 " "Converted elements in bus name \"I1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I1\[7..0\] I17..0 " "Converted element name(s) from \"I1\[7..0\]\" to \"I17..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841852 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841852 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I10 " "Converted elements in bus name \"I10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I10\[7..0\] I107..0 " "Converted element name(s) from \"I10\[7..0\]\" to \"I107..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841852 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841852 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I11 " "Converted elements in bus name \"I11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I11\[7..0\] I117..0 " "Converted element name(s) from \"I11\[7..0\]\" to \"I117..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841853 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841853 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I12 " "Converted elements in bus name \"I12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I12\[7..0\] I127..0 " "Converted element name(s) from \"I12\[7..0\]\" to \"I127..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841853 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841853 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I13 " "Converted elements in bus name \"I13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I13\[7..0\] I137..0 " "Converted element name(s) from \"I13\[7..0\]\" to \"I137..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841853 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841853 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I14 " "Converted elements in bus name \"I14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I14\[7..0\] I147..0 " "Converted element name(s) from \"I14\[7..0\]\" to \"I147..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841854 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841854 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I15 " "Converted elements in bus name \"I15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I15\[7..0\] I157..0 " "Converted element name(s) from \"I15\[7..0\]\" to \"I157..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841854 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 136 624 760 456 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841854 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I1 " "Converted elements in bus name \"I1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I1\[7..0\] I17..0 " "Converted element name(s) from \"I1\[7..0\]\" to \"I17..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841854 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841854 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I10 " "Converted elements in bus name \"I10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I10\[7..0\] I107..0 " "Converted element name(s) from \"I10\[7..0\]\" to \"I107..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841855 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I11 " "Converted elements in bus name \"I11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I11\[7..0\] I117..0 " "Converted element name(s) from \"I11\[7..0\]\" to \"I117..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841855 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I12 " "Converted elements in bus name \"I12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I12\[7..0\] I127..0 " "Converted element name(s) from \"I12\[7..0\]\" to \"I127..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841855 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I13 " "Converted elements in bus name \"I13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I13\[7..0\] I137..0 " "Converted element name(s) from \"I13\[7..0\]\" to \"I137..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841855 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I14 " "Converted elements in bus name \"I14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I14\[7..0\] I147..0 " "Converted element name(s) from \"I14\[7..0\]\" to \"I147..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841856 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "I15 " "Converted elements in bus name \"I15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "I15\[7..0\] I157..0 " "Converted element name(s) from \"I15\[7..0\]\" to \"I157..0\"" {  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626841856 ""}  } { { "aluctrl.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 416 480 616 736 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1719626841856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant10 aluctrl:inst2\|lpm_constant10:inst5 " "Elaborating entity \"lpm_constant10\" for hierarchy \"aluctrl:inst2\|lpm_constant10:inst5\"" {  } { { "aluctrl.bdf" "inst5" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 608 88 200 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant10:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant10:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant10.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant10.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant10:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant10:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant10.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant10.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant10:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant10:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842090 ""}  } { { "lpm_constant10.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant10.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant11 aluctrl:inst2\|lpm_constant11:inst6 " "Elaborating entity \"lpm_constant11\" for hierarchy \"aluctrl:inst2\|lpm_constant11:inst6\"" {  } { { "aluctrl.bdf" "inst6" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 656 88 200 704 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant11:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant11:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant11.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant11.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant11:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant11:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant11.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant11.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant11:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant11:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 4 " "Parameter \"lpm_cvalue\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842181 ""}  } { { "lpm_constant11.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant11.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant7 aluctrl:inst2\|lpm_constant7:inst1 " "Elaborating entity \"lpm_constant7\" for hierarchy \"aluctrl:inst2\|lpm_constant7:inst1\"" {  } { { "aluctrl.bdf" "inst1" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 464 88 200 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant8 aluctrl:inst2\|lpm_constant8:inst3 " "Elaborating entity \"lpm_constant8\" for hierarchy \"aluctrl:inst2\|lpm_constant8:inst3\"" {  } { { "aluctrl.bdf" "inst3" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 512 88 200 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant8:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant8:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant8.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant8.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant8:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant8:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant8.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant8.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant8:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant8:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842319 ""}  } { { "lpm_constant8.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant8.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant12 aluctrl:inst2\|lpm_constant12:inst7 " "Elaborating entity \"lpm_constant12\" for hierarchy \"aluctrl:inst2\|lpm_constant12:inst7\"" {  } { { "aluctrl.bdf" "inst7" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 704 88 200 752 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant12:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant12:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant12.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant12.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant12:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant12:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant12.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant12.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant12:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant12:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 5 " "Parameter \"lpm_cvalue\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842381 ""}  } { { "lpm_constant12.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant12.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant9 aluctrl:inst2\|lpm_constant9:inst4 " "Elaborating entity \"lpm_constant9\" for hierarchy \"aluctrl:inst2\|lpm_constant9:inst4\"" {  } { { "aluctrl.bdf" "inst4" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 560 88 200 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant9:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant9:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant9.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant9.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant9:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant9:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant9.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant9.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant9:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant9:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842464 ""}  } { { "lpm_constant9.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant9.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant13 aluctrl:inst2\|lpm_constant13:inst10 " "Elaborating entity \"lpm_constant13\" for hierarchy \"aluctrl:inst2\|lpm_constant13:inst10\"" {  } { { "aluctrl.bdf" "inst10" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 752 88 200 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant13:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant13:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant13.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant13.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant13:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant13:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant13.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant13.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant13:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant13:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 6 " "Parameter \"lpm_cvalue\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842539 ""}  } { { "lpm_constant13.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant13.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant14 aluctrl:inst2\|lpm_constant14:inst11 " "Elaborating entity \"lpm_constant14\" for hierarchy \"aluctrl:inst2\|lpm_constant14:inst11\"" {  } { { "aluctrl.bdf" "inst11" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/aluctrl.bdf" { { 800 88 200 848 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant aluctrl:inst2\|lpm_constant14:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"aluctrl:inst2\|lpm_constant14:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant14.v" "LPM_CONSTANT_component" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant14.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluctrl:inst2\|lpm_constant14:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"aluctrl:inst2\|lpm_constant14:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant14.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant14.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626842619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluctrl:inst2\|lpm_constant14:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"aluctrl:inst2\|lpm_constant14:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719626842619 ""}  } { { "lpm_constant14.v" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/lpm_constant14.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1719626842619 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[15\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[14\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[13\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[12\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[11\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[10\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[9\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[8\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[7\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[6\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[5\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[4\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[3\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[2\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[1\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[0\] " "Converted tri-state buffer \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|datatri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst15\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst14\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst93\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst7\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst3\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst8\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|Register_File:inst5\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst9\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:Rt1\|regByte:inst2\|inst100\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:Rt1\|regByte:inst2\|inst100\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 280 928 992 360 "inst100" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst25\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst25\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst26\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst26\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst22\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst22\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst23\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst23\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst19\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst19\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst20\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst20\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst17\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst17\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst9\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst9\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_addsub:Result1\|reg2:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst15\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst8\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst36\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst7\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst33\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst35\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst18\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst28\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst10\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst10\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 568 1232 1296 648 "inst10" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst12\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst12\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 472 1232 1296 552 "inst12" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst14\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst14\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 376 1232 1296 456 "inst14" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst16\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst16\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 280 1232 1296 360 "inst16" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst4\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst4\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 568 928 992 648 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst3\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst3\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 472 928 992 552 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst2\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst2\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 376 928 992 456 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst100\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:counter\|regByte:inst2\|inst100\" into a selector" {  } { { "regByte.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/regByte.bdf" { { 280 928 992 360 "inst100" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst10\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" " "Converted tri-state node feeding \"Datapath:inst\|ALU:inst3\|boothmultByte:inst1\|unireg_dec:inst10\|regByte:inst2\|mux2x1:inst21\|busmux:inst3\|lpm_mux:\$00000\|mux_mnc:auto_generated\|l1_w0_n0_mux_dataout\" into a selector" {  } { { "db/mux_mnc.tdf" "" { Text "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/db/mux_mnc.tdf" 29 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1719626849213 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1719626849213 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[7\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[7\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[6\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[6\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[5\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[5\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[4\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[4\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[3\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[3\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[2\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[2\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[1\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[1\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|inst11\[0\] Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|inst11\[0\]\" to the node \"Datapath:inst\|Data_Memory:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_eeg1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Datapath.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Datapath.bdf" { { 816 1680 1728 848 "inst11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[2\] Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst3 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[2\]\" to the node \"Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst3\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[1\] Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst2 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[1\]\" to the node \"Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst2\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[0\] Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[0\]\" to the node \"Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[6\] Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|full_adder2:inst1\|full_adder:inst\|inst3 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[6\]\" to the node \"Datapath:inst\|ALU:inst3\|addsub8:inst6\|full_adder8:inst\|full_adder4:inst1\|full_adder2:inst1\|full_adder:inst\|inst3\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[5\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst15 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[5\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst15\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[4\] Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst5 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[4\]\" to the node \"Datapath:inst\|ALU:inst3\|and8bit:inst11\|inst5\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[3\] Datapath:inst\|ALU:inst3\|xor8bit:inst13\|inst4 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[3\]\" to the node \"Datapath:inst\|ALU:inst3\|xor8bit:inst13\|inst4\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst24\[7\] Datapath:inst\|ALU:inst3\|xor8bit:inst13\|inst8 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst24\[7\]\" to the node \"Datapath:inst\|ALU:inst3\|xor8bit:inst13\|inst8\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[7\] Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated\|data_wire\[8\] " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[7\]\" to the node \"Datapath:inst\|FPU:inst15\|compare_19:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated\|data_wire\[8\]\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[5\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[5\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[6\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[6\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[3\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[3\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[4\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[4\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[1\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[1\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[2\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[2\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Datapath:inst\|Register_File:inst5\|inst28\[0\] Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"Datapath:inst\|Register_File:inst5\|inst28\[0\]\" to the node \"Datapath:inst\|FPU:inst15\|fp_mul:inst3\|inst17\" into an OR gate" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1719626852205 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1719626852205 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[7\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[7\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[6\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[6\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[5\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[5\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[4\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[4\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[3\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[3\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[2\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[2\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[1\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[1\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst24\[0\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst24\[0\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 328 -72 -24 360 "inst24" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[7\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[7\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[6\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[6\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[5\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[5\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[4\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[4\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[3\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[3\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[2\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[2\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[1\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[1\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Datapath:inst\|Register_File:inst5\|inst28\[0\]~synth " "Node \"Datapath:inst\|Register_File:inst5\|inst28\[0\]~synth\"" {  } { { "Register_File.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/Register_File.bdf" { { 264 48 96 296 "inst28" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626854661 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1719626854661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[7\] GND " "Pin \"R0\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[6\] GND " "Pin \"R0\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[5\] GND " "Pin \"R0\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[4\] GND " "Pin \"R0\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[3\] GND " "Pin \"R0\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[2\] GND " "Pin \"R0\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[1\] GND " "Pin \"R0\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[0\] GND " "Pin \"R0\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor2/Processor2/CPU.bdf" { { -16 648 824 0 "R0\[7..0\]" "" } { 440 728 777 456 "R0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719626854664 "|CPU|R0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719626854664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719626857046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719626865350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719626865350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "761 " "Implemented 761 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719626866136 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719626866136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "623 " "Implemented 623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719626866136 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1719626866136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719626866136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719626866424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 05:37:46 2024 " "Processing ended: Sat Jun 29 05:37:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719626866424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719626866424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719626866424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719626866424 ""}
