// Seed: 3448124127
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5, id_6 = id_5;
  assign module_2.id_2 = 0;
endmodule
module module_1 ();
  tri id_2 = -1'h0, id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  initial $display;
endmodule
module module_2 (
    input logic id_0
);
  assign id_2 = id_0;
  always id_3 <= id_2;
  assign id_2 = -1 - ~(id_2);
  wire id_4;
  always_latch
    if (-1) begin : LABEL_0
      `define pp_5 0
    end else id_3 = id_2;
  always assign id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
