TimeQuest Timing Analyzer report for Altera
Fri Apr 10 12:54:16 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'keyboard:inst11|keyboard_clk_filtered'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'UART:inst|RX:C2|BUSY'
 14. Slow Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'UART:inst|RX:C2|BUSY'
 17. Slow Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'keyboard:inst11|keyboard_clk_filtered'
 19. Slow Model Minimum Pulse Width: 'keyboard:inst11|keyboard_clk_filtered'
 20. Slow Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'UART:inst|RX:C2|BUSY'
 33. Fast Model Setup: 'keyboard:inst11|keyboard_clk_filtered'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'UART:inst|RX:C2|BUSY'
 38. Fast Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Hold: 'keyboard:inst11|keyboard_clk_filtered'
 40. Fast Model Minimum Pulse Width: 'keyboard:inst11|keyboard_clk_filtered'
 41. Fast Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'
 42. Fast Model Minimum Pulse Width: 'CLOCK_50'
 43. Fast Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Altera                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ; { inst2|video_PLL_inst|altpll_component|pll|clk[0] } ;
; keyboard:inst11|keyboard_clk_filtered            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { keyboard:inst11|keyboard_clk_filtered }            ;
; UART:inst|RX:C2|BUSY                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { UART:inst|RX:C2|BUSY }                             ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                 ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                                                 ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------------+
; 231.21 MHz  ; 231.21 MHz      ; CLOCK_50                                         ;                                                      ;
; 275.63 MHz  ; 275.63 MHz      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;                                                      ;
; 391.85 MHz  ; 391.85 MHz      ; keyboard:inst11|keyboard_clk_filtered            ;                                                      ;
; 1610.31 MHz ; 500.0 MHz       ; UART:inst|RX:C2|BUSY                             ; limit due to low minimum pulse width violation (tcl) ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; keyboard:inst11|keyboard_clk_filtered            ; -1.552 ; -28.881       ;
; CLOCK_50                                         ; -1.002 ; -8.079        ;
; UART:inst|RX:C2|BUSY                             ; -0.971 ; -7.711        ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 13.226 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -2.558 ; -5.107        ;
; UART:inst|RX:C2|BUSY                             ; 0.391  ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; keyboard:inst11|keyboard_clk_filtered            ; 0.391  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; keyboard:inst11|keyboard_clk_filtered            ; -0.500 ; -22.000       ;
; UART:inst|RX:C2|BUSY                             ; -0.500 ; -9.000        ;
; CLOCK_50                                         ; 9.000  ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'keyboard:inst11|keyboard_clk_filtered'                                                                                                                                  ;
+--------+---------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.552 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.589      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.523 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.560      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.421 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.457      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.392 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.428      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.388 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.425      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.257 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.293      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.252 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.289      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.157      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -1.062 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.099      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 2.021      ;
; -0.922 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.958      ;
; -0.787 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.823      ;
; -0.771 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.807      ;
; -0.744 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.780      ;
; -0.744 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.780      ;
; -0.744 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.780      ;
; -0.744 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.780      ;
; -0.743 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.779      ;
; -0.608 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.644      ;
; -0.579 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.615      ;
; -0.497 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.533      ;
; -0.495 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.531      ;
; -0.495 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.531      ;
; -0.468 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.504      ;
; -0.466 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.502      ;
+--------+---------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.002 ; keyboard:inst11|scan_code[4]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.422      ;
; -1.002 ; keyboard:inst11|scan_code[4]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.422      ;
; -0.940 ; keyboard:inst11|scan_code[7]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.360      ;
; -0.940 ; keyboard:inst11|scan_code[7]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.360      ;
; -0.856 ; keyboard:inst11|scan_code[0]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.276      ;
; -0.856 ; keyboard:inst11|scan_code[0]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.276      ;
; -0.852 ; keyboard:inst11|scan_code[1]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.272      ;
; -0.852 ; keyboard:inst11|scan_code[1]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.272      ;
; -0.711 ; keyboard:inst11|scan_code[5]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.131      ;
; -0.711 ; keyboard:inst11|scan_code[5]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.131      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|last_flag                ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[7]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[6]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[5]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[4]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[3]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[2]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[1]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.675 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[0]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.740      ;
; -0.588 ; keyboard:inst11|scan_code[3]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.008      ;
; -0.588 ; keyboard:inst11|scan_code[3]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.008      ;
; -0.583 ; keyboard:inst11|scan_code[6]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.003      ;
; -0.583 ; keyboard:inst11|scan_code[6]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 2.003      ;
; -0.451 ; keyboard:inst11|scan_code[2]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 1.871      ;
; -0.451 ; keyboard:inst11|scan_code[2]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.384      ; 1.871      ;
; -0.045 ; UART:inst|LAST_RX[3]                  ; Writer:inst3|RAM_OUT[3]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.110      ;
; -0.044 ; UART:inst|LAST_RX[7]                  ; Writer:inst3|RAM_OUT[7]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.109      ;
; -0.042 ; UART:inst|LAST_RX[6]                  ; Writer:inst3|RAM_OUT[6]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 1.107      ;
; 0.093  ; UART:inst|LAST_RX[4]                  ; Writer:inst3|RAM_OUT[4]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 0.972      ;
; 0.094  ; UART:inst|LAST_RX[5]                  ; Writer:inst3|RAM_OUT[5]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 0.971      ;
; 0.095  ; UART:inst|LAST_RX[0]                  ; Writer:inst3|RAM_OUT[0]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 0.970      ;
; 0.097  ; UART:inst|LAST_RX[1]                  ; Writer:inst3|RAM_OUT[1]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 0.968      ;
; 0.130  ; UART:inst|LAST_RX[2]                  ; Writer:inst3|RAM_OUT[2]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 0.935      ;
; 0.275  ; UART:inst|RX_FLAG                     ; Writer:inst3|W_R                      ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.529      ; 0.790      ;
; 1.492  ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.500        ; 2.699      ; 1.993      ;
; 1.992  ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 2.699      ; 1.993      ;
; 2.819  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 2.690      ; 0.657      ;
; 3.319  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 1.000        ; 2.690      ; 0.657      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.675 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.360      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.769 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.266      ;
; 15.785 ; myRam:inst4|Memory~16                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 4.228      ;
; 15.785 ; myRam:inst4|Memory~16                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 4.228      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.805 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.230      ;
; 15.811 ; myRam:inst4|Memory~12                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 4.202      ;
; 15.811 ; myRam:inst4|Memory~12                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 4.202      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.821 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.214      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.829 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.206      ;
; 15.836 ; myRam:inst4|Memory~18                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 4.177      ;
; 15.836 ; myRam:inst4|Memory~18                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 4.177      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.907 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.128      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
; 15.911 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.001     ; 4.124      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; -0.971 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.977      ;
; -0.971 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.977      ;
; -0.970 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.976      ;
; -0.970 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.976      ;
; -0.970 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.976      ;
; -0.968 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.974      ;
; -0.962 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.968      ;
; -0.929 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.530     ; 0.935      ;
; 0.379  ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                          ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 13.226 ; main:inst10|G             ; VGA_SYNC:inst2|green_out  ; CLOCK_50                                         ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.365     ; 4.445      ;
; 14.611 ; main:inst10|R             ; VGA_SYNC:inst2|red_out    ; CLOCK_50                                         ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.365     ; 3.060      ;
; 36.372 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.659      ;
; 36.373 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.658      ;
; 36.378 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.653      ;
; 36.379 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.652      ;
; 36.411 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.620      ;
; 36.412 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.619      ;
; 36.417 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.615      ;
; 36.417 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.615      ;
; 36.417 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.614      ;
; 36.418 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.613      ;
; 36.434 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.597      ;
; 36.435 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.596      ;
; 36.440 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.591      ;
; 36.441 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.590      ;
; 36.456 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.576      ;
; 36.456 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.576      ;
; 36.479 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.553      ;
; 36.479 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.553      ;
; 36.518 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.513      ;
; 36.519 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.512      ;
; 36.524 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.507      ;
; 36.525 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.506      ;
; 36.550 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.481      ;
; 36.551 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.480      ;
; 36.551 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.480      ;
; 36.552 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.479      ;
; 36.556 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.475      ;
; 36.557 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.474      ;
; 36.557 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.474      ;
; 36.558 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.473      ;
; 36.563 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.469      ;
; 36.563 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.469      ;
; 36.595 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.437      ;
; 36.595 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.437      ;
; 36.596 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.436      ;
; 36.596 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.436      ;
; 36.618 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.413      ;
; 36.623 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.413      ;
; 36.624 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.407      ;
; 36.638 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.393      ;
; 36.639 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.392      ;
; 36.643 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.393      ;
; 36.644 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.392      ;
; 36.644 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.387      ;
; 36.645 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.386      ;
; 36.649 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.387      ;
; 36.650 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.386      ;
; 36.657 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.374      ;
; 36.663 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.368      ;
; 36.680 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.351      ;
; 36.683 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.349      ;
; 36.683 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.349      ;
; 36.686 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.345      ;
; 36.688 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.349      ;
; 36.688 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.349      ;
; 36.694 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.342      ;
; 36.695 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.341      ;
; 36.698 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.338      ;
; 36.700 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.336      ;
; 36.701 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.335      ;
; 36.739 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.298      ;
; 36.739 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.298      ;
; 36.752 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.284      ;
; 36.753 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.283      ;
; 36.758 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.278      ;
; 36.759 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.277      ;
; 36.764 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.267      ;
; 36.768 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.268      ;
; 36.769 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.267      ;
; 36.770 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.261      ;
; 36.774 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.262      ;
; 36.775 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.261      ;
; 36.787 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.249      ;
; 36.788 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.248      ;
; 36.793 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.243      ;
; 36.794 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.242      ;
; 36.796 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.235      ;
; 36.797 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.240      ;
; 36.797 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.240      ;
; 36.797 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.234      ;
; 36.802 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.229      ;
; 36.803 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.228      ;
; 36.804 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.227      ;
; 36.805 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.226      ;
; 36.810 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.221      ;
; 36.811 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.220      ;
; 36.813 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.224      ;
; 36.813 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.224      ;
; 36.824 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.208      ;
; 36.827 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.205      ;
; 36.832 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.205      ;
; 36.832 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.205      ;
; 36.849 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.183      ;
; 36.849 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.183      ;
; 36.855 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.181      ;
; 36.859 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.177      ;
; 36.863 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.169      ;
; 36.866 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.166      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 2.699      ; 0.657      ;
; -2.549 ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.000        ; 2.690      ; 0.657      ;
; -2.058 ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; -0.500       ; 2.699      ; 0.657      ;
; -2.049 ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 2.690      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[0]              ; UART:inst|RX:C2|INDEX[0]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[1]              ; UART:inst|RX:C2|INDEX[1]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[2]              ; UART:inst|RX:C2|INDEX[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[3]              ; UART:inst|RX:C2|INDEX[3]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|RX_FLG                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; keyboard:inst11|clock_enable          ; keyboard:inst11|clock_enable          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATAFLL[0]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[8]            ; UART:inst|RX:C2|DATAFLL[8]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATAFLL[9]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[7]            ; UART:inst|RX:C2|DATAFLL[7]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[6]            ; UART:inst|RX:C2|DATAFLL[6]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[5]            ; UART:inst|RX:C2|DATAFLL[5]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[4]            ; UART:inst|RX:C2|DATAFLL[4]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[3]            ; UART:inst|RX:C2|DATAFLL[3]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[2]            ; UART:inst|RX:C2|DATAFLL[2]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[1]            ; UART:inst|RX:C2|DATAFLL[1]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.495  ; UART:inst|RX_FLAG                     ; Writer:inst3|W_R                      ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.790      ;
; 0.519  ; Writer:inst3|RAM_OUT[1]               ; myRam:inst4|Memory~13                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; Writer:inst3|RAM_OUT[0]               ; myRam:inst4|Memory~12                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.522  ; Writer:inst3|RAM_OUT[5]               ; myRam:inst4|Memory~17                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; Writer:inst3|RAM_OUT[4]               ; myRam:inst4|Memory~16                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.524  ; keyboard:inst11|filter[6]             ; keyboard:inst11|filter[5]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; keyboard:inst11|filter[5]             ; keyboard:inst11|filter[4]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.531  ; UART:inst|RX:C2|PRSCL[12]             ; UART:inst|RX:C2|PRSCL[12]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.537  ; keyboard:inst11|filter[3]             ; keyboard:inst11|filter[2]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.540  ; keyboard:inst11|filter[2]             ; keyboard:inst11|filter[1]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.541  ; keyboard:inst11|filter[4]             ; keyboard:inst11|filter[3]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.547  ; UART:inst|RX:C2|INDEX[0]              ; UART:inst|RX:C2|INDEX[1]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.640  ; UART:inst|LAST_RX[2]                  ; Writer:inst3|RAM_OUT[2]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.935      ;
; 0.649  ; UART:inst|RX:C2|DATAFLL[4]            ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.654  ; UART:inst|RX:C2|DATAFLL[3]            ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.654  ; UART:inst|RX:C2|DATAFLL[1]            ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.660  ; Writer:inst3|RAM_OUT[3]               ; myRam:inst4|Memory~15                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.662  ; Writer:inst3|RAM_OUT[7]               ; myRam:inst4|Memory~19                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.664  ; Writer:inst3|RAM_OUT[2]               ; myRam:inst4|Memory~14                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.666  ; keyboard:inst11|filter[1]             ; keyboard:inst11|filter[0]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.673  ; UART:inst|LAST_RX[1]                  ; Writer:inst3|RAM_OUT[1]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.968      ;
; 0.675  ; UART:inst|LAST_RX[0]                  ; Writer:inst3|RAM_OUT[0]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.970      ;
; 0.676  ; UART:inst|LAST_RX[5]                  ; Writer:inst3|RAM_OUT[5]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.971      ;
; 0.677  ; UART:inst|LAST_RX[4]                  ; Writer:inst3|RAM_OUT[4]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.972      ;
; 0.688  ; UART:inst|RX_FLAG                     ; Writer:inst3|last_flag                ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 0.983      ;
; 0.698  ; Writer:inst3|RAM_OUT[6]               ; myRam:inst4|Memory~18                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.964      ;
; 0.729  ; keyboard:inst11|filter[7]             ; keyboard:inst11|filter[6]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.994      ;
; 0.791  ; UART:inst|RX:C2|DATAFLL[8]            ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.800  ; keyboard:inst11|scan_code[2]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.384      ; 1.450      ;
; 0.806  ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|PRSCL[10]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|PRSCL[11]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; UART:inst|RX:C2|PRSCL[8]              ; UART:inst|RX:C2|PRSCL[8]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.812  ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|PRSCL[6]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.812  ; UART:inst|LAST_RX[6]                  ; Writer:inst3|RAM_OUT[6]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 1.107      ;
; 0.814  ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|PRSCL[1]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; UART:inst|LAST_RX[7]                  ; Writer:inst3|RAM_OUT[7]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 1.109      ;
; 0.815  ; UART:inst|LAST_RX[3]                  ; Writer:inst3|RAM_OUT[3]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.529      ; 1.110      ;
; 0.817  ; UART:inst|RX:C2|PRSCL[4]              ; UART:inst|RX:C2|PRSCL[4]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.832  ; UART:inst|RX:C2|DATAFLL[2]            ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.096      ;
; 0.834  ; Writer:inst3|last_flag                ; Writer:inst3|W_R                      ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.843  ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|PRSCL[5]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.845  ; UART:inst|RX:C2|PRSCL[7]              ; UART:inst|RX:C2|PRSCL[7]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.854  ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|PRSCL[9]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.854  ; UART:inst|RX:C2|PRSCL[3]              ; UART:inst|RX:C2|PRSCL[3]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.858  ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|PRSCL[0]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.858  ; UART:inst|RX:C2|PRSCL[2]              ; UART:inst|RX:C2|PRSCL[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.859  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|INDEX[3]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 0.866  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|BUSY                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.132      ;
; 0.885  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.885  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.885  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.885  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.885  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.151      ;
; 0.887  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.153      ;
; 0.887  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.153      ;
; 0.887  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.153      ;
; 0.932  ; keyboard:inst11|scan_code[6]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.384      ; 1.582      ;
; 0.934  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[7]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.200      ;
; 0.937  ; keyboard:inst11|scan_code[3]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.384      ; 1.587      ;
; 0.993  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|INDEX[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.259      ;
; 1.053  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.317      ;
; 1.054  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.318      ;
; 1.054  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.318      ;
; 1.055  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.319      ;
; 1.055  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.319      ;
; 1.058  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.322      ;
; 1.059  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.323      ;
; 1.060  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.324      ;
; 1.060  ; keyboard:inst11|scan_code[5]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.384      ; 1.710      ;
; 1.083  ; UART:inst|RX:C2|DATAFLL[6]            ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 1.347      ;
; 1.090  ; keyboard:inst11|filter[0]             ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.356      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[6]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[5]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[4]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[3]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[2]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[1]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[0]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.111  ; keyboard:inst11|clock_enable          ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.376      ;
; 1.113  ; UART:inst|RX:C2|DATAFLL[7]            ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 1.378      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.391 ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 0.000        ; 0.000      ; 0.657      ;
; 1.699 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.935      ;
; 1.732 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.968      ;
; 1.738 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.974      ;
; 1.740 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.976      ;
; 1.740 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.976      ;
; 1.740 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.976      ;
; 1.741 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.977      ;
; 1.741 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.530     ; 0.977      ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                              ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.391 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|green_out      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.549 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.568 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.657 ; VGA_SYNC:inst2|horiz_sync ; VGA_SYNC:inst2|horiz_sync_out ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.671 ; VGA_SYNC:inst2|vert_sync  ; VGA_SYNC:inst2|vert_sync_out  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.937      ;
; 0.763 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|video_on_h     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.027      ;
; 0.785 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|red_out        ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.051      ;
; 0.800 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.814 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.822 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.845 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|red_out        ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.113      ;
; 0.846 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.114      ;
; 0.856 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.960 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|green_out      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.228      ;
; 0.977 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.243      ;
; 0.978 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 0.981 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.247      ;
; 1.045 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|video_on_h     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.309      ;
; 1.077 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.343      ;
; 1.078 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|video_on_h     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.342      ;
; 1.085 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.349      ;
; 1.091 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.357      ;
; 1.102 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.368      ;
; 1.103 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.369      ;
; 1.106 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.372      ;
; 1.181 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.187 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.453      ;
; 1.203 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.203 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.222 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.232 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.499      ;
; 1.235 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.236 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.237 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.503      ;
; 1.239 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.251 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.252 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.259 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.526      ;
; 1.262 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.526      ;
; 1.274 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.276 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.289 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.555      ;
; 1.292 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.556      ;
; 1.347 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.358 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.360 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.626      ;
; 1.363 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.627      ;
; 1.365 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.631      ;
; 1.365 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.631      ;
; 1.367 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.633      ;
; 1.375 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.375 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.376 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.386 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.648      ;
; 1.386 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.653      ;
; 1.391 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.392 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.659      ;
; 1.411 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.677      ;
; 1.435 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.699      ;
; 1.438 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.705      ;
; 1.446 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.712      ;
; 1.462 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.482 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.748      ;
; 1.501 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.763      ;
; 1.502 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.768      ;
; 1.502 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.768      ;
; 1.504 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.766      ;
; 1.509 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.775      ;
; 1.510 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.776      ;
; 1.510 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.777      ;
; 1.516 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.782      ;
; 1.520 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.786      ;
; 1.534 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.798      ;
; 1.537 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.801      ;
; 1.544 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.810      ;
; 1.546 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.813      ;
; 1.547 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.813      ;
; 1.548 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.815      ;
; 1.563 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.830      ;
; 1.571 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.838      ;
; 1.573 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.839      ;
; 1.604 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.870      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'keyboard:inst11|keyboard_clk_filtered'                                                                                                                                   ;
+-------+----------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; keyboard:inst11|SHIFTIN[8] ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; keyboard:inst11|SHIFTIN[6] ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.789      ;
; 0.529 ; keyboard:inst11|SHIFTIN[3] ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; keyboard:inst11|SHIFTIN[5] ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.796      ;
; 0.661 ; keyboard:inst11|SHIFTIN[7] ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.927      ;
; 0.668 ; keyboard:inst11|SHIFTIN[4] ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.934      ;
; 0.709 ; keyboard:inst11|SHIFTIN[1] ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.975      ;
; 0.841 ; keyboard:inst11|SHIFTIN[2] ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.107      ;
; 0.927 ; keyboard:inst11|SHIFTIN[0] ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.194      ;
; 0.930 ; keyboard:inst11|SHIFTIN[4] ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.197      ;
; 0.936 ; keyboard:inst11|SHIFTIN[3] ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.203      ;
; 0.936 ; keyboard:inst11|SHIFTIN[1] ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.203      ;
; 0.941 ; keyboard:inst11|SHIFTIN[5] ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.208      ;
; 0.950 ; keyboard:inst11|SHIFTIN[7] ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.217      ;
; 0.965 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.231      ;
; 0.965 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.231      ;
; 0.965 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.231      ;
; 1.061 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.327      ;
; 1.066 ; keyboard:inst11|SHIFTIN[6] ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.333      ;
; 1.076 ; keyboard:inst11|SHIFTIN[2] ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.343      ;
; 1.101 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.367      ;
; 1.101 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.367      ;
; 1.101 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.367      ;
; 1.103 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.369      ;
; 1.236 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.502      ;
; 1.238 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.504      ;
; 1.265 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.531      ;
; 1.265 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.531      ;
; 1.267 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.533      ;
; 1.339 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.605      ;
; 1.376 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.642      ;
; 1.484 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.750      ;
; 1.514 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.780      ;
; 1.514 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.780      ;
; 1.514 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.780      ;
; 1.514 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.780      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.021      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.832 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.099      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 1.891 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.157      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.022 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.289      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.027 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.293      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.158 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.425      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
; 2.162 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 2.428      ;
+-------+----------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'keyboard:inst11|keyboard_clk_filtered'                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[7]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[7]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|W_R             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|W_R             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|last_flag       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|last_flag       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst11|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst11|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[1]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[7]|clk          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; UART_RXD  ; CLOCK_50                              ; 5.131 ; 5.131 ; Rise       ; CLOCK_50                              ;
; ps2_clk   ; CLOCK_50                              ; 3.988 ; 3.988 ; Rise       ; CLOCK_50                              ;
; KEY[*]    ; keyboard:inst11|keyboard_clk_filtered ; 5.030 ; 5.030 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst11|keyboard_clk_filtered ; 5.030 ; 5.030 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst11|keyboard_clk_filtered ; 4.686 ; 4.686 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; UART_RXD  ; CLOCK_50                              ; -3.905 ; -3.905 ; Rise       ; CLOCK_50                              ;
; ps2_clk   ; CLOCK_50                              ; -3.758 ; -3.758 ; Rise       ; CLOCK_50                              ;
; KEY[*]    ; keyboard:inst11|keyboard_clk_filtered ; -3.743 ; -3.743 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst11|keyboard_clk_filtered ; -3.743 ; -3.743 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst11|keyboard_clk_filtered ; -3.996 ; -3.996 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 7.829 ; 7.829 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 7.815 ; 7.815 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 7.829 ; 7.829 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 7.582 ; 7.582 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 7.575 ; 7.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 7.692 ; 7.692 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 7.649 ; 7.649 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 7.670 ; 7.670 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 7.717 ; 7.717 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 7.285 ; 7.285 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 7.285 ; 7.285 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 5.172 ; 5.172 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 2.937 ;       ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 4.400 ; 4.400 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 4.400 ; 4.400 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 4.459 ; 4.459 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 3.941 ; 3.941 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 3.941 ; 3.941 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 4.193 ; 4.193 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 2.937 ; Fall       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 7.575 ; 7.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 7.815 ; 7.815 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 7.829 ; 7.829 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 7.582 ; 7.582 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 7.575 ; 7.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 7.692 ; 7.692 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 7.649 ; 7.649 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 7.670 ; 7.670 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 7.717 ; 7.717 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 7.285 ; 7.285 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 7.285 ; 7.285 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 4.860 ; 4.860 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 2.937 ;       ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 4.400 ; 4.400 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 4.400 ; 4.400 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 4.459 ; 4.459 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 3.941 ; 3.941 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 3.941 ; 3.941 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 4.193 ; 4.193 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 2.937 ; Fall       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UART:inst|RX:C2|BUSY                             ; -0.262 ; -2.069        ;
; keyboard:inst11|keyboard_clk_filtered            ; -0.212 ; -3.154        ;
; CLOCK_50                                         ; -0.048 ; -0.432        ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 16.336 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -1.599 ; -3.191        ;
; UART:inst|RX:C2|BUSY                             ; 0.215  ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; keyboard:inst11|keyboard_clk_filtered            ; 0.215  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; keyboard:inst11|keyboard_clk_filtered            ; -0.500 ; -22.000       ;
; UART:inst|RX:C2|BUSY                             ; -0.500 ; -9.000        ;
; CLOCK_50                                         ; 9.000  ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; -0.262 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.479      ;
; -0.262 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.479      ;
; -0.261 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.478      ;
; -0.261 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.478      ;
; -0.261 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.478      ;
; -0.257 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.474      ;
; -0.256 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.473      ;
; -0.249 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.466      ;
; 0.665  ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 1.000        ; 0.000      ; 0.367      ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'keyboard:inst11|keyboard_clk_filtered'                                                                                                                                  ;
+--------+---------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.212 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.244      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.206 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.238      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.162 ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.193      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.156 ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.139 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.171      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.121      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.120      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.070      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; -0.020 ; keyboard:inst11|READ_CHAR ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.052      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.005  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.026      ;
; 0.116  ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.916      ;
; 0.125  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.907      ;
; 0.125  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.907      ;
; 0.125  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.907      ;
; 0.125  ; keyboard:inst11|READ_CHAR ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.907      ;
; 0.181  ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.851      ;
; 0.190  ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.842      ;
; 0.205  ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.827      ;
; 0.247  ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.785      ;
; 0.271  ; keyboard:inst11|INCNT[2]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.761      ;
; 0.327  ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; keyboard:inst11|INCNT[0]  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.704      ;
; 0.329  ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.703      ;
; 0.329  ; keyboard:inst11|INCNT[1]  ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.703      ;
; 0.333  ; keyboard:inst11|INCNT[3]  ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.699      ;
+--------+---------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|last_flag                ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[7]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[6]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[5]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[4]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[3]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[2]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[1]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; -0.048 ; UART:inst|RX_FLAG                     ; Writer:inst3|RAM_OUT[0]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.895      ;
; 0.106  ; keyboard:inst11|scan_code[4]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.190      ;
; 0.106  ; keyboard:inst11|scan_code[4]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.190      ;
; 0.124  ; keyboard:inst11|scan_code[7]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.172      ;
; 0.124  ; keyboard:inst11|scan_code[7]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.172      ;
; 0.158  ; keyboard:inst11|scan_code[0]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.138      ;
; 0.158  ; keyboard:inst11|scan_code[0]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.138      ;
; 0.175  ; keyboard:inst11|scan_code[1]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.121      ;
; 0.175  ; keyboard:inst11|scan_code[1]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.121      ;
; 0.247  ; keyboard:inst11|scan_code[5]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.049      ;
; 0.247  ; keyboard:inst11|scan_code[5]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.049      ;
; 0.270  ; keyboard:inst11|scan_code[6]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.026      ;
; 0.270  ; keyboard:inst11|scan_code[6]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.026      ;
; 0.287  ; UART:inst|LAST_RX[7]                  ; Writer:inst3|RAM_OUT[7]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.560      ;
; 0.288  ; UART:inst|LAST_RX[3]                  ; Writer:inst3|RAM_OUT[3]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.559      ;
; 0.289  ; UART:inst|LAST_RX[6]                  ; Writer:inst3|RAM_OUT[6]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.558      ;
; 0.294  ; keyboard:inst11|scan_code[3]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.002      ;
; 0.294  ; keyboard:inst11|scan_code[3]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 1.002      ;
; 0.323  ; keyboard:inst11|scan_code[2]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 0.973      ;
; 0.323  ; keyboard:inst11|scan_code[2]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.264      ; 0.973      ;
; 0.372  ; UART:inst|LAST_RX[5]                  ; Writer:inst3|RAM_OUT[5]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.475      ;
; 0.372  ; UART:inst|LAST_RX[4]                  ; Writer:inst3|RAM_OUT[4]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.475      ;
; 0.372  ; UART:inst|LAST_RX[0]                  ; Writer:inst3|RAM_OUT[0]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.475      ;
; 0.374  ; UART:inst|LAST_RX[1]                  ; Writer:inst3|RAM_OUT[1]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.473      ;
; 0.381  ; UART:inst|LAST_RX[2]                  ; Writer:inst3|RAM_OUT[2]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.466      ;
; 0.456  ; UART:inst|RX_FLAG                     ; Writer:inst3|W_R                      ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 0.315      ; 0.391      ;
; 1.443  ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.500        ; 1.673      ; 0.903      ;
; 1.943  ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 1.673      ; 0.903      ;
; 1.972  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.500        ; 1.666      ; 0.367      ;
; 2.472  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 1.000        ; 1.666      ; 0.367      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.934 ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.096      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.968 ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.062      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.984 ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.046      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.995 ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.035      ;
; 17.998 ; myRam:inst4|Memory~16                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 2.011      ;
; 17.998 ; myRam:inst4|Memory~16                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 2.011      ;
; 18.005 ; myRam:inst4|Memory~12                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 2.004      ;
; 18.005 ; myRam:inst4|Memory~12                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 2.004      ;
; 18.007 ; myRam:inst4|Memory~18                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.022     ; 2.003      ;
; 18.007 ; myRam:inst4|Memory~18                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.022     ; 2.003      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.018 ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.012      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.021 ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 2.009      ;
; 18.049 ; myRam:inst4|Memory~13                 ; main:inst10|G                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 1.960      ;
; 18.049 ; myRam:inst4|Memory~13                 ; main:inst10|R                         ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.023     ; 1.960      ;
; 18.050 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 1.980      ;
; 18.050 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 1.980      ;
; 18.050 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 1.980      ;
; 18.050 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 1.980      ;
; 18.050 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 1.980      ;
; 18.050 ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 20.000       ; -0.002     ; 1.980      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                          ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 16.336 ; main:inst10|G             ; VGA_SYNC:inst2|green_out  ; CLOCK_50                                         ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.589     ; 2.107      ;
; 16.926 ; main:inst10|R             ; VGA_SYNC:inst2|red_out    ; CLOCK_50                                         ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.589     ; 1.517      ;
; 38.301 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.727      ;
; 38.301 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.727      ;
; 38.312 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.716      ;
; 38.312 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.716      ;
; 38.313 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.715      ;
; 38.313 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.715      ;
; 38.355 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.671      ;
; 38.355 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.671      ;
; 38.357 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.669      ;
; 38.357 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.669      ;
; 38.366 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.660      ;
; 38.366 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.660      ;
; 38.367 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.659      ;
; 38.367 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.659      ;
; 38.368 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.658      ;
; 38.368 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.658      ;
; 38.369 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.657      ;
; 38.369 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.657      ;
; 38.374 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.654      ;
; 38.374 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.654      ;
; 38.387 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.641      ;
; 38.387 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.641      ;
; 38.392 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.636      ;
; 38.392 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.636      ;
; 38.411 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.623      ;
; 38.411 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.623      ;
; 38.416 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.612      ;
; 38.416 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.612      ;
; 38.428 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.598      ;
; 38.428 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.598      ;
; 38.428 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.606      ;
; 38.428 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.606      ;
; 38.430 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.596      ;
; 38.430 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.596      ;
; 38.441 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.585      ;
; 38.441 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.585      ;
; 38.443 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.583      ;
; 38.443 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.583      ;
; 38.446 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.580      ;
; 38.446 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.580      ;
; 38.448 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.578      ;
; 38.448 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.578      ;
; 38.465 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.567      ;
; 38.465 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.567      ;
; 38.467 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.565      ;
; 38.467 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.565      ;
; 38.470 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.556      ;
; 38.470 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.556      ;
; 38.472 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.554      ;
; 38.472 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.554      ;
; 38.473 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.553      ;
; 38.476 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.550      ;
; 38.476 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.556      ;
; 38.482 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.550      ;
; 38.482 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.550      ;
; 38.484 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.548      ;
; 38.484 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.548      ;
; 38.484 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.542      ;
; 38.485 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.541      ;
; 38.487 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.539      ;
; 38.488 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.538      ;
; 38.494 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.540      ;
; 38.494 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.540      ;
; 38.496 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.538      ;
; 38.496 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.538      ;
; 38.499 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.535      ;
; 38.499 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.535      ;
; 38.500 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.528      ;
; 38.500 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.528      ;
; 38.513 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.519      ;
; 38.546 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.480      ;
; 38.548 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.484      ;
; 38.548 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.484      ;
; 38.549 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.477      ;
; 38.550 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.482      ;
; 38.550 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.482      ;
; 38.550 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.482      ;
; 38.550 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.482      ;
; 38.552 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.480      ;
; 38.552 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.480      ;
; 38.553 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.479      ;
; 38.553 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.479      ;
; 38.554 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.472      ;
; 38.554 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.472      ;
; 38.555 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[1] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.473      ;
; 38.555 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.473      ;
; 38.555 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.477      ;
; 38.555 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.477      ;
; 38.556 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.470      ;
; 38.556 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.470      ;
; 38.558 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.474      ;
; 38.559 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.467      ;
; 38.562 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.464      ;
; 38.564 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.462      ;
; 38.565 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.467      ;
; 38.566 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.462      ;
; 38.567 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[8] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.006     ; 1.459      ;
; 38.569 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[9] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.459      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 1.673      ; 0.367      ;
; -1.592 ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; 0.000        ; 1.666      ; 0.367      ;
; -1.099 ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; -0.500       ; 1.673      ; 0.367      ;
; -1.092 ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 1.666      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[0]              ; UART:inst|RX:C2|INDEX[0]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[1]              ; UART:inst|RX:C2|INDEX[1]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[2]              ; UART:inst|RX:C2|INDEX[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[3]              ; UART:inst|RX:C2|INDEX[3]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|RX_FLG                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; keyboard:inst11|clock_enable          ; keyboard:inst11|clock_enable          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATAFLL[0]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[8]            ; UART:inst|RX:C2|DATAFLL[8]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATAFLL[9]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[7]            ; UART:inst|RX:C2|DATAFLL[7]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[6]            ; UART:inst|RX:C2|DATAFLL[6]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[5]            ; UART:inst|RX:C2|DATAFLL[5]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[4]            ; UART:inst|RX:C2|DATAFLL[4]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[3]            ; UART:inst|RX:C2|DATAFLL[3]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[2]            ; UART:inst|RX:C2|DATAFLL[2]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[1]            ; UART:inst|RX:C2|DATAFLL[1]            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; Writer:inst3|RAM_OUT[1]               ; myRam:inst4|Memory~13                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Writer:inst3|RAM_OUT[0]               ; myRam:inst4|Memory~12                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; Writer:inst3|RAM_OUT[5]               ; myRam:inst4|Memory~17                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Writer:inst3|RAM_OUT[4]               ; myRam:inst4|Memory~16                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; UART:inst|RX:C2|PRSCL[12]             ; UART:inst|RX:C2|PRSCL[12]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; keyboard:inst11|filter[6]             ; keyboard:inst11|filter[5]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; keyboard:inst11|filter[5]             ; keyboard:inst11|filter[4]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.250  ; keyboard:inst11|filter[3]             ; keyboard:inst11|filter[2]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; keyboard:inst11|filter[4]             ; keyboard:inst11|filter[3]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; keyboard:inst11|filter[2]             ; keyboard:inst11|filter[1]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.256  ; UART:inst|RX:C2|INDEX[0]              ; UART:inst|RX:C2|INDEX[1]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.283  ; keyboard:inst11|scan_code[2]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.699      ;
; 0.311  ; Writer:inst3|RAM_OUT[7]               ; myRam:inst4|Memory~19                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.462      ;
; 0.312  ; keyboard:inst11|scan_code[3]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.728      ;
; 0.315  ; UART:inst|RX:C2|DATAFLL[4]            ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.317  ; UART:inst|RX:C2|DATAFLL[3]            ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.317  ; UART:inst|RX:C2|DATAFLL[1]            ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.319  ; Writer:inst3|RAM_OUT[6]               ; myRam:inst4|Memory~18                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.470      ;
; 0.325  ; Writer:inst3|RAM_OUT[3]               ; myRam:inst4|Memory~15                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; Writer:inst3|RAM_OUT[2]               ; myRam:inst4|Memory~14                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.329  ; keyboard:inst11|filter[1]             ; keyboard:inst11|filter[0]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.335  ; keyboard:inst11|filter[7]             ; keyboard:inst11|filter[6]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.360  ; UART:inst|RX:C2|DATAFLL[8]            ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|PRSCL[10]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|PRSCL[11]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; UART:inst|RX:C2|PRSCL[8]              ; UART:inst|RX:C2|PRSCL[8]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; keyboard:inst11|scan_code[6]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.778      ;
; 0.364  ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|PRSCL[6]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.368  ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|PRSCL[1]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; UART:inst|RX:C2|PRSCL[4]              ; UART:inst|RX:C2|PRSCL[4]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; Writer:inst3|last_flag                ; Writer:inst3|W_R                      ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.376  ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|PRSCL[5]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; UART:inst|RX:C2|PRSCL[7]              ; UART:inst|RX:C2|PRSCL[7]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.379  ; UART:inst|RX:C2|PRSCL[9]              ; UART:inst|RX:C2|PRSCL[9]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; UART:inst|RX:C2|PRSCL[3]              ; UART:inst|RX:C2|PRSCL[3]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; UART:inst|RX:C2|PRSCL[0]              ; UART:inst|RX:C2|PRSCL[0]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; UART:inst|RX:C2|PRSCL[2]              ; UART:inst|RX:C2|PRSCL[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; keyboard:inst11|scan_code[5]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.801      ;
; 0.391  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|INDEX[3]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.397  ; UART:inst|RX:C2|DATAFLL[2]            ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.547      ;
; 0.399  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|BUSY                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.406  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.406  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.406  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.406  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.408  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.409  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.409  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.409  ; UART:inst|RX:C2|DATAFLL[9]            ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.424  ; UART:inst|RX_FLAG                     ; Writer:inst3|W_R                      ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.391      ;
; 0.431  ; keyboard:inst11|scan_code[1]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.847      ;
; 0.444  ; UART:inst|RX:C2|RX_FLG                ; UART:inst|RX:C2|INDEX[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.448  ; keyboard:inst11|scan_code[0]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.864      ;
; 0.469  ; keyboard:inst11|scan_code[2]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.885      ;
; 0.488  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[5]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.638      ;
; 0.489  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[3]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.639      ;
; 0.489  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[4]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.639      ;
; 0.490  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[0]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.640      ;
; 0.491  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[7]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.641      ;
; 0.491  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[1]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.641      ;
; 0.492  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[2]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.642      ;
; 0.492  ; UART:inst|RX:C2|DATAFLL[0]            ; UART:inst|RX:C2|DATA[6]               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.002     ; 0.642      ;
; 0.498  ; keyboard:inst11|scan_code[3]          ; main:inst10|R                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.914      ;
; 0.499  ; UART:inst|RX:C2|PRSCL[11]             ; UART:inst|RX:C2|PRSCL[12]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; UART:inst|RX:C2|PRSCL[10]             ; UART:inst|RX:C2|PRSCL[11]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; UART:inst|LAST_RX[2]                  ; Writer:inst3|RAM_OUT[2]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.466      ;
; 0.500  ; UART:inst|RX:C2|PRSCL[8]              ; UART:inst|RX:C2|PRSCL[9]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; UART:inst|RX:C2|PRSCL[6]              ; UART:inst|RX:C2|PRSCL[7]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.505  ; keyboard:inst11|filter[7]             ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; UART:inst|RX:C2|PRSCL[1]              ; UART:inst|RX:C2|PRSCL[2]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; UART:inst|LAST_RX[1]                  ; Writer:inst3|RAM_OUT[1]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.473      ;
; 0.507  ; keyboard:inst11|filter[0]             ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; keyboard:inst11|clock_enable          ; keyboard:inst11|filter[7]             ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; keyboard:inst11|scan_code[7]          ; main:inst10|G                         ; keyboard:inst11|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.264      ; 0.924      ;
; 0.508  ; UART:inst|LAST_RX[5]                  ; Writer:inst3|RAM_OUT[5]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.475      ;
; 0.508  ; UART:inst|LAST_RX[4]                  ; Writer:inst3|RAM_OUT[4]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.475      ;
; 0.508  ; UART:inst|LAST_RX[0]                  ; Writer:inst3|RAM_OUT[0]               ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.475      ;
; 0.512  ; UART:inst|RX_FLAG                     ; Writer:inst3|last_flag                ; UART:inst|RX:C2|BUSY                  ; CLOCK_50    ; -0.500       ; 0.315      ; 0.479      ;
; 0.516  ; UART:inst|RX:C2|PRSCL[7]              ; UART:inst|RX:C2|PRSCL[8]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; UART:inst|RX:C2|PRSCL[5]              ; UART:inst|RX:C2|PRSCL[6]              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.215 ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 0.000        ; 0.000      ; 0.367      ;
; 1.129 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.466      ;
; 1.136 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.473      ;
; 1.137 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.474      ;
; 1.141 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.478      ;
; 1.141 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.478      ;
; 1.141 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.478      ;
; 1.142 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.479      ;
; 1.142 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.479      ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                              ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|green_out      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.265 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.417      ;
; 0.323 ; VGA_SYNC:inst2|horiz_sync ; VGA_SYNC:inst2|horiz_sync_out ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.331 ; VGA_SYNC:inst2|vert_sync  ; VGA_SYNC:inst2|vert_sync_out  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.365 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|red_out        ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|video_on_h     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.527      ;
; 0.381 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.401 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|red_out        ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.555      ;
; 0.440 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.593      ;
; 0.444 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.596      ;
; 0.449 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|green_out      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.603      ;
; 0.471 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.623      ;
; 0.479 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|video_on_h     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.629      ;
; 0.488 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.640      ;
; 0.489 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.639      ;
; 0.489 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|video_on_h     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.639      ;
; 0.489 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.641      ;
; 0.492 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.495 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.501 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.507 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.516 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.529 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[2]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.539 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.543 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.543 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.553 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.707      ;
; 0.553 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.570 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.723      ;
; 0.574 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.578 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.584 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.734      ;
; 0.586 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.591 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.593 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.605 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.605 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.610 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.760      ;
; 0.610 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.620 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[5]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.769      ;
; 0.621 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[8]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[3]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.632 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.786      ;
; 0.632 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.786      ;
; 0.637 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.791      ;
; 0.645 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.659 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[4]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.660 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.810      ;
; 0.663 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.670 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.675 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.676 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.677 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.831      ;
; 0.677 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.680 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.834      ;
; 0.685 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.839      ;
; 0.685 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.835      ;
; 0.687 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[9]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.689 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.841      ;
; 0.689 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.837      ;
; 0.691 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.839      ;
; 0.694 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|vert_sync      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.848      ;
; 0.694 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|horiz_sync     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.844      ;
; 0.698 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[7]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.711 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|video_on_v     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.865      ;
; 0.715 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[6]     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'keyboard:inst11|keyboard_clk_filtered'                                                                                                                                   ;
+-------+----------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; keyboard:inst11|SHIFTIN[6] ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; keyboard:inst11|SHIFTIN[8] ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; keyboard:inst11|SHIFTIN[3] ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; keyboard:inst11|SHIFTIN[5] ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.396      ;
; 0.323 ; keyboard:inst11|SHIFTIN[1] ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; keyboard:inst11|SHIFTIN[7] ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; keyboard:inst11|SHIFTIN[4] ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.479      ;
; 0.405 ; keyboard:inst11|SHIFTIN[2] ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.557      ;
; 0.419 ; keyboard:inst11|SHIFTIN[4] ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.572      ;
; 0.420 ; keyboard:inst11|SHIFTIN[0] ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.573      ;
; 0.422 ; keyboard:inst11|SHIFTIN[3] ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.575      ;
; 0.423 ; keyboard:inst11|SHIFTIN[1] ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.576      ;
; 0.425 ; keyboard:inst11|SHIFTIN[5] ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.578      ;
; 0.428 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.580      ;
; 0.430 ; keyboard:inst11|SHIFTIN[7] ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.583      ;
; 0.478 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.630      ;
; 0.478 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.630      ;
; 0.478 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.630      ;
; 0.480 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.632      ;
; 0.487 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.639      ;
; 0.503 ; keyboard:inst11|SHIFTIN[6] ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.656      ;
; 0.509 ; keyboard:inst11|SHIFTIN[2] ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.662      ;
; 0.545 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.699      ;
; 0.551 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|READ_CHAR    ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.705      ;
; 0.602 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.754      ;
; 0.619 ; keyboard:inst11|INCNT[1]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.771      ;
; 0.669 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.821      ;
; 0.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[0]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.907      ;
; 0.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[1]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.907      ;
; 0.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[2]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.907      ;
; 0.755 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|INCNT[3]     ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.907      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.026      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.900 ; keyboard:inst11|READ_CHAR  ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.052      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.919 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.070      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[0]   ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.121      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 0.969 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|SHIFTIN[0]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.120      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[3] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[2] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[1] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[0] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[5] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[6] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[7] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.019 ; keyboard:inst11|INCNT[2]   ; keyboard:inst11|scan_code[4] ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.171      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[8]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[7]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[6]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[5]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[4]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[3]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[2]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
; 1.036 ; keyboard:inst11|INCNT[3]   ; keyboard:inst11|SHIFTIN[1]   ; keyboard:inst11|keyboard_clk_filtered ; keyboard:inst11|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
+-------+----------------------------+------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'keyboard:inst11|keyboard_clk_filtered'                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; keyboard:inst11|scan_code[7]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst11|keyboard_clk_filtered ; Rise       ; inst11|scan_code[7]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|RAM_OUT[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|W_R             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|W_R             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst3|last_flag       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst3|last_flag       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst11|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst11|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst11|filter[1]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst2|v_count[7]|clk          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; UART_RXD  ; CLOCK_50                              ; 2.773 ; 2.773 ; Rise       ; CLOCK_50                              ;
; ps2_clk   ; CLOCK_50                              ; 2.181 ; 2.181 ; Rise       ; CLOCK_50                              ;
; KEY[*]    ; keyboard:inst11|keyboard_clk_filtered ; 2.791 ; 2.791 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst11|keyboard_clk_filtered ; 2.791 ; 2.791 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst11|keyboard_clk_filtered ; 2.568 ; 2.568 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; UART_RXD  ; CLOCK_50                              ; -2.110 ; -2.110 ; Rise       ; CLOCK_50                              ;
; ps2_clk   ; CLOCK_50                              ; -2.061 ; -2.061 ; Rise       ; CLOCK_50                              ;
; KEY[*]    ; keyboard:inst11|keyboard_clk_filtered ; -2.113 ; -2.113 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst11|keyboard_clk_filtered ; -2.113 ; -2.113 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst11|keyboard_clk_filtered ; -2.241 ; -2.241 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 4.356 ; 4.356 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 4.349 ; 4.349 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 4.356 ; 4.356 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 4.233 ; 4.233 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 4.229 ; 4.229 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 4.294 ; 4.294 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 4.274 ; 4.274 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 4.281 ; 4.281 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 4.299 ; 4.299 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 4.028 ; 4.028 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 4.028 ; 4.028 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 2.588 ; 2.588 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 1.473 ;       ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 2.220 ; 2.220 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 2.220 ; 2.220 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 2.267 ; 2.267 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 2.007 ; 2.007 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 2.007 ; 2.007 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 2.138 ; 2.138 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 1.473 ; Fall       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 4.229 ; 4.229 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 4.349 ; 4.349 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 4.356 ; 4.356 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 4.233 ; 4.233 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 4.229 ; 4.229 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 4.294 ; 4.294 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 4.274 ; 4.274 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 4.281 ; 4.281 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 4.299 ; 4.299 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 4.028 ; 4.028 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 4.028 ; 4.028 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 2.430 ; 2.430 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 1.473 ;       ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 2.220 ; 2.220 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 2.220 ; 2.220 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 2.267 ; 2.267 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 2.007 ; 2.007 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 2.007 ; 2.007 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 2.138 ; 2.138 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 1.473 ; Fall       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -1.552  ; -2.558 ; N/A      ; N/A     ; -0.500              ;
;  CLOCK_50                                         ; -1.002  ; -2.558 ; N/A      ; N/A     ; 9.000               ;
;  UART:inst|RX:C2|BUSY                             ; -0.971  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 13.226  ; 0.215  ; N/A      ; N/A     ; 19.000              ;
;  keyboard:inst11|keyboard_clk_filtered            ; -1.552  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -44.671 ; -5.107 ; 0.0      ; 0.0     ; -31.0               ;
;  CLOCK_50                                         ; -8.079  ; -5.107 ; N/A      ; N/A     ; 0.000               ;
;  UART:inst|RX:C2|BUSY                             ; -7.711  ; 0.000  ; N/A      ; N/A     ; -9.000              ;
;  inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  keyboard:inst11|keyboard_clk_filtered            ; -28.881 ; 0.000  ; N/A      ; N/A     ; -22.000             ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; UART_RXD  ; CLOCK_50                              ; 5.131 ; 5.131 ; Rise       ; CLOCK_50                              ;
; ps2_clk   ; CLOCK_50                              ; 3.988 ; 3.988 ; Rise       ; CLOCK_50                              ;
; KEY[*]    ; keyboard:inst11|keyboard_clk_filtered ; 5.030 ; 5.030 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst11|keyboard_clk_filtered ; 5.030 ; 5.030 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst11|keyboard_clk_filtered ; 4.686 ; 4.686 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; UART_RXD  ; CLOCK_50                              ; -2.110 ; -2.110 ; Rise       ; CLOCK_50                              ;
; ps2_clk   ; CLOCK_50                              ; -2.061 ; -2.061 ; Rise       ; CLOCK_50                              ;
; KEY[*]    ; keyboard:inst11|keyboard_clk_filtered ; -2.113 ; -2.113 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst11|keyboard_clk_filtered ; -2.113 ; -2.113 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst11|keyboard_clk_filtered ; -2.241 ; -2.241 ; Rise       ; keyboard:inst11|keyboard_clk_filtered ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 7.829 ; 7.829 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 7.815 ; 7.815 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 7.829 ; 7.829 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 7.582 ; 7.582 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 7.575 ; 7.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 7.692 ; 7.692 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 7.649 ; 7.649 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 7.670 ; 7.670 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 7.717 ; 7.717 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 7.285 ; 7.285 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 7.285 ; 7.285 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 5.172 ; 5.172 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 2.937 ;       ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 4.400 ; 4.400 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 4.400 ; 4.400 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 4.459 ; 4.459 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 3.941 ; 3.941 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 3.941 ; 3.941 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 4.193 ; 4.193 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 2.937 ; Fall       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 4.229 ; 4.229 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 4.349 ; 4.349 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 4.356 ; 4.356 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 4.233 ; 4.233 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 4.229 ; 4.229 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 4.294 ; 4.294 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 4.274 ; 4.274 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 4.281 ; 4.281 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 4.299 ; 4.299 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 4.028 ; 4.028 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 4.028 ; 4.028 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 2.430 ; 2.430 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 1.473 ;       ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 2.220 ; 2.220 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 2.220 ; 2.220 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 2.267 ; 2.267 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 2.007 ; 2.007 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 2.007 ; 2.007 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 2.138 ; 2.138 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 1.473 ; Fall       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 795      ; 0        ; 0        ; 0        ;
; keyboard:inst11|keyboard_clk_filtered            ; CLOCK_50                                         ; 35       ; 3        ; 0        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; CLOCK_50                                         ; 1        ; 20       ; 0        ; 0        ;
; CLOCK_50                                         ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 661      ; 0        ; 0        ; 0        ;
; keyboard:inst11|keyboard_clk_filtered            ; keyboard:inst11|keyboard_clk_filtered            ; 136      ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 8        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 795      ; 0        ; 0        ; 0        ;
; keyboard:inst11|keyboard_clk_filtered            ; CLOCK_50                                         ; 35       ; 3        ; 0        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; CLOCK_50                                         ; 1        ; 20       ; 0        ; 0        ;
; CLOCK_50                                         ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 661      ; 0        ; 0        ; 0        ;
; keyboard:inst11|keyboard_clk_filtered            ; keyboard:inst11|keyboard_clk_filtered            ; 136      ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 8        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 10 12:54:14 2020
Info: Command: quartus_sta Altera -c Altera
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Altera.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst2|video_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|video_PLL_inst|altpll_component|pll|clk[0]} {inst2|video_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name keyboard:inst11|keyboard_clk_filtered keyboard:inst11|keyboard_clk_filtered
    Info (332105): create_clock -period 1.000 -name UART:inst|RX:C2|BUSY UART:inst|RX:C2|BUSY
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.552       -28.881 keyboard:inst11|keyboard_clk_filtered 
    Info (332119):    -1.002        -8.079 CLOCK_50 
    Info (332119):    -0.971        -7.711 UART:inst|RX:C2|BUSY 
    Info (332119):    13.226         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -5.107 CLOCK_50 
    Info (332119):     0.391         0.000 UART:inst|RX:C2|BUSY 
    Info (332119):     0.391         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 keyboard:inst11|keyboard_clk_filtered 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -22.000 keyboard:inst11|keyboard_clk_filtered 
    Info (332119):    -0.500        -9.000 UART:inst|RX:C2|BUSY 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.262
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.262        -2.069 UART:inst|RX:C2|BUSY 
    Info (332119):    -0.212        -3.154 keyboard:inst11|keyboard_clk_filtered 
    Info (332119):    -0.048        -0.432 CLOCK_50 
    Info (332119):    16.336         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599        -3.191 CLOCK_50 
    Info (332119):     0.215         0.000 UART:inst|RX:C2|BUSY 
    Info (332119):     0.215         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 keyboard:inst11|keyboard_clk_filtered 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -22.000 keyboard:inst11|keyboard_clk_filtered 
    Info (332119):    -0.500        -9.000 UART:inst|RX:C2|BUSY 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Fri Apr 10 12:54:16 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


