<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="DSS_DISPC" id="DSS_DISPC">
  
  
  <register acronym="DISPC_REVISION" description="This register contains the IP revision code." id="DISPC_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" IP revision [[br]][7:4] Major revision [[br]][3:0] Minor revision" end="0" id="REV" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_SYSCFG" description="This register allows the control of various parameters of the interconnect interface" id="DISPC_SYSCFG" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="14" id="RESERVED_1" rwaccess="RW" width="18"></bitfield>
    
  <bitfield begin="13" description=" Master interface power management, standby/waitcontrol" end="12" id="MIDLEMODE" rwaccess="RW" width="2">
    <bitenum description="3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="MStandby is asserted based on the internal activity of the module" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="MStandby is never asserted" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="MStandby is asserted only when the module is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description=" Clock activity during wakeup mode period" end="8" id="CLOCK_ACTIVITY" rwaccess="RW" width="2">
    <bitenum description="Interface and functional clocks are maintained during wakeup period" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Interface clocks can be switched off and functional clocks are maintained during wakeup period" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Functional clocks can be switched off and interface clocks are maintained during wakeup period" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="interface and functional clocks can be switched off." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description=" Slave interface power management, idle req/ack control" end="3" id="SIDLEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Idle request is acknowledged based on the internal activity of the module" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="An idle request is never acknowledged" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="An idle request is acknowledged unconditionally" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Wakeup feature control" end="2" id="ENWAKEUP" rwaccess="RW" width="1">
    <bitenum description="Wakeup is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Wakeup is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Software reset. [[br]]Set this bit to 1 to trigger a module reset. [[br]]The bit is automatically reset by the hardware. [[br]]During reads, it always returns " end="1" id="SOFTRESET" rwaccess="RW" width="1">
    <bitenum description="The module is reset." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Internal interface clock gating strategy" end="0" id="AUTOIDLE" rwaccess="RW" width="1">
    <bitenum description="Automatic L3 and L4 interface clock gating strategy is applied based on interface activity" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interface clock is free-running" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_SYSSTS" description="This register provides status information about the module, excluding interrupt status information." id="DISPC_SYSSTS" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Internal reset monitoring" end="0" id="RESETDONE" rwaccess="R" width="1">
    <bitenum description="Reset complete" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Internal module reset is ongoing" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_IRQSTS" description="This register regroups all the status of module internal events that generate an interrupt. A write of 1 to a given bit resets the bit" id="DISPC_IRQSTS" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="16" description=" Wakeup" end="16" id="WAKEUP" rwaccess="RW" width="1">
    <bitenum description="Wakeup is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Wakeup status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Wakeup status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Wakeup is false" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" SyncLostDigital" end="15" id="SYNC_LOST_DIGITAL" rwaccess="RW" width="1">
    <bitenum description="SyncLostDigital is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="SyncLostDigital status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="SyncLostDigital status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="SyncLostDigital is false" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" SyncLost" end="14" id="SYNC_LOST" rwaccess="RW" width="1">
    <bitenum description="SyncLost is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="SyncLost status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="SyncLost status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="SyncLost is false" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Vid2EndWindow" end="13" id="VID2_END_WINDOW" rwaccess="RW" width="1">
    <bitenum description="Vid2EndWindow status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Vid2EndWindow is true (pending)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Vid2EndWindow status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Vid2EndWindow is false" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Vid2FIFOUnderflow" end="12" id="VID2_FIFO_UFLOW" rwaccess="RW" width="1">
    <bitenum description="Vid2FIFOUnderflow is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Vid2FIFOUnderflow status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Vid2FIFOUnderflow status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Vid2FIFOUnderflow" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Vid1EndWindow" end="11" id="VID1_END_WINDOW" rwaccess="RW" width="1">
    <bitenum description="Vid1EndWindow status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Vid1EndWindow is true (pending)." id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Vid1EndWindow is false" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Vid1EndWindow status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Vid1FIFOUnderflow" end="10" id="VID1_FIFO_UFLOW" rwaccess="RW" width="1">
    <bitenum description="Vid1FIFOUnderflow status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Vid1FIFOUnderflow is true (pending)." id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Vid1FIFOUnderflow status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Vid1FIFOUnderflow is false" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" OCPError" end="9" id="OCP_ERROR" rwaccess="RW" width="1">
    <bitenum description="OCPError status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="OCPError is true (pending)." id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="OCPError is false" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="OCPError status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" PaletteGammaLoading" end="8" id="PALLETE_GAMMA_LOADING" rwaccess="RW" width="1">
    <bitenum description="PaletteGammaLoading is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="PaletteGammaLoading status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="PaletteGammaLoading is False" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="PaletteGammaLoading status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" GfxEndWindow" end="7" id="GFXEND_WINDOW" rwaccess="RW" width="1">
    <bitenum description="GfxEndWindow status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="GfxEndWindow is true (pending)." id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="GfxEndWindow is false." id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="GfxEndWindow status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" GfxFIFOUnderflow" end="6" id="GFXFIFO_UFLOW" rwaccess="RW" width="1">
    <bitenum description="GfxFIFOUnderflow status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="GfxFIFOUnderflow is true (pending)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="GfxFIFOUnderflow is false" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="GfxFIFOUnderflow status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" ProgrammedLineNumber" end="5" id="PGM_LINE_NO" rwaccess="RW" width="1">
    <bitenum description="ProgrammedLineNumber is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="ProgrammedLineNumber status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="ProgrammedLineNumber is false" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="ProgrammedLineNumber status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" ACBiasCountStatus" end="4" id="ACBIAS_CNT_STS" rwaccess="RW" width="1">
    <bitenum description="ACBiasCountStatus is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="ACBiasCountStatus status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="ACBiasCountStatus is false." id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="ACBiasCountStatus status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" EVSYNC_ODD" end="3" id="EVSYNC_ODD" rwaccess="RW" width="1">
    <bitenum description="EVSYNC_ODD is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="EVSYNC_ODD status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="EVSYNC_ODD status bit unchanged" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="EVSYNC_ODD is false" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" EVSYNC_EVEN" end="2" id="EVSYNC_EVEN" rwaccess="RW" width="1">
    <bitenum description="EVSYNC_EVEN status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="EVSYNC_EVEN is true (pending)" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="EVSYNC_EVEN is false." id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="EVSYNC_EVEN status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" VSYNC" end="1" id="VSYNC" rwaccess="RW" width="1">
    <bitenum description="VSYNC is true (pending)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="VSYNC status bit reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="VSYNC is false" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="VSYNC status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" FrameDone" end="0" id="FRMDONE" rwaccess="RW" width="1">
    <bitenum description="FrameDone status bit reset" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="FrameDone is true (pending)." id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="FrameDone is false" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="FrameDone status bit unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_IRQEN" description="This register allows the masking/unmasking of module internal interrupt sources, on an event-by-event basis." id="DISPC_IRQEN" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="RW" width="15"></bitfield>
    
  <bitfield begin="16" description=" Wakeup mask" end="16" id="WAKEUP" rwaccess="RW" width="1">
    <bitenum description="Wakeup is masked" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Wakeup is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" SyncLostDigital" end="15" id="SYNC_LOST_DIGITAL" rwaccess="RW" width="1">
    <bitenum description="SyncLostDigital generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SyncLostDigital is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" SyncLost" end="14" id="SYNC_LOST" rwaccess="RW" width="1">
    <bitenum description="SyncLost is masked" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SyncLost is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Vid2EndWindow" end="13" id="VID2_END_WINDOW" rwaccess="RW" width="1">
    <bitenum description="Vid2EndWindow generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Vid2EndWindow is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Vid2FIFOUnderflow" end="12" id="VID2_FIFO_UFLOW" rwaccess="RW" width="1">
    <bitenum description="Vid2FIFOUnderflow generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Vid2FIFOUnderflow is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" EndVid1Window" end="11" id="VID1_END_WINDOW" rwaccess="RW" width="1">
    <bitenum description="EndVid1Window is masked" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="EndVid1Window is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Vid1FIFOUnderflow" end="10" id="VID1_FIFO_UFLOW" rwaccess="RW" width="1">
    <bitenum description="Vid1FIFOUnderflow generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Vid1FIFOUnderflow is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" OCPError" end="9" id="OCP_ERROR" rwaccess="RW" width="1">
    <bitenum description="OCPError generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OCPError" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" PaletteGammaMask" end="8" id="PALLETE_GAMMA_LOADING" rwaccess="RW" width="1">
    <bitenum description="PaletteGammaMask generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PaletteGammaMask is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" GfxEndWindow" end="7" id="GFXEND_WINDOW" rwaccess="RW" width="1">
    <bitenum description="GfxEndWindow generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="GfxEndWindow is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" GfxFIFOUnderflow" end="6" id="GFXFIFO_UFLOW" rwaccess="RW" width="1">
    <bitenum description="GfxFIFOUnderflow generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="GfxFIFOUnderflow is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" ProgrammedLineNumber" end="5" id="PGM_LINE_NO" rwaccess="RW" width="1">
    <bitenum description="ProgrammedLineNumber generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="ProgrammedLineNumber is masked." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" ACBiasCountStatus" end="4" id="ACBIAS_COUNT_STS" rwaccess="RW" width="1">
    <bitenum description="ACBiasCountStatus generates an interrupt when it occurs." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="ACBiasCountStatus is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" EVSYNC_ODD" end="3" id="EVSYNC_ODD" rwaccess="RW" width="1">
    <bitenum description="EVSYNC_ODD generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="EVSYNC_ODD is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" EVSYNC_EVEN" end="2" id="EVSYNC_EVEN" rwaccess="RW" width="1">
    <bitenum description="EVSYNC_EVEN generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="EVSYNC_EVEN is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" VSYNC" end="1" id="VSYNC" rwaccess="RW" width="1">
    <bitenum description="VSYNC generates an interrupt when it occurs." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VSYNC is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" FrameMask" end="0" id="FRM_DONE" rwaccess="RW" width="1">
    <bitenum description="FrameMask generates an interrupt when it occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="FrameMask is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_CTRL" description="The control register configures the display controller module" id="DISPC_CTRL" offset="0x40" width="32">
    
  <bitfield begin="31" description=" Spatial/Temporal dithering number of frames" end="30" id="SPATIAL_TEMPORAL_DITHER" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Spatial and temporal over four frames" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Spatial and temporal over two frames" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Spatial only" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="29" description=" LCD Enable Signal Polarity" end="29" id="LCD_EN_POL" rwaccess="RW" width="1">
    <bitenum description="Active high" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Active low" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="28" description=" LCD Enable Signal: LCD interface active/inactive" end="28" id="LCD_EN_SIGNAL" rwaccess="RW" width="1">
    <bitenum description="Signal enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Signal disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description=" Pixel clock free-running enabled/disabled" end="27" id="PCK_FREE_EN" rwaccess="RW" width="1">
    <bitenum description="Clock enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Clock disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="26" description=" State of unused bits (TDM mode only)" end="25" id="TDM_UNUSED_BITS" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Unchanged from previous state" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="High level (1)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Low level (0)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" Cycle format (TDM mode only)" end="23" id="TDM_CYCLE_FMT" rwaccess="RW" width="2">
    <bitenum description="3 cycles for 2 pixels" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="3 cycles for 1 pixel" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="2 cycles for 1 pixel" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="1 cycle for 1 pixel" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" Output Interface width (TDM mode only)" end="21" id="TDM_PARALLEL_MODE" rwaccess="RW" width="2">
    <bitenum description="16-bit parallel output interface selected" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="12-bit parallel output interface selected" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="9-bit parallel output interface selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="8-bit parallel output interface selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Enable the multiple cycle format (TDM mode used only for Active Matrix mode with the RFBI enable bit off)." end="20" id="TDM_EN" rwaccess="RW" width="1">
    <bitenum description="TDM enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="TDM disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" Hold Time for digital output  WR: EVSYNC Encoded value (from 0 to 7) holds time for digital output. [[br]]The data will be held for (HT + 1) external digital clock periods." end="17" id="HT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="16" description=" General Purpose Output Signal" end="16" id="GPOUT1" rwaccess="RW" width="1">
    <bitenum description="The GPout1 is set" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The GPout1 is reset." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" General Purpose Output Signal" end="15" id="GPOUT0" rwaccess="RW" width="1">
    <bitenum description="The GPout0 is set" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The GPout0 is reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" General Purpose Input Signal" end="14" id="GPIN1" rwaccess="R" width="1">
    <bitenum description="The GPin1 has been set" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The GPin1 has been reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" General Purpose Input Signal" end="13" id="GPIN0" rwaccess="R" width="1">
    <bitenum description="The GPin0 has been set" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The GPin0 has been reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Overlay Optimization (available when graphics format is NOT is 1, 2, and [[br]]4-BPP) " end="12" id="OVLY_OPT" rwaccess="RW" width="1">
    <bitenum description="Graphics data below video1 window not fetched from memory." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Graphics data below video1 window fetched from memory or no overlap between graphics and video1 windows" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Stall mode for the LCD output" end="11" id="STALL_MODE" rwaccess="RW" width="1">
    <bitenum description="Stall mode selected. The Display Controller sends the data without considering the VSYNC/HSYNC. The LCD output is disabled at the end of the transfer of the frame. The S/W has to re-enable the LCD output to generate a new frame. The stall mode is used in RFBI command modes" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal mode selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" " end="10" id="RESERVED_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Number of lines of the LCD interface" end="8" id="TFT_DATA_LINES" rwaccess="RW" width="2">
    <bitenum description="24-bit output aligned on the LSB of the pixel data interface" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="18-bit output aligned on the LSB of the pixel data interface" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="16-bit output aligned on the LSB of the pixel data interface" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="12-bit output aligned on the LSB of the pixel data interface" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Spatial temporal dithering enable" end="7" id="ST_DITHER_EN" rwaccess="RW" width="1">
    <bitenum description="Spatial/temporal dithering logic enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Spatial/temporal dithering logic disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Digital GO Command" end="6" id="GO_DIGITAL" rwaccess="RW" width="1">
    <bitenum description="Users have finished programming the shadow registers of the pipeline(s) associated with the digital output and the hardware can update the internal registers at the external VSYNC" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The hardware has finished updating the internal shadow registers of the pipeline(s) associated with the digital output using the user values. The hardware resets the bit when the update is completed" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" LCD GO Command" end="5" id="GO_LCD" rwaccess="RW" width="1">
    <bitenum description="Users have finished programming the shadow registers of the pipeline(s) associated with the LCD output and the hardware can update the internal registers at the VFP start period." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The hardware has finished updating the internal shadow registers of the pipeline(s) connected to the LCD output using the user values. The hardware resets the bit when the update is completed" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Mono [[br]]8-bit mode " end="4" id="M8B" rwaccess="RW" width="1">
    <bitenum description="Pixel data [7:0] is used to output eight pixel values to the panel each pixel clock transition (only in Passive Mono 8-bit mode)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pixel data [3:0] is used to output four pixel values to the panel at each pixel clock transition (only in Passive Mono 8-bit mode)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" LCD display type" end="3" id="STNTFT" rwaccess="RW" width="1">
    <bitenum description="Active Matrix display operation enabled. Passive Matrix Dither logic and output FIFO bypassed" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Passive or Passive Matrix display operation enabled. Passive Matrix dither logic enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Monochrome/Color" end="2" id="MONO_COLOR" rwaccess="RW" width="1">
    <bitenum description="Monochrome operation enabled (Passive Matrix mode only)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Color operation enabled (Passive Matrix mode only)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Digital enable" end="1" id="DIGITAL_EN" rwaccess="RW" width="1">
    <bitenum description="Digital output enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Digital output disabled (at the end of the current field if interlace output when the bit is reset)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" LCD enable" end="0" id="LCD_EN" rwaccess="RW" width="1">
    <bitenum description="LCD output disabled (at the end of the frame when the bit is reset)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LCD output disabled (at the end of the frame when the bit is reset)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_CFG" description="This control register configures the display controller module. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_CFG" offset="0x44" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="19" description=" Selects the alpha blender (TV output)" end="19" id="TV_ALPHA_BLDR_EN" rwaccess="RW" width="1">
    <bitenum description="The alpha blender is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Alpha blender is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" Selects the alpha blender (LCD output)" end="18" id="LCD_APLHABLDR_EN" rwaccess="RW" width="1">
    <bitenum description="The alpha blender is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Alpha blender is disabled." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Controls if the FIFO are refilled only when the LOW threshold is  reached or if all FIFO are refilled when at least one of them reaches the LOW threshold." end="17" id="FIFO_FILLING" rwaccess="RW" width="1">
    <bitenum description="All FIFOs are refilled up to high threshold when at least one of them reaches the LOW threshold. (only active FIFOs should be considered and when reaching the end of the frame the FIFO goes to empty condition so no need to fill it again)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Each FIFO is refilled when it reaches LOW threshold" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description=" Controls the handshake between FIFO and RFBI STALL to prevent from underflow. [[br]]The bit should be set to 0 when the module is not in STALL mode " end="16" id="FIFO_HAND_CHECK" rwaccess="RW" width="1">
    <bitenum description="The STALL signal from RFBI is used in combination with the FIFO fullness information to provide data to the RFBI module only when it does not generated FIFO underflow." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Only the STALL signal from RFBI is used regardless of the FIFO fullness information to provide data to the RFBI module" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Color phase rotation control wr: VFP" end="15" id="CPR" rwaccess="RW" width="1">
    <bitenum description="Color phase rotation enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Color phase rotation disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" FIFO merge control" end="14" id="FIFO_MERGE" rwaccess="RW" width="1">
    <bitenum description="FIFO merge enabled All the FIFOS are merged into a single one to be used by the single active pipeline" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="FIFO merge disabled Each FIFO is dedicated to one pipeline" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Transparency color key selection (digital output)" end="13" id="TCK_DIG_SELECTION" rwaccess="RW" width="1">
    <bitenum description="Video source transparency color key selected in normal mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Graphics destination transparency color key selected in normal mode or graphics source transparency color key selected in alpha mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Transparency color key enabled (digital output)" end="12" id="TCK_DIG_EN" rwaccess="RW" width="1">
    <bitenum description="Enable the transparency color key for digital output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable the transparency color key for digital output" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Transparency color key selection (LCD output)" end="11" id="TCK_LCD_SELECTION" rwaccess="RW" width="1">
    <bitenum description="Video source transparency color key selected in normal mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Graphics destination transparency color key selected in normal mode or graphics source transparency color key selected in alpha mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Transparency color key enabled (LCD output)" end="10" id="TCK_LCD_EN" rwaccess="RW" width="1">
    <bitenum description="Enable the transparency color key for the LCD" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable the transparency color key for the LCD" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Functional clocks gated enabled" end="9" id="FUNC_GATED" rwaccess="RW" width="1">
    <bitenum description="Functional clocks gated enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Functional clocks gated disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" ACBias Gated Enabled" end="8" id="ACBIAS_GATED" rwaccess="RW" width="1">
    <bitenum description="ACBias Gated Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="ACBias Gated Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" VSYNC Gated Enabled" end="7" id="VSYNC_GATED" rwaccess="RW" width="1">
    <bitenum description="VSYNC Gated Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VSYNC Gated Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" HSYNC Gated Enabled" end="6" id="HSYNC_GATED" rwaccess="RW" width="1">
    <bitenum description="HSYNC Gated Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="HSYNC Gated Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Pixel Clock Gated Enabled" end="5" id="PIXEL_CLK_GATED" rwaccess="RW" width="1">
    <bitenum description="Pixel Clock Gated Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pixel Clock Gated Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Pixel Data Gated Enabled" end="4" id="PIXEL_DATA_GATED" rwaccess="RW" width="1">
    <bitenum description="Pixel Data Gated Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pixel Data Gated Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Palette/Gamma Table selection" end="3" id="PALETTEGAMMA_TBL" rwaccess="RW" width="1">
    <bitenum description="LUT used as gamma table (only if graphics format is NOT BITMAP1, 2, 4, and 8 or no graphics window present)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LUT used as palette (only if graphics format is BITMAP1, 2, 4, and 8)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Loading Mode for the Palette/Gamma Table" end="1" id="LOAD_MODE" rwaccess="RW" width="2">
    <bitenum description="Palette/Gamma Table and frame data loaded on first frame then switch to 10 (H/W)" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Frame data only loaded every frame" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Palette/Gamma Table to be loaded. Users set the bit when the palette/gamma table has to be loaded. H/W resets the bit when table has been loaded. (DISPC_GFX_ATTRIBUTES. GfxEnable has to be set to 1)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Palette/Gamma Table and data are loaded every frame" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Pixel Gated Enable (only for Active Matrix Display)" end="0" id="PIXEL_GATED" rwaccess="RW" width="1">
    <bitenum description="Pixel clock only toggles when there is valid data to display. (only in Active Matrix mode)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pixel Gated Enable (only for Active Matrix Display)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_DEFAULT_COLOR_0" description="" id="DISPC_DEFAULT_COLOR_0" offset="0x4C" width="32"></register>
  
  
  <register acronym="DISPC_DEFAULT_COLOR_1" description="" id="DISPC_DEFAULT_COLOR_1" offset="0x50" width="32"></register>
  
  
  <register acronym="DISPC_TRANS_COLOR_0" description="" id="DISPC_TRANS_COLOR_0" offset="0x54" width="32"></register>
  
  
  <register acronym="DISPC_TRANS_COLOR_1" description="" id="DISPC_TRANS_COLOR_1" offset="0x58" width="32"></register>
  
  
  <register acronym="DISPC_LINE_STS" description="The control register indicates the current LCD panel display line number" id="DISPC_LINE_STS" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Current LCD panel line number Current display line number. [[br]]The first active line has the value 0. [[br]]During blanking lines the line number is not incremented" end="0" id="LINE_NUMBER" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_LINE_NUMBER" description="The control register indicates the LCD panel display line number for the interrupt and the DMA request. Shadow register, updated on VFP start period" id="DISPC_LINE_NUMBER" offset="0x60" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" LCD panel line number programming  LCD line number defines the line on which the programmable interrupt is generated and the DMA request occurs" end="0" id="LINE_NUMBER" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_TIMING_H" description="The register configures the timing logic for the HSYNC signal. Shadow register, updated on VFP start period" id="DISPC_TIMING_H" offset="0x64" width="32">
    
  <bitfield begin="31" description=" Horizontal Back Porch. [[br]]Encoded value (from 1 to 4096) to specify the number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the display (program to value minus 1)" end="20" id="HBP" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="19" description=" Horizontal front porch. [[br]]Encoded value (from 1 to 4096) to specify the number of pixel clock periods to add to the end of a line transmission before line clock is asserted (program to value minus 1)" end="8" id="HFP" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="7" description=" Horizontal synchronization pulse width Encoded value (from 1 to 256) to specify the number of pixel clock periods to pulse the line clock at the end of each line (program to value minus 1)." end="0" id="HSW" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_TIMING_V" description="The register configures the timing logic for the VSYNC signal. Shadow register, updated on VFP start period" id="DISPC_TIMING_V" offset="0x68" width="32">
    
  <bitfield begin="31" description=" Vertical back porch  Encoded value (from 0 to 4095) to specify the number of line clock periods to add to the beginning of a frame before the first set of pixels is output to the display" end="20" id="VBP" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="19" description=" Vertical front porch  Encoded value (from 0 to 4095) to specify the number of line clock periods to add to the end of each frame" end="8" id="VFP" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="7" description=" Vertical synchronization pulse width  In active mode, encoded value (from 1 to 256) to specify the number of line clock periods (program to value minus one) to pulse the frame clock (VSYNC) pin at the end of each frame after the end of frame wait (VFP) period elapses. [[br]]Frame clock uses as VSYNC signal in active mode. [[br]]In passive mode, encoded value (from 1 to 256) to specify the number of extra line clock periods (program to value minus one) to insert after the vertical front porch (VFP) period has elapsed." end="0" id="VSW" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_POL_FREQ" description="The register configures the signal configuration. Shadow register, updated on VFP start period" id="DISPC_POL_FREQ" offset="0x6C" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description=" HSYNC/VSYNC Pixel clock Control On/Off" end="17" id="ONOFF" rwaccess="RW" width="1">
    <bitenum description="HSYNC and VSYNC are driven according to bit 16" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="HSYNC and VSYNC are driven on opposite edges of pixel clock than pixel data" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description=" Program HSYNC/VSYNC Rise or Fall" end="16" id="RF" rwaccess="RW" width="1">
    <bitenum description="HSYNC and VSYNC are driven on the rising edge of pixel clock (if bit 17 set to 1)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="HSYNC and VSYNC are driven on falling edge of pixel clock (if bit 17 set to 1)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Invert output enable" end="15" id="IEO" rwaccess="RW" width="1">
    <bitenum description="Ac-bias is active low (active display mode)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Ac-bias is active high (active display mode)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Invert pixel clock" end="14" id="IPC" rwaccess="RW" width="1">
    <bitenum description="Data is driven on the LCD data lines on the falling-edge of the pixel clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Data is driven on the LCD data lines on the rising-edge of the pixel clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Invert HSYNC" end="13" id="IHS" rwaccess="RW" width="1">
    <bitenum description="Line clock pin is active low and inactive high" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Line clock pin is active high and inactive low" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Invert VSYNC" end="12" id="IVS" rwaccess="RW" width="1">
    <bitenum description="Frame clock pin is active low and inactive high" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Frame clock pin is active high and inactive low" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" AC-bias pin transitions per interrupt  Value (from 0 to 15) used to specify the number of AC Bias pin transitions" end="8" id="ACBI" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description=" AC-bias pin frequency  Value (from 0 to 255) used to specify the number of line clocks to count before transitioning the ac-bias pin. [[br]]This pin is used to periodically invert the polarity of the power supply to prevent DC charge build-up within the display." end="0" id="ACB" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_DIVISOR" description="The register configures the divisors. Shadow register, updated on VFP start period" id="DISPC_DIVISOR" offset="0x70" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Display Controller Logic Clock Divisor  Value (from 1 to 255) to specify the frequency of the display controller logic clock based on the function clock. [[br]]The value 0 is invalid." end="16" id="LCD" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" " end="8" id="RESERVED_2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Pixel Clock Divisor  Value (from 1 to 255) to specify the frequency of the pixel clock based on the Logic clock which is the functional clock divided by LCD. [[br]]The values 0 and 1 are invalid." end="0" id="PCD" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GLOBAL_ALPHA" description="The register defines the global alpha value for the graphics and video 2 pipelines. Shadow register, updated on VFP start period or EVSYNC for each bit field depending on the association of the each pipeline with the LCD or TV output." id="DISPC_GLOBAL_ALPHA" offset="0x74" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Global alpha value from 0 to 255. [[br]]0 corresponds to fully transparent  and 255 to fully opaque" end="16" id="VID2_GLOBAL_ALPHA" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" " end="8" id="RESERVED_2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Global alpha value from 0 to 255. [[br]]0 corresponds to fully transparent  and 255 to fully opaque" end="0" id="GFX_GLOBAL_ALPHA" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_SIZE_DIG" description="The register configures the size of the digital output field (interlace), frame (progressive) (horizontal and vertical). Shadow register, updated on EVSYNC" id="DISPC_SIZE_DIG" offset="0x78" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Lines per panel  Encoded value (from 1 to 2048) to specify the number of lines per panel (program to value minus one)" end="16" id="LPP" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Pixels per line  Encoded value (from 1 to 2048) to specify the number of pixels contained within each line on the display (program to value minus one)" end="0" id="PPL" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_SIZE_LCD" description="The register configures the panel size (horizontal and vertical). Shadow register, updated on VFP start period" id="DISPC_SIZE_LCD" offset="0x7C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Lines per panel  Encoded value (from 1 to 2048) to specify the number of lines per panel (program to value minus one)" end="16" id="LPP" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Pixels per line  Encoded value (from 1 to 2048) to specify the number of pixels contains within each line on the display (program to value minus one). [[br]]When running in normal mode (stall mode is bypassed by setting DSS.DISPC_CONTROL[11] STALLMODE =0) the line width must be set to a value multiple of 8 pixels (ex: PPL=0x7)" end="0" id="PPL" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_BA_0" description="" id="DISPC_GFX_BA_0" offset="0x80" width="32"></register>
  
  
  <register acronym="DISPC_GFX_BA_1" description="" id="DISPC_GFX_BA_1" offset="0x84" width="32"></register>
  
  
  <register acronym="DISPC_GFX_POSITION" description="The register configures the position of the graphics window. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_POSITION" offset="0x88" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Y position of the graphics window. [[br]]Encoded value (from 0 to 2047) to specify the Y position of the graphics window on the screen. [[br]]The line at the top has the Y-position 0." end="16" id="GFX_POSY" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" X position of the graphics window. [[br]]Encoded value (from 0 to 2047) to specify the X position of the graphics window on the screen. [[br]]The first pixel on the left of the screen has the X-position 0." end="0" id="GFX_POSX" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_SIZE" description="The register configures the size of the graphics window. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_GFX_SIZE" offset="0x8C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Number of lines of the graphics window. [[br]]Encoded value (from 1 to 2048) to specify the number of lines of the graphics window (program to value minus one)" end="16" id="GFX_SIZEY" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Number of pixels of the graphics window. [[br]]Encoded value (from 1 to 2048) to specify the number of pixels per line of the graphics window (program to value minus one)" end="0" id="GFX_SIZEX" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_ATTRS" description="The register configures the graphics attributes. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_ATTRS" offset="0xA0" width="32">
    
  <bitfield begin="31" description=" " end="29" id="RESERVED_1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" The field configures the DISPC GFX to process incoming data as  pre-multiplied alpha data or non premultiplied alpha data. [[br]]Default setting is non pre-multiplied alpha data " end="28" id="PRE_MULTIPLY_ALPHA" rwaccess="RW" width="1">
    <bitenum description="Pre-multiplyalpha data color component" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Non pre-multiplyalpha data color component" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description=" " end="16" id="RESERVED_2" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description=" Enables the self refresh of the graphics window from its own FIFO only" end="15" id="GFX_SELF_REFRESH" rwaccess="RW" width="1">
    <bitenum description="The graphics pipeline does not need anymore to fetch data from memory. Only the graphics FIFO is used. It takes effect after the frame has been loaded in the FIFO" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The graphics pipeline accesses the interconnect to fetch data from the system memory" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Determines the priority of the graphics pipeline. [[br]]The graphics  pipeline is one of the high priority pipeline. [[br]]The arbitration wheel gives always the priority first to the high priority pipelines using round-robin between them. [[br]]When there is only normal priority pipelines sending requests, the round-robin applies between them " end="14" id="GFX_ARBITRATION" rwaccess="RW" width="1">
    <bitenum description="The graphics pipeline is one of the high priority pipeline" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The graphics pipeline is one of the normal priority pipeline" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Graphics rotation flag (used only in case of RGB24 packed format)" end="12" id="GFX_ROTATION" rwaccess="RW" width="2">
    <bitenum description="Rotation by 270 degrees" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Rotation by 180 degrees" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Rotation by 90 degrees" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No rotation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Graphics preload value" end="11" id="GFX_FIFO_PRELOAD" rwaccess="RW" width="1">
    <bitenum description="H/W prefetches pixels up to high threshold value" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="H/W prefetches pixels up to the preload value defined in the preload register." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Graphics endianness" end="10" id="GFX_ENDIAN" rwaccess="RW" width="1">
    <bitenum description="Big endian operation is selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Little endian operation is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Graphics Nibble Mode (only for 1, 2 and 4 BPP)" end="9" id="GFX_NIBBLE_MODE" rwaccess="RW" width="1">
    <bitenum description="Nibble mode is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Nibble mode is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Graphics Channel Out configuration" end="8" id="GFX_CHANNEL_OUT" rwaccess="RW" width="1">
    <bitenum description="24-bit output selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LCD output selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Graphics DMA Burst Size" end="6" id="GFX_BURST_SIZE" rwaccess="RW" width="2">
    <bitenum description="3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="16x32bit bursts" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="8x32bit bursts" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="4x32bit bursts" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" GfxReplicationEnable" end="5" id="GFX_REPLICATION_EN" rwaccess="RW" width="1">
    <bitenum description="Enable Graphics replication logic" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Graphics replication logic" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Graphics format[[br]] Other enums: Reserved (0x7, 0xA, 0xB and 0xF) " end="1" id="GFX_FMT" rwaccess="RW" width="4">
    <bitenum description="RGBx 32 (24-bit RGB aligned on MSB of the 32-bit container)" id="en_12_0xE" token="en_12_0xE" value="0xE"></bitenum>
    <bitenum description="RGBA32" id="en_11_0xD" token="en_11_0xD" value="0xD"></bitenum>
    <bitenum description="ARGB32" id="en_10_0xC" token="en_10_0xC" value="0xC"></bitenum>
    <bitenum description="RGB 24 (packed in 24-bit container)" id="en_9_0x9" token="en_9_0x9" value="0x9"></bitenum>
    <bitenum description="RGB 24 (un-packed in 32-bit container)" id="en_8_0x8" token="en_8_0x8" value="0x8"></bitenum>
    <bitenum description="RGB 16" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="ARGB16" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="RGB 12 (un-packed in 16-bit container)" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="BITMAP 8 (CLUT)" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="BITMAP 4 (CLUT)" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="BITMAP 2 (CLUT)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="BITMAP 1 (CLUT)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" GfxEnable" end="0" id="GFX_EN" rwaccess="RW" width="1">
    <bitenum description="Graphics enabled (graphics pipeline active and graphics window present on the screen)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Graphics disabled (graphics pipeline inactive and graphics window not present)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_FIFO_THR" description="The register configures the graphics FIFO. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_FIFO_THR" offset="0xA4" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Graphics FIFO High Threshold  Number of bytes defining the threshold value." end="16" id="GFX_FIFO_HIGH_THR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Graphics FIFO Low Threshold Number of bytes defining the threshold value" end="0" id="GFX_FIFO_LOW_THR" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_FIFO_SIZE_STS" description="This register defines the graphics FIFO size." id="DISPC_GFX_FIFO_SIZE_STS" offset="0xA8" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Graphics FIFO Size Number of bytes defining the FIFO value." end="0" id="GFX_FIFO_SIZE" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_ROW_INC" description="The register configures the number of bytes to increment at the end of the row. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_GFX_ROW_INC" offset="0xAC" width="32">
    
  <bitfield begin="31" description=" Number of bytes to increment at the end of the row  Encoded signed value (from (-2^31)-1 to 2^31) to specify the number of bytes to increment at the end of the row in the graphics buffer. [[br]]The value 0 is invalid. [[br]]The value 1 means next pixel. [[br]]The value 1+n*BPP means increment of n pixels. [[br]]The value 1- (n+1)*BPP means decrement of n pixels." end="0" id="GFX_ROW_INC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_PIXEL_INC" description="The register configures the number of bytes to increment between two pixels. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_PIXEL_INC" offset="0xB0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Number of bytes to increment between two pixels  Encoded signed value (from (-2^15)-1 to 2^15) to specify the number of bytes between two pixels in the graphics buffer. [[br]]The value 0 is invalid. [[br]]The value 1 means next pixel. [[br]]The value 1+n*BPP means increment of n pixels. [[br]]The value [[br]]1-(n+1)*BPP means decrement of n pixels." end="0" id="GFX_PIXEL_INC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_WINDOW_SKIP" description="The register configures the number of bytes to skip during video window display. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_WINDOW_SKIP" offset="0xB4" width="32">
    
  <bitfield begin="31" description=" Number of bytes to skip during video window #1. [[br]]Encoded signed value (from (-2^31)-1 to 2^31) to specify the number of bytes to skip in the graphics buffer when video window #1 is displayed on top of the graphics and no transparency color is enabled." end="0" id="GFX_WINDOW_SKIP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_TBL_BA" description="The register configures the base address of the palette buffer or the gamma table buffer. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_TBL_BA" offset="0xB8" width="32">
    
  <bitfield begin="31" description=" Base address of the palette/gamma table buffer (24-bit entries in 32-  bit containers, aligned on 32-bit boundary)." end="0" id="GFX_TBL_BA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_BA_0" description="The register configures the base address of the video buffer for video window #n(#j for ping-pong mechanism with external trigger, based on the field polarity: 0 for even field and 1 for odd field). Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_BA_0" offset="0xBC" width="32">
    
  <bitfield begin="31" description=" Video base address Base address of the video buffer (aligned on pixel size boundary)" end="0" id="BA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_BA_1" description="The register configures the base address of the video buffer for video window #n(#j for ping-pong mechanism with external trigger, based on the field polarity: 0 for even field and 1 for odd field). Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_BA_1" offset="0xC0" width="32">
    
  <bitfield begin="31" description=" Video base address Base address of the video buffer (aligned on pixel size boundary)" end="0" id="BA" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="DISPC_VID1_POSITION" description="The register configures the position of video window #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_POSITION" offset="0xC4" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Y position of video window #n  Encoded value (from 0 to 2047) to specify the Y position of video window #n. [[br]]The line at the top has the Y-position 0." end="16" id="POSY" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" X position of video window #n  Encoded value (from 0 to 2047) to specify the X position of video window #n. [[br]]The first pixel on the left of the display screen has the X-position 0." end="0" id="POSX" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_SIZE" description="The register configures the size of video window #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_SIZE" offset="0xC8" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Number of lines of video #n  Encoded value (from 1 to 2048) to specify the number of lines of video window #n (program to value minus one)." end="16" id="VID_SIZE_Y" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Number of pixels of video window #n  Encoded value (from 1 to 2048) to specify the number of pixels of video window #n (program to value minus one)." end="0" id="VID_SIZE_X" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_ATTRS" description="" id="DISPC_VID1_ATTRS" offset="0xCC" width="32">
    
  <bitfield begin="31" description=" " end="29" id="RESERVED_1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" The field configures the DISPC VID2 to process incoming data as  pre-multiplied alpha data or non pre-multiplied alpha data. [[br]]Default setting is non pre-multiplied alpha data. " end="28" id="PRE_MULTIPLY_ALPHA" rwaccess="RW" width="1">
    <bitenum description="Premultiplyalpha data color component" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Non pre-multiplyalpha data color component" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description=" " end="25" id="RESERVED_2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="24" description=" Enables the self refresh of the video window from its own FIFO only." end="24" id="SELF_REFRESH" rwaccess="RW" width="1">
    <bitenum description="The video pipeline does not need anymore to fetch data from memory. Only the video FIFO is used. It takes effect after the frame has been loaded in the FIFO" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The video pipeline accesses the interconnect to fetch data from the system memory" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" Determines the priority of the video pipeline. [[br]]The video pipeline is  one of the high priority pipeline. [[br]]The arbitration wheel gives always the priority first to the high priority pipelines using round-robin between them. [[br]]When there is only normal priority pipelines sending requests, the round-robin applies between them. " end="23" id="ARBITRATION" rwaccess="RW" width="1">
    <bitenum description="The video pipeline is one of the high priority pipeline" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The video pipeline is one of the normal priority pipeline" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" Video vertical line buffer split" end="22" id="LINE_BUFFER_SPLIT" rwaccess="RW" width="1">
    <bitenum description="Vertical line buffers are split into two" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Vertical line buffers are not split" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" Video vertical resize tap number" end="21" id="VERTICAL_TAPS" rwaccess="RW" width="1">
    <bitenum description="Five taps are used for the vertical filtering logic" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Three taps are used for the vertical filtering logic. The other two taps are not used" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Video optimization in case of" end="20" id="OPTIMIZATION" rwaccess="RW" width="1">
    <bitenum description="The DMA engine fetches two pixels for each 32-bit OCP request (RGB16 and YUV422) while doing 90- and 270-degree rotation (accessing on-chip memory and off-chip memory). The bit field [21] VIDVERTICALTAPS shall be set to 0x1, bit field [22] VIDLINEBUFFERSPLIT to 0x1, and all scaler registers shall be configured even for 1:1 ratio. Even width is required for the input picture when 5 taps are used." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The DMA engine fetches one pixel for each 32-bit OCP request (RGB16 and YUV422) while doing 90- and 270-degree rotation (accessing on-chip memory and off-chip memory)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" Video preload value" end="19" id="FIFO_PRELOAD" rwaccess="RW" width="1">
    <bitenum description="H/W prefetches pixels up to the high threshold value." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="H/W prefetches pixels up to the preload value defined in the preload register" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" Video Row Repeat (YUV case only when rotating 90 or [[br]]270-degree) " end="18" id="ROW_REPEAT_EN" rwaccess="RW" width="1">
    <bitenum description="The Row data are fetched twice to extract both the Y components" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Row of VIDn won't be read twice" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Video Endianness" end="17" id="ENDIAN" rwaccess="RW" width="1">
    <bitenum description="Big endian operation is selected." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Little endian operation is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description=" Video Channel Out configuration" end="16" id="CHANNEL_OUT" rwaccess="RW" width="1">
    <bitenum description="24 bit output selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LCD output selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Video DMA Burst Size" end="14" id="BURST_SIZE" rwaccess="RW" width="2">
    <bitenum description="3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="16x32bit bursts" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="8x32bit bursts" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="4x32bit bursts" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Video Rotation Flag" end="12" id="ROTATION" rwaccess="RW" width="2">
    <bitenum description="Rotation by 270 degrees" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Rotation by 180 degrees" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Rotation by 90 degrees" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No rotation or VidFormat is RGB" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" VidFullRange" end="11" id="FULL_RANGE" rwaccess="RW" width="1">
    <bitenum description="Full range selected: Y is not modified before the color space conversion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Limited range selected: 16 subtracted from Y before color space conversion" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" VidReplicationEnable" end="10" id="REPLICATION_EN" rwaccess="RW" width="1">
    <bitenum description="Enable Video replication logic" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Video replication logic" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" VidColorConvEnable" end="9" id="COLOR_CONV_EN" rwaccess="RW" width="1">
    <bitenum description="Enable Color Space Conversion CbYCr to RGB" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Color Space Conversion CbYCr to RGB" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Video Vertical Resize Configuration" end="8" id="VRESIZE_CONF" rwaccess="RW" width="1">
    <bitenum description="Down-sampling selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Up-sampling selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Video Horizontal Resize Configuration" end="7" id="HRESIZE_CONF" rwaccess="RW" width="1">
    <bitenum description="Down-sampling selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Up-sampling selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Video Resize Enable" end="5" id="RESIZE_EN" rwaccess="RW" width="2">
    <bitenum description="Enable both horizontal and vertical resize processing" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Enable the vertical resize processing" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Enable the horizontal resize processing" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable the resize processing" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Video2 channel Format[[br]] Other enums: Reserved (all other values: 0x0 and 0x3, 0x7, and 0xF) " end="1" id="FMT" rwaccess="RW" width="4">
    <bitenum description="RESERVED : 15" id="en_16_0xF" token="en_16_0xF" value="0xF"></bitenum>
    <bitenum description="RGBx 32 (24-bit RGB aligned on MSB of the 32-bit container)" id="en_15_0xE" token="en_15_0xE" value="0xE"></bitenum>
    <bitenum description="RGBA 32" id="en_14_0xD" token="en_14_0xD" value="0xD"></bitenum>
    <bitenum description="ARGB 32" id="en_13_0xC" token="en_13_0xC" value="0xC"></bitenum>
    <bitenum description="UYVY 4:2:2 co-sited" id="en_12_0xB" token="en_12_0xB" value="0xB"></bitenum>
    <bitenum description="YUV2 4:2:2 co-sited" id="en_11_0xA" token="en_11_0xA" value="0xA"></bitenum>
    <bitenum description="RGB 24 (packed in 24-bit container)" id="en_10_0x9" token="en_10_0x9" value="0x9"></bitenum>
    <bitenum description="RGB 24 (un-packed in 32-bit container)" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="RESERVED : 7" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="RGB 16" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="ARGB 16" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="RGB 12 (16-bit container)" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="RESERVED : 3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="RESERVED : 2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="RESERVED : 1" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="RESERVED : 0" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" VidEnable" end="0" id="EN" rwaccess="RW" width="1">
    <bitenum description="Video enabled (video pipeline active and window present on the screen)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Video disabled (video pipeline inactive and window not present)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_FIFO_THR" description="The register configures the video FIFO associated with video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIFO_THR" offset="0xD0" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Video FIFO high threshold Number of bytes defining the threshold value" end="16" id="FIFO_HIGH_THR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Video FIFO low threshold Number of bytes defining the threshold value" end="0" id="FIFO_LOW_THR" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_FIFO_SIZE_STS" description="The register defines the video FIFO size for video pipeline #n." id="DISPC_VID1_FIFO_SIZE_STS" offset="0xD4" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" Video FIFO Size Number of bytes defining the FIFO value" end="0" id="FIFO_SIZE" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_ROW_INC" description="The register configures the number of bytes to increment at the end of the row for the buffer associated with video window #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_ROW_INC" offset="0xD8" width="32">
    
  <bitfield begin="31" description=" Number of bytes to increment at the end of the row  Encoded signed value (from (-2^31)-1 to 2^31) to specify the number of bytes to increment at the end of the row in the video buffer. [[br]]The value 0 is invalid. [[br]]The value 1 means next pixel. [[br]]The value 1+n*BPP means increment of n pixels. [[br]]The value 1- (n+1)*BPP means decrement of n pixels." end="0" id="ROW_INC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_PIXEL_INC" description="The register configures the number of bytes to increment between two pixels for the buffer associated with video window #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID1_PIXEL_INC" offset="0xDC" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Number of bytes to increment at the end of the row  Encoded signed value (from (-2^15)-1 to 2^15) to specify the number of bytes between two pixels in the video buffer. [[br]]The value 0 is invalid. [[br]]The value 1 means next pixel. [[br]]The value 1+n*BPP means increment of n pixels. [[br]]The value [[br]]1-(n+1)*BPP means decrement of n pixels" end="0" id="PIXEL_INC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR" description="The register configures the resize factors for horizontal and vertical up-/down-sampling of video window #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID1_FIR" offset="0xE0" width="32">
    
  <bitfield begin="31" description=" " end="29" id="RESERVED_1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" Vertical increment of the up-/down-sampling filter  Encoded value (from 1 to 4096). [[br]]The value 0 is invalid. [[br]]Values greater than 4096 are invalid." end="16" id="FIR_V_INC" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description=" Horizontal increment of the up-/down-sampling filter  Encoded value (from 1 to 4096). [[br]]The value 0 is invalid. [[br]]Values greater than 4096 are invalid." end="0" id="FIR_H_INC" rwaccess="RW" width="13"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_PICTURE_SIZE" description="The register configures the size of the video picture associated with video layer #nbefore up-/down-scaling. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_PICTURE_SIZE" offset="0xE4" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Number of lines of the video picture  Encoded value (from 1 to 2048) to specify the number of lines of the video picture in memory (program to value minus one)" end="16" id="VID_ORG_SIZE_Y" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Number of pixels of the video picture  Encoded value (from 1 to 2048) to specify the number of pixels of the video picture in memory (program to value minus one). [[br]]The size is limited to the size of the line buffer of the vertical sampling block in case the video picture is processed by the vertical filtering unit." end="0" id="VID_ORG_SIZE_X" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_ACCU_0" description="The register configures the resize accumulator init values for horizontal and vertical up-/down-sampling of video window #n (#I for ping-pong mechanism with external trigger, based on the field polarity) Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_ACCU_0" offset="0xE8" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="25" description=" Vertical initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="16" id="VERTICAL_ACCU" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="9" description=" Horizontal initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="0" id="HORIZONTAL_ACCU" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_ACCU_1" description="The register configures the resize accumulator init values for horizontal and vertical up-/down-sampling of video window #n (#I for ping-pong mechanism with external trigger, based on the field polarity) Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_ACCU_1" offset="0xEC" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="RW" width="6"/>
    
  <bitfield begin="25" description=" Vertical initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="16" id="VERTICAL_ACCU" rwaccess="RW" width="10"/>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="6"/>
    
  <bitfield begin="9" description=" Horizontal initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="0" id="HORIZONTAL_ACCU" rwaccess="RW" width="10"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_0" description="" id="DISPC_VID1_FIR_COEF_H_0" offset="0xF0" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_0" description="" id="DISPC_VID1_FIR_COEF_HV_0" offset="0xF4" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_1" description="" id="DISPC_VID1_FIR_COEF_H_1" offset="0xF8" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_1" description="" id="DISPC_VID1_FIR_COEF_HV_1" offset="0xFC" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_2" description="" id="DISPC_VID1_FIR_COEF_H_2" offset="0x100" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_2" description="" id="DISPC_VID1_FIR_COEF_HV_2" offset="0x104" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_3" description="" id="DISPC_VID1_FIR_COEF_H_3" offset="0x108" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_3" description="" id="DISPC_VID1_FIR_COEF_HV_3" offset="0x10C" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_4" description="" id="DISPC_VID1_FIR_COEF_H_4" offset="0x110" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_4" description="" id="DISPC_VID1_FIR_COEF_HV_4" offset="0x114" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_5" description="" id="DISPC_VID1_FIR_COEF_H_5" offset="0x118" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_5" description="" id="DISPC_VID1_FIR_COEF_HV_5" offset="0x11C" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_6" description="" id="DISPC_VID1_FIR_COEF_H_6" offset="0x120" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_6" description="" id="DISPC_VID1_FIR_COEF_HV_6" offset="0x124" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_H_7" description="" id="DISPC_VID1_FIR_COEF_H_7" offset="0x128" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_HV_7" description="" id="DISPC_VID1_FIR_COEF_HV_7" offset="0x12C" width="32"></register>
  
  
  <register acronym="DISPC_VID1_CONV_COEF0" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_CONV_COEF0" offset="0x130" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" RCr Coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="RCR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" RY Coefficient Encoded signed value (from -1024 to 1023)." end="0" id="RY" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_CONV_COEF1" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID1_CONV_COEF1" offset="0x134" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" GY Coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="GY" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" RCb Coefficient  Encoded signed value (from -1024 to 1023)" end="0" id="RCB" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_CONV_COEF2" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_CONV_COEF2" offset="0x138" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" GCb Coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="GCB" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" GCr Coefficient Encoded signed value (from -1024 to 1023)." end="0" id="GCR" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_CONV_COEF3" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID1_CONV_COEF3" offset="0x13C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" BCr coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="BCR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" BY coefficient  Encoded signed value (from -1024 to 1023)." end="0" id="BY" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_CONV_COEF4" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_CONV_COEF4" offset="0x140" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" BCb Coefficient  Encoded signed value (from -1024 to 1023)." end="0" id="BCB" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_BA_0" description="The register configures the base address of the video buffer for video window #n(#j for ping-pong mechanism with external trigger, based on the field polarity: 0 for even field and 1 for odd field). Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_BA_0" offset="0x14C" width="32">
    
  <bitfield begin="31" description=" Video base address Base address of the video buffer (aligned on pixel size boundary)" end="0" id="BA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_BA_1" description="The register configures the base address of the video buffer for video window #n(#j for ping-pong mechanism with external trigger, based on the field polarity: 0 for even field and 1 for odd field). Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_BA_1" offset="0x150" width="32">
    
  <bitfield begin="31" description=" Video base address Base address of the video buffer (aligned on pixel size boundary)" end="0" id="BA" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="DISPC_VID2_POSITION" description="The register configures the position of video window #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_POSITION" offset="0x154" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Y position of video window #n  Encoded value (from 0 to 2047) to specify the Y position of video window #n. [[br]]The line at the top has the Y-position 0." end="16" id="POSY" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" X position of video window #n  Encoded value (from 0 to 2047) to specify the X position of video window #n. [[br]]The first pixel on the left of the display screen has the X-position 0." end="0" id="POSX" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_SIZE" description="The register configures the size of video window #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_SIZE" offset="0x158" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Number of lines of video #n  Encoded value (from 1 to 2048) to specify the number of lines of video window #n (program to value minus one)." end="16" id="VID_SIZE_Y" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Number of pixels of video window #n  Encoded value (from 1 to 2048) to specify the number of pixels of video window #n (program to value minus one)." end="0" id="VID_SIZE_X" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_ATTRS" description="" id="DISPC_VID2_ATTRS" offset="0x15C" width="32">
    
  <bitfield begin="31" description=" " end="29" id="RESERVED_1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" The field configures the DISPC VID2 to process incoming data as  pre-multiplied alpha data or non pre-multiplied alpha data. [[br]]Default setting is non pre-multiplied alpha data. " end="28" id="PRE_MULTIPLY_ALPHA" rwaccess="RW" width="1">
    <bitenum description="Premultiplyalpha data color component" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Non pre-multiplyalpha data color component" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description=" " end="25" id="RESERVED_2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="24" description=" Enables the self refresh of the video window from its own FIFO only." end="24" id="SELF_REFRESH" rwaccess="RW" width="1">
    <bitenum description="The video pipeline does not need anymore to fetch data from memory. Only the video FIFO is used. It takes effect after the frame has been loaded in the FIFO" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The video pipeline accesses the interconnect to fetch data from the system memory" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" Determines the priority of the video pipeline. [[br]]The video pipeline is  one of the high priority pipeline. [[br]]The arbitration wheel gives always the priority first to the high priority pipelines using round-robin between them. [[br]]When there is only normal priority pipelines sending requests, the round-robin applies between them. " end="23" id="ARBITRATION" rwaccess="RW" width="1">
    <bitenum description="The video pipeline is one of the high priority pipeline" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The video pipeline is one of the normal priority pipeline" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" Video vertical line buffer split" end="22" id="LINE_BUFFER_SPLIT" rwaccess="RW" width="1">
    <bitenum description="Vertical line buffers are split into two" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Vertical line buffers are not split" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" Video vertical resize tap number" end="21" id="VERTICAL_TAPS" rwaccess="RW" width="1">
    <bitenum description="Five taps are used for the vertical filtering logic" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Three taps are used for the vertical filtering logic. The other two taps are not used" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Video optimization in case of" end="20" id="OPTIMIZATION" rwaccess="RW" width="1">
    <bitenum description="The DMA engine fetches two pixels for each 32-bit OCP request (RGB16 and YUV422) while doing 90- and 270-degree rotation (accessing on-chip memory and off-chip memory). The bit field [21] VIDVERTICALTAPS shall be set to 0x1, bit field [22] VIDLINEBUFFERSPLIT to 0x1, and all scaler registers shall be configured even for 1:1 ratio. Even width is required for the input picture when 5 taps are used." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The DMA engine fetches one pixel for each 32-bit OCP request (RGB16 and YUV422) while doing 90- and 270-degree rotation (accessing on-chip memory and off-chip memory)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" Video preload value" end="19" id="FIFO_PRELOAD" rwaccess="RW" width="1">
    <bitenum description="H/W prefetches pixels up to the high threshold value." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="H/W prefetches pixels up to the preload value defined in the preload register" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description=" Video Row Repeat (YUV case only when rotating 90 or [[br]]270-degree) " end="18" id="ROW_REPEAT_EN" rwaccess="RW" width="1">
    <bitenum description="The Row data are fetched twice to extract both the Y components" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Row of VIDn won't be read twice" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Video Endianness" end="17" id="ENDIAN" rwaccess="RW" width="1">
    <bitenum description="Big endian operation is selected." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Little endian operation is selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description=" Video Channel Out configuration" end="16" id="CHANNEL_OUT" rwaccess="RW" width="1">
    <bitenum description="24 bit output selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="LCD output selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Video DMA Burst Size" end="14" id="BURST_SIZE" rwaccess="RW" width="2">
    <bitenum description="3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="16x32bit bursts" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="8x32bit bursts" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="4x32bit bursts" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Video Rotation Flag" end="12" id="ROTATION" rwaccess="RW" width="2">
    <bitenum description="Rotation by 270 degrees" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Rotation by 180 degrees" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Rotation by 90 degrees" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No rotation or VidFormat is RGB" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" VidFullRange" end="11" id="FULL_RANGE" rwaccess="RW" width="1">
    <bitenum description="Full range selected: Y is not modified before the color space conversion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Limited range selected: 16 subtracted from Y before color space conversion" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" VidReplicationEnable" end="10" id="REPLICATION_EN" rwaccess="RW" width="1">
    <bitenum description="Enable Video replication logic" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Video replication logic" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" VidColorConvEnable" end="9" id="COLOR_CONV_EN" rwaccess="RW" width="1">
    <bitenum description="Enable Color Space Conversion CbYCr to RGB" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Color Space Conversion CbYCr to RGB" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Video Vertical Resize Configuration" end="8" id="VRESIZE_CONF" rwaccess="RW" width="1">
    <bitenum description="Down-sampling selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Up-sampling selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Video Horizontal Resize Configuration" end="7" id="HRESIZE_CONF" rwaccess="RW" width="1">
    <bitenum description="Down-sampling selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Up-sampling selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Video Resize Enable" end="5" id="RESIZE_EN" rwaccess="RW" width="2">
    <bitenum description="Enable both horizontal and vertical resize processing" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Enable the vertical resize processing" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Enable the horizontal resize processing" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable the resize processing" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Video2 channel Format[[br]] Other enums: Reserved (all other values: 0x0 and 0x3, 0x7, and 0xF) " end="1" id="FMT" rwaccess="RW" width="4">
    <bitenum description="RESERVED : 15" id="en_16_0xF" token="en_16_0xF" value="0xF"></bitenum>
    <bitenum description="RGBx 32 (24-bit RGB aligned on MSB of the 32-bit container)" id="en_15_0xE" token="en_15_0xE" value="0xE"></bitenum>
    <bitenum description="RGBA 32" id="en_14_0xD" token="en_14_0xD" value="0xD"></bitenum>
    <bitenum description="ARGB 32" id="en_13_0xC" token="en_13_0xC" value="0xC"></bitenum>
    <bitenum description="UYVY 4:2:2 co-sited" id="en_12_0xB" token="en_12_0xB" value="0xB"></bitenum>
    <bitenum description="YUV2 4:2:2 co-sited" id="en_11_0xA" token="en_11_0xA" value="0xA"></bitenum>
    <bitenum description="RGB 24 (packed in 24-bit container)" id="en_10_0x9" token="en_10_0x9" value="0x9"></bitenum>
    <bitenum description="RGB 24 (un-packed in 32-bit container)" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="RESERVED : 7" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="RGB 16" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="ARGB 16" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="RGB 12 (16-bit container)" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="RESERVED : 3" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="RESERVED : 2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="RESERVED : 1" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="RESERVED : 0" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" VidEnable" end="0" id="EN" rwaccess="RW" width="1">
    <bitenum description="Video enabled (video pipeline active and window present on the screen)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Video disabled (video pipeline inactive and window not present)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_FIFO_THR" description="The register configures the video FIFO associated with video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIFO_THR" offset="0x160" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Video FIFO high threshold Number of bytes defining the threshold value" end="16" id="FIFO_HIGH_THR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Video FIFO low threshold Number of bytes defining the threshold value" end="0" id="FIFO_LOW_THR" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_FIFO_SIZE_STS" description="The register defines the video FIFO size for video pipeline #n." id="DISPC_VID2_FIFO_SIZE_STS" offset="0x164" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" Video FIFO Size Number of bytes defining the FIFO value" end="0" id="FIFO_SIZE" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_ROW_INC" description="The register configures the number of bytes to increment at the end of the row for the buffer associated with video window #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_ROW_INC" offset="0x168" width="32">
    
  <bitfield begin="31" description=" Number of bytes to increment at the end of the row  Encoded signed value (from (-2^31)-1 to 2^31) to specify the number of bytes to increment at the end of the row in the video buffer. [[br]]The value 0 is invalid. [[br]]The value 1 means next pixel. [[br]]The value 1+n*BPP means increment of n pixels. [[br]]The value 1- (n+1)*BPP means decrement of n pixels." end="0" id="ROW_INC" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_PIXEL_INC" description="The register configures the number of bytes to increment between two pixels for the buffer associated with video window #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID2_PIXEL_INC" offset="0x16C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Number of bytes to increment at the end of the row  Encoded signed value (from (-2^15)-1 to 2^15) to specify the number of bytes between two pixels in the video buffer. [[br]]The value 0 is invalid. [[br]]The value 1 means next pixel. [[br]]The value 1+n*BPP means increment of n pixels. [[br]]The value [[br]]1-(n+1)*BPP means decrement of n pixels" end="0" id="PIXEL_INC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR" description="The register configures the resize factors for horizontal and vertical up-/down-sampling of video window #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID2_FIR" offset="0x170" width="32">
    
  <bitfield begin="31" description=" " end="29" id="RESERVED_1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" Vertical increment of the up-/down-sampling filter  Encoded value (from 1 to 4096). [[br]]The value 0 is invalid. [[br]]Values greater than 4096 are invalid." end="16" id="FIR_V_INC" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description=" Horizontal increment of the up-/down-sampling filter  Encoded value (from 1 to 4096). [[br]]The value 0 is invalid. [[br]]Values greater than 4096 are invalid." end="0" id="FIR_H_INC" rwaccess="RW" width="13"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_PICTURE_SIZE" description="The register configures the size of the video picture associated with video layer #nbefore up-/down-scaling. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_PICTURE_SIZE" offset="0x174" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" Number of lines of the video picture  Encoded value (from 1 to 2048) to specify the number of lines of the video picture in memory (program to value minus one)" end="16" id="VID_ORG_SIZE_Y" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" Number of pixels of the video picture  Encoded value (from 1 to 2048) to specify the number of pixels of the video picture in memory (program to value minus one). [[br]]The size is limited to the size of the line buffer of the vertical sampling block in case the video picture is processed by the vertical filtering unit." end="0" id="VID_ORG_SIZE_X" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_ACCU_0" description="The register configures the resize accumulator init values for horizontal and vertical up-/down-sampling of video window #n (#I for ping-pong mechanism with external trigger, based on the field polarity) Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_ACCU_0" offset="0x178" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="25" description=" Vertical initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="16" id="VERTICAL_ACCU" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="9" description=" Horizontal initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="0" id="HORIZONTAL_ACCU" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_ACCU_1" description="The register configures the resize accumulator init values for horizontal and vertical up-/down-sampling of video window #n (#I for ping-pong mechanism with external trigger, based on the field polarity) Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_ACCU_1" offset="0x17C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="RW" width="6"/>
    
  <bitfield begin="25" description=" Vertical initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="16" id="VERTICAL_ACCU" rwaccess="RW" width="10"/>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="6"/>
    
  <bitfield begin="9" description=" Horizontal initialization accu value. [[br]]Encoded value (from 0 to 1023)." end="0" id="HORIZONTAL_ACCU" rwaccess="RW" width="10"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_0" description="" id="DISPC_VID2_FIR_COEF_H_0" offset="0x180" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_0" description="" id="DISPC_VID2_FIR_COEF_HV_0" offset="0x184" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_1" description="" id="DISPC_VID2_FIR_COEF_H_1" offset="0x188" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_1" description="" id="DISPC_VID2_FIR_COEF_HV_1" offset="0x18C" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_2" description="" id="DISPC_VID2_FIR_COEF_H_2" offset="0x190" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_2" description="" id="DISPC_VID2_FIR_COEF_HV_2" offset="0x194" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_3" description="" id="DISPC_VID2_FIR_COEF_H_3" offset="0x198" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_3" description="" id="DISPC_VID2_FIR_COEF_HV_3" offset="0x19C" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_4" description="" id="DISPC_VID2_FIR_COEF_H_4" offset="0x1A0" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_4" description="" id="DISPC_VID2_FIR_COEF_HV_4" offset="0x1A4" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_5" description="" id="DISPC_VID2_FIR_COEF_H_5" offset="0x1A8" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_5" description="" id="DISPC_VID2_FIR_COEF_HV_5" offset="0x1AC" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_6" description="" id="DISPC_VID2_FIR_COEF_H_6" offset="0x1B0" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_6" description="" id="DISPC_VID2_FIR_COEF_HV_6" offset="0x1B4" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_H_7" description="" id="DISPC_VID2_FIR_COEF_H_7" offset="0x1B8" width="32"></register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_HV_7" description="" id="DISPC_VID2_FIR_COEF_HV_7" offset="0x1BC" width="32"></register>
  
  
  <register acronym="DISPC_VID2_CONV_COEF0" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_CONV_COEF0" offset="0x1C0" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" RCr Coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="RCR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" RY Coefficient Encoded signed value (from -1024 to 1023)." end="0" id="RY" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_CONV_COEF1" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID2_CONV_COEF1" offset="0x1C4" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" GY Coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="GY" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" RCb Coefficient  Encoded signed value (from -1024 to 1023)" end="0" id="RCB" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_CONV_COEF2" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_CONV_COEF2" offset="0x1C8" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" GCb Coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="GCB" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" GCr Coefficient Encoded signed value (from -1024 to 1023)." end="0" id="GCR" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_CONV_COEF3" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC" id="DISPC_VID2_CONV_COEF3" offset="0x1CC" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="26" description=" BCr coefficient  Encoded signed value (from -1024 to 1023)." end="16" id="BCR" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description=" BY coefficient  Encoded signed value (from -1024 to 1023)." end="0" id="BY" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_CONV_COEF4" description="The register configures the color space conversion matrix coefficients for video pipeline #n. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_CONV_COEF4" offset="0x1D0" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" BCb Coefficient  Encoded signed value (from -1024 to 1023)." end="0" id="BCB" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="DISPC_DATA_CYCLE_0" description="" id="DISPC_DATA_CYCLE_0" offset="0x1D4" width="32"></register>
  
  
  <register acronym="DISPC_DATA_CYCLE_1" description="" id="DISPC_DATA_CYCLE_1" offset="0x1D8" width="32"></register>
  
  
  <register acronym="DISPC_DATA_CYCLE_2" description="" id="DISPC_DATA_CYCLE_2" offset="0x1DC" width="32"></register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_0" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_0" offset="0x1E0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_1" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_1" offset="0x1E4" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_2" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_2" offset="0x1E8" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_3" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_3" offset="0x1EC" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_4" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_4" offset="0x1F0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_5" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_5" offset="0x1F4" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_6" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_6" offset="0x1F8" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID1_FIR_COEF_V_7" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_FIR_COEF_V_7" offset="0x1FC" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_0" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_0" offset="0x200" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_1" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_1" offset="0x204" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_2" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_2" offset="0x208" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_3" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_3" offset="0x20C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_4" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_4" offset="0x210" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_5" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_5" offset="0x214" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_6" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_6" offset="0x218" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_VID2_FIR_COEF_V_7" description="This bank of registers configures the down/up/down-scaling coefficients for the vertical resize of the video picture associated with video window #n for phases 0 to 7. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_FIR_COEF_V_7" offset="0x21C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="RW" width="16"/>
    
  <bitfield begin="15" description=" Signed coefficient C22 for vertical up/down-scaling with phase n" end="8" id="FIR_VC22" rwaccess="RW" width="8"/>
    
  <bitfield begin="7" description=" Signed coefficient C00 for vertical up/down-scaling with phase n" end="0" id="FIR_VC00" rwaccess="RW" width="8"/>
  </register>
  
  
  <register acronym="DISPC_CPR_COEF_R" description="This register configures the color phase rotation matrix coefficients for the red component. Shadow register, updated on VFP start period." id="DISPC_CPR_COEF_R" offset="0x220" width="32">
    
  <bitfield begin="31" description=" RR coefficient  Encoded signed value (from -512 to 511)" end="22" id="RR" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description=" " end="21" id="RESERVED_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" RG coefficient  Encoded signed value (from -512 to 511)" end="11" id="RG" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" RB coefficient  Encoded signed value (from -512 to 511)" end="0" id="RB" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="DISPC_CPR_COEF_G" description="This register configures the color phase rotation matrix coefficients for the green component. Shadow register, updated on VFP start period" id="DISPC_CPR_COEF_G" offset="0x224" width="32">
    
  <bitfield begin="31" description=" GR coefficient  Encoded signed value (from -512 to 511)" end="22" id="GR" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description=" " end="21" id="RESERVED_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" GG coefficient  Encoded signed value (from -512 to 511)" end="11" id="GG" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" GB coefficient  Encoded signed value (from -512 to 511)" end="0" id="GB" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="DISPC_CPR_COEF_B" description="This register configures the color phase rotation matrix coefficients for the blue component. Shadow register, updated on VFP start period." id="DISPC_CPR_COEF_B" offset="0x228" width="32">
    
  <bitfield begin="31" description=" BR coefficient  Encoded signed value (from -512 to 511)" end="22" id="BR" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description=" " end="21" id="RESERVED_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" BG coefficient  Encoded signed value (from -512 to 511)" end="11" id="BG" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="10" description=" " end="10" id="RESERVED_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" BB coefficient  Encoded signed value (from -512 to 511)" end="0" id="BB" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="DISPC_GFX_PRELOAD" description="This register configures the graphics FIFO. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_GFX_PRELOAD" offset="0x22C" width="32">
    
  <bitfield begin="31" description=" " end="12" id="RESERVED_1" rwaccess="RW" width="20"></bitfield>
    
  <bitfield begin="11" description=" Graphics preload value: Number of bytes defining the preload value. [[br]]Constraint: Maximum value is (FIFO size - DMA burst size - 8) bytes" end="0" id="PRELOAD" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID1_PRELOAD" description="This register configures the video FIFO. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID1_PRELOAD" offset="0x230" width="32">
    
  <bitfield begin="31" description=" " end="12" id="RESERVED_1" rwaccess="RW" width="20"></bitfield>
    
  <bitfield begin="11" description=" Video preload value: Number of bytes defining the preload value. [[br]]Constraint: Maximum value is (FIFO size - DMA burst size - 8) bytes" end="0" id="PRELOAD" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="DISPC_VID2_PRELOAD" description="This register configures the video FIFO. Shadow register, updated on VFP start period or EVSYNC." id="DISPC_VID2_PRELOAD" offset="0x234" width="32">
    
  <bitfield begin="31" description=" " end="12" id="RESERVED_1" rwaccess="RW" width="20"></bitfield>
    
  <bitfield begin="11" description=" Video preload value: Number of bytes defining the preload value. [[br]]Constraint: Maximum value is (FIFO size - DMA burst size - 8) bytes" end="0" id="PRELOAD" rwaccess="RW" width="12"></bitfield>
  </register>
</module>
