<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/tb/ariane_soc_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a>
<a href="#l-87">87</a>
<a href="#l-88">88</a>
<a href="#l-89">89</a>
<a href="#l-90">90</a>
<a href="#l-91">91</a>
<a href="#l-92">92</a>
<a href="#l-93">93</a>
<a href="#l-94">94</a>
<a href="#l-95">95</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Description: Contains SoC information as constants</span>
<a name="l-13"></a><span class="kn">package</span> <span class="n">ariane_soc</span><span class="p">;</span>
<a name="l-14"></a>  <span class="c1">// M-Mode Hart, S-Mode Hart</span>
<a name="l-15"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">NumTargets</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-16"></a>  <span class="c1">// Uart, SPI, Ethernet, reserved</span>
<a name="l-17"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">NumSources</span> <span class="o">=</span> <span class="mh">30</span><span class="p">;</span>
<a name="l-18"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">MaxPriority</span> <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-19"></a>
<a name="l-20"></a>  <span class="k">localparam</span> <span class="n">NrSlaves</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span> <span class="c1">// actually masters, but slaves on the crossbar</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="c1">// 4 is recommended by AXI standard, so lets stick to it, do not change</span>
<a name="l-23"></a>  <span class="k">localparam</span> <span class="n">IdWidth</span>   <span class="o">=</span> <span class="mh">4</span><span class="p">;</span>
<a name="l-24"></a>  <span class="k">localparam</span> <span class="n">IdWidthSlave</span> <span class="o">=</span> <span class="n">IdWidth</span> <span class="o">+</span> <span class="n">$clog2</span><span class="p">(</span><span class="n">NrSlaves</span><span class="p">);</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="p">{</span>
<a name="l-27"></a>    <span class="n">DRAM</span>     <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-28"></a>    <span class="n">GPIO</span>     <span class="o">=</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-29"></a>    <span class="n">Ethernet</span> <span class="o">=</span> <span class="mh">2</span><span class="p">,</span>
<a name="l-30"></a>    <span class="n">SPI</span>      <span class="o">=</span> <span class="mh">3</span><span class="p">,</span>
<a name="l-31"></a>    <span class="n">Timer</span>    <span class="o">=</span> <span class="mh">4</span><span class="p">,</span>
<a name="l-32"></a>    <span class="n">UART</span>     <span class="o">=</span> <span class="mh">5</span><span class="p">,</span>
<a name="l-33"></a>    <span class="n">PLIC</span>     <span class="o">=</span> <span class="mh">6</span><span class="p">,</span>
<a name="l-34"></a>    <span class="n">CLINT</span>    <span class="o">=</span> <span class="mh">7</span><span class="p">,</span>
<a name="l-35"></a>    <span class="n">ROM</span>      <span class="o">=</span> <span class="mh">8</span><span class="p">,</span>
<a name="l-36"></a>    <span class="n">Debug</span>    <span class="o">=</span> <span class="mh">9</span>
<a name="l-37"></a>  <span class="p">}</span> <span class="n">axi_slaves_t</span><span class="p">;</span>
<a name="l-38"></a>
<a name="l-39"></a>  <span class="k">localparam</span> <span class="n">NB_PERIPHERALS</span> <span class="o">=</span> <span class="n">Debug</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-40"></a>
<a name="l-41"></a>
<a name="l-42"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">DebugLength</span>    <span class="o">=</span> <span class="mh">64&#39;h1000</span><span class="p">;</span>
<a name="l-43"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ROMLength</span>      <span class="o">=</span> <span class="mh">64&#39;h10000</span><span class="p">;</span>
<a name="l-44"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">CLINTLength</span>    <span class="o">=</span> <span class="mh">64&#39;hC0000</span><span class="p">;</span>
<a name="l-45"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">PLICLength</span>     <span class="o">=</span> <span class="mh">64&#39;h3FF</span><span class="n">_FFFF</span><span class="p">;</span>
<a name="l-46"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">UARTLength</span>     <span class="o">=</span> <span class="mh">64&#39;h1000</span><span class="p">;</span>
<a name="l-47"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">TimerLength</span>    <span class="o">=</span> <span class="mh">64&#39;h1000</span><span class="p">;</span>
<a name="l-48"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SPILength</span>      <span class="o">=</span> <span class="mh">64&#39;h800000</span><span class="p">;</span>
<a name="l-49"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">EthernetLength</span> <span class="o">=</span> <span class="mh">64&#39;h10000</span><span class="p">;</span>
<a name="l-50"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">GPIOLength</span>     <span class="o">=</span> <span class="mh">64&#39;h1000</span><span class="p">;</span>
<a name="l-51"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">DRAMLength</span>     <span class="o">=</span> <span class="mh">64&#39;h40000000</span><span class="p">;</span> <span class="c1">// 1GByte of DDR (split between two chips on Genesys2)</span>
<a name="l-52"></a>  <span class="k">localparam</span> <span class="k">logic</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">SRAMLength</span>     <span class="o">=</span> <span class="mh">64&#39;h1800000</span><span class="p">;</span>  <span class="c1">// 24 MByte of SRAM</span>
<a name="l-53"></a>  <span class="c1">// Instantiate AXI protocol checkers</span>
<a name="l-54"></a>  <span class="k">localparam</span> <span class="k">bit</span> <span class="n">GenProtocolChecker</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-55"></a>
<a name="l-56"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-57"></a>    <span class="n">DebugBase</span>    <span class="o">=</span> <span class="mh">64&#39;h0000</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-58"></a>    <span class="n">ROMBase</span>      <span class="o">=</span> <span class="mh">64&#39;h0001</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-59"></a>    <span class="n">CLINTBase</span>    <span class="o">=</span> <span class="mh">64&#39;h0200</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-60"></a>    <span class="n">PLICBase</span>     <span class="o">=</span> <span class="mh">64&#39;h0C00</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-61"></a>    <span class="n">UARTBase</span>     <span class="o">=</span> <span class="mh">64&#39;h1000</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-62"></a>    <span class="n">TimerBase</span>    <span class="o">=</span> <span class="mh">64&#39;h1800</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-63"></a>    <span class="n">SPIBase</span>      <span class="o">=</span> <span class="mh">64&#39;h2000</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-64"></a>    <span class="n">EthernetBase</span> <span class="o">=</span> <span class="mh">64&#39;h3000</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-65"></a>    <span class="n">GPIOBase</span>     <span class="o">=</span> <span class="mh">64&#39;h4000</span><span class="n">_0000</span><span class="p">,</span>
<a name="l-66"></a>    <span class="n">DRAMBase</span>     <span class="o">=</span> <span class="mh">64&#39;h8000</span><span class="n">_0000</span>
<a name="l-67"></a>  <span class="p">}</span> <span class="n">soc_bus_start_t</span><span class="p">;</span>
<a name="l-68"></a>
<a name="l-69"></a>  <span class="k">localparam</span> <span class="n">NrRegion</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-70"></a>  <span class="k">localparam</span> <span class="k">logic</span> <span class="p">[</span><span class="n">NrRegion</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">NB_PERIPHERALS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ValidRule</span> <span class="o">=</span> <span class="p">{{</span><span class="n">NrRegion</span> <span class="o">*</span> <span class="n">NB_PERIPHERALS</span><span class="p">}{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}};</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="k">localparam</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ariane_cfg_t</span> <span class="n">ArianeSocCfg</span> <span class="o">=</span> <span class="p">&#39;{</span>
<a name="l-73"></a>    <span class="nl">RASDepth:</span> <span class="mh">2</span><span class="p">,</span>
<a name="l-74"></a>    <span class="nl">BTBEntries:</span> <span class="mh">32</span><span class="p">,</span>
<a name="l-75"></a>    <span class="nl">BHTEntries:</span> <span class="mh">128</span><span class="p">,</span>
<a name="l-76"></a>    <span class="c1">// idempotent region</span>
<a name="l-77"></a>    <span class="nl">NrNonIdempotentRules:</span>  <span class="mh">1</span><span class="p">,</span>
<a name="l-78"></a>    <span class="nl">NonIdempotentAddrBase:</span> <span class="p">{</span><span class="mh">64</span><span class="mb">&#39;b0</span><span class="p">},</span>
<a name="l-79"></a>    <span class="nl">NonIdempotentLength:</span>   <span class="p">{</span><span class="n">DRAMBase</span><span class="p">},</span>
<a name="l-80"></a>    <span class="nl">NrExecuteRegionRules:</span>  <span class="mh">3</span><span class="p">,</span>
<a name="l-81"></a>    <span class="nl">ExecuteRegionAddrBase:</span> <span class="p">{</span><span class="n">DRAMBase</span><span class="p">,</span>   <span class="n">ROMBase</span><span class="p">,</span>   <span class="n">DebugBase</span><span class="p">},</span>
<a name="l-82"></a>    <span class="nl">ExecuteRegionLength:</span>   <span class="p">{</span><span class="n">DRAMLength</span><span class="p">,</span> <span class="n">ROMLength</span><span class="p">,</span> <span class="n">DebugLength</span><span class="p">},</span>
<a name="l-83"></a>    <span class="c1">// cached region</span>
<a name="l-84"></a>    <span class="nl">NrCachedRegionRules:</span>    <span class="mh">1</span><span class="p">,</span>
<a name="l-85"></a>    <span class="nl">CachedRegionAddrBase:</span>  <span class="p">{</span><span class="n">DRAMBase</span><span class="p">},</span>
<a name="l-86"></a>    <span class="nl">CachedRegionLength:</span>    <span class="p">{</span><span class="n">DRAMLength</span><span class="p">},</span>
<a name="l-87"></a>    <span class="c1">//  cache config</span>
<a name="l-88"></a>    <span class="nl">Axi64BitCompliant:</span>      <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span>
<a name="l-89"></a>    <span class="nl">SwapEndianess:</span>          <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span>
<a name="l-90"></a>    <span class="c1">// debug</span>
<a name="l-91"></a>    <span class="nl">DmBaseAddress:</span>          <span class="n">DebugBase</span><span class="p">,</span>
<a name="l-92"></a>    <span class="nl">NrPMPEntries:</span>           <span class="mh">8</span>
<a name="l-93"></a>  <span class="p">};</span>
<a name="l-94"></a>
<a name="l-95"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>