$date
	Sat Oct 22 23:06:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#295384
b1010 !
1"
#295386
b1010 &
b1010 %
1$
#295387
0"
#295390
b101 &
b101 %
#295394
b10000 &
b10000 %
#295398
b1000 &
b1000 %
#295402
b100 &
b100 %
#295406
b10 &
b10 %
#295410
b1 &
b1 %
1#
#295414
b0 &
0#
b0 %
0$
#1214027
b101 !
1"
#1214030
b101 &
b101 %
1$
#1214031
0"
#1214034
b10000 &
b10000 %
#1214038
b1000 &
b1000 %
#1214042
b100 &
b100 %
#1214046
b10 &
b10 %
#1214050
b1 &
b1 %
1#
#1214054
b0 &
0#
b0 %
0$
#2208886
b10 &
b10 %
1$
b10 !
1"
#2208887
0"
#2208890
b1 &
b1 %
1#
#2208894
b0 &
0#
b0 %
0$
#4500012
