<stg><name>los</name>


<trans_list>

<trans id="467" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="9" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="15" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="16" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="22" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="23" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="29" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="30" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="36" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="37" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="43" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="44" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="50" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="57" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %x_pixel = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %y_pixel = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %sight_7_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_7_1_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %sight_6_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_6_1_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %sight_5_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_5_1_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %sight_4_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_4_1_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %sight_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_3_1_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %sight_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_2_1_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %sight_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_1_1_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %sight_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sight_0_1_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:12 %store_ln34 = store i5 0, i5 %y_pixel

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:13 %store_ln35 = store i7 0, i7 %x_pixel

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln34 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4:1 %icmp_ln34 = icmp_eq  i11 %indvar_flatten_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4:2 %add_ln34 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:3 %br_ln34 = br i1 %icmp_ln34, void %for.inc45, void %for.body57.preheader

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc45:0 %x_pixel_load = load i7 %x_pixel

]]></Node>
<StgValue><ssdm name="x_pixel_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc45:1 %y_pixel_load = load i5 %y_pixel

]]></Node>
<StgValue><ssdm name="y_pixel_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:4 %icmp_ln35 = icmp_eq  i7 %x_pixel_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc45:6 %add_ln34_1 = add i5 %y_pixel_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45:7 %select_ln34_1 = select i1 %icmp_ln35, i5 %add_ln34_1, i5 %y_pixel_load

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="5">
<![CDATA[
for.inc45:11 %trunc_ln34 = trunc i5 %select_ln34_1

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32">
<![CDATA[
for.body57.preheader:0 %x_pixel_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32">
<![CDATA[
for.body57.preheader:1 %y_pixel_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="32">
<![CDATA[
for.body57.preheader:2 %indvar_flatten9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body57.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body57.preheader:4 %store_ln80 = store i5 0, i5 %y_pixel_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body57.preheader:5 %store_ln81 = store i7 0, i7 %x_pixel_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
for.body57.preheader:6 %br_ln80 = br void %for.body57

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc45:5 %select_ln34 = select i1 %icmp_ln35, i7 0, i7 %x_pixel_load

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="5">
<![CDATA[
for.inc45:8 %zext_ln34 = zext i5 %select_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:9 %sub_ln34 = sub i6 32, i6 %zext_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:15 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln34, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc45:16 %icmp_ln40 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:17 %dx = sub i7 32, i7 %select_ln34

]]></Node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="7">
<![CDATA[
for.inc45:18 %trunc_ln45 = trunc i7 %select_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="6">
<![CDATA[
for.inc45:10 %zext_ln34_1 = zext i6 %sub_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:13 %sub_ln34_1 = sub i6 0, i6 %sub_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:19 %xor_ln40 = xor i6 %trunc_ln45, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="6">
<![CDATA[
for.inc45:20 %sext_ln40 = sext i6 %xor_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc45:21 %dx_1 = select i1 %icmp_ln40, i7 %dx, i7 %sext_ln40

]]></Node>
<StgValue><ssdm name="dx_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc45:22 %select_ln39 = select i1 %icmp_ln40, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45:23 %err = sub i7 %dx_1, i7 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="err"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc45:24 %call_ln56 = call void @los_Pipeline_VITIS_LOOP_58_2, i7 %err, i4 %trunc_ln34, i6 %trunc_ln45, i6 %sub_ln34_1, i6 %sub_ln34, i2 %select_ln39, i7 %dx_1, i1 %obstacles_0, i32 %sight_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc45:24 %call_ln56 = call void @los_Pipeline_VITIS_LOOP_58_2, i7 %err, i4 %trunc_ln34, i6 %trunc_ln45, i6 %sub_ln34_1, i6 %sub_ln34, i2 %select_ln39, i7 %dx_1, i1 %obstacles_0, i32 %sight_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_VITIS_LOOP_35_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc45:12 %p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln34, i6 0

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="7">
<![CDATA[
for.inc45:14 %zext_ln35 = zext i7 %select_ln34

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc45:25 %sight_0_1_loc_load = load i32 %sight_0_1_loc

]]></Node>
<StgValue><ssdm name="sight_0_1_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:26 %icmp_ln74 = icmp_eq  i32 %sight_0_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc45:27 %br_ln74 = br i1 %icmp_ln74, void %for.inc, void %if.then39

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then39:0 %add_ln75 = add i10 %zext_ln35, i10 %p_mid2

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
if.then39:1 %zext_ln75 = zext i10 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39:2 %results_0_addr = getelementptr i1 %results_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="results_0_addr"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then39:3 %store_ln75 = store i1 1, i10 %results_0_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.then39:4 %br_ln75 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:0 %x_pixel_2 = add i7 %select_ln34, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln34 = store i11 %add_ln34, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln34 = store i5 %select_ln34_1, i5 %y_pixel

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln35 = store i7 %x_pixel_2, i7 %x_pixel

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln35 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body57:0 %indvar_flatten9_load = load i11 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="indvar_flatten9_load"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body57:1 %icmp_ln80 = icmp_eq  i11 %indvar_flatten9_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body57:2 %add_ln80 = add i11 %indvar_flatten9_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body57:3 %br_ln80 = br i1 %icmp_ln80, void %for.inc122, void %for.body134.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc122:0 %x_pixel_1_load = load i7 %x_pixel_1

]]></Node>
<StgValue><ssdm name="x_pixel_1_load"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc122:1 %y_pixel_1_load = load i5 %y_pixel_1

]]></Node>
<StgValue><ssdm name="y_pixel_1_load"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc122:4 %icmp_ln81 = icmp_eq  i7 %x_pixel_1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc122:6 %add_ln80_1 = add i5 %y_pixel_1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc122:7 %select_ln80_1 = select i1 %icmp_ln81, i5 %add_ln80_1, i5 %y_pixel_1_load

]]></Node>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="5">
<![CDATA[
for.inc122:11 %trunc_ln80 = trunc i5 %select_ln80_1

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32">
<![CDATA[
for.body134.preheader:0 %x_pixel_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_3"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32">
<![CDATA[
for.body134.preheader:1 %y_pixel_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="32">
<![CDATA[
for.body134.preheader:2 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body134.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body134.preheader:4 %store_ln127 = store i5 0, i5 %y_pixel_2

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body134.preheader:5 %store_ln128 = store i7 0, i7 %x_pixel_3

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.body134.preheader:6 %br_ln127 = br void %for.body134

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc122:5 %select_ln80 = select i1 %icmp_ln81, i7 0, i7 %x_pixel_1_load

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
for.inc122:8 %zext_ln80 = zext i5 %select_ln80_1

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc122:9 %sub_ln80 = sub i6 32, i6 %zext_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc122:15 %tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln80, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc122:16 %icmp_ln86 = icmp_eq  i2 %tmp_13, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc122:17 %dx_2 = sub i7 32, i7 %select_ln80

]]></Node>
<StgValue><ssdm name="dx_2"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="7">
<![CDATA[
for.inc122:18 %trunc_ln91 = trunc i7 %select_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="6">
<![CDATA[
for.inc122:10 %zext_ln80_1 = zext i6 %sub_ln80

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc122:13 %sub_ln80_1 = sub i6 0, i6 %sub_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc122:19 %xor_ln86 = xor i6 %trunc_ln91, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="6">
<![CDATA[
for.inc122:20 %sext_ln86 = sext i6 %xor_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc122:21 %dx_3 = select i1 %icmp_ln86, i7 %dx_2, i7 %sext_ln86

]]></Node>
<StgValue><ssdm name="dx_3"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc122:22 %select_ln85 = select i1 %icmp_ln86, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc122:23 %err_35 = sub i7 %dx_3, i7 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="err_35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="154" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc122:24 %call_ln102 = call void @los_Pipeline_VITIS_LOOP_104_4, i7 %err_35, i4 %trunc_ln80, i6 %trunc_ln91, i6 %sub_ln80_1, i6 %sub_ln80, i2 %select_ln85, i7 %dx_3, i1 %obstacles_1, i32 %sight_1_1_loc

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="155" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc122:24 %call_ln102 = call void @los_Pipeline_VITIS_LOOP_104_4, i7 %err_35, i4 %trunc_ln80, i6 %trunc_ln91, i6 %sub_ln80_1, i6 %sub_ln80, i2 %select_ln85, i7 %dx_3, i1 %obstacles_1, i32 %sight_1_1_loc

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_1_VITIS_LOOP_81_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc122:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc122:12 %p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln80, i6 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="7">
<![CDATA[
for.inc122:14 %zext_ln81 = zext i7 %select_ln80

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc122:25 %sight_1_1_loc_load = load i32 %sight_1_1_loc

]]></Node>
<StgValue><ssdm name="sight_1_1_loc_load"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122:26 %icmp_ln121 = icmp_eq  i32 %sight_1_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc122:27 %br_ln121 = br i1 %icmp_ln121, void %for.inc119, void %if.then113

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then113:0 %add_ln122 = add i10 %zext_ln81, i10 %p_mid

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
if.then113:1 %zext_ln122 = zext i10 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then113:2 %results_1_addr = getelementptr i1 %results_1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="results_1_addr"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then113:3 %store_ln122 = store i1 1, i10 %results_1_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
if.then113:4 %br_ln122 = br void %for.inc119

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc119:0 %x_pixel_4 = add i7 %select_ln80, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_4"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:1 %store_ln80 = store i11 %add_ln80, i11 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:2 %store_ln80 = store i5 %select_ln80_1, i5 %y_pixel_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:3 %store_ln81 = store i7 %x_pixel_4, i7 %x_pixel_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc119:4 %br_ln81 = br void %for.body57

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body134:0 %indvar_flatten19_load = load i11 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body134:1 %icmp_ln127 = icmp_eq  i11 %indvar_flatten19_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body134:2 %add_ln127 = add i11 %indvar_flatten19_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body134:3 %br_ln127 = br i1 %icmp_ln127, void %for.inc199, void %for.body211.preheader

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc199:0 %x_pixel_3_load = load i7 %x_pixel_3

]]></Node>
<StgValue><ssdm name="x_pixel_3_load"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc199:1 %y_pixel_2_load = load i5 %y_pixel_2

]]></Node>
<StgValue><ssdm name="y_pixel_2_load"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc199:4 %icmp_ln128 = icmp_eq  i7 %x_pixel_3_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc199:6 %add_ln127_1 = add i5 %y_pixel_2_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc199:7 %select_ln127_1 = select i1 %icmp_ln128, i5 %add_ln127_1, i5 %y_pixel_2_load

]]></Node>
<StgValue><ssdm name="select_ln127_1"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="5">
<![CDATA[
for.inc199:11 %trunc_ln127 = trunc i5 %select_ln127_1

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="32">
<![CDATA[
for.body211.preheader:0 %x_pixel_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_5"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32">
<![CDATA[
for.body211.preheader:1 %y_pixel_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_3"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="32">
<![CDATA[
for.body211.preheader:2 %indvar_flatten29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body211.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body211.preheader:4 %store_ln174 = store i5 0, i5 %y_pixel_3

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body211.preheader:5 %store_ln175 = store i7 0, i7 %x_pixel_5

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
for.body211.preheader:6 %br_ln174 = br void %for.body211

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc199:5 %select_ln127 = select i1 %icmp_ln128, i7 0, i7 %x_pixel_3_load

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="5">
<![CDATA[
for.inc199:8 %zext_ln127 = zext i5 %select_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc199:9 %sub_ln127 = sub i6 32, i6 %zext_ln127

]]></Node>
<StgValue><ssdm name="sub_ln127"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc199:15 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln127, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc199:16 %icmp_ln133 = icmp_eq  i2 %tmp_14, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc199:17 %dx_4 = sub i7 32, i7 %select_ln127

]]></Node>
<StgValue><ssdm name="dx_4"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="7">
<![CDATA[
for.inc199:18 %trunc_ln138 = trunc i7 %select_ln127

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="6">
<![CDATA[
for.inc199:10 %zext_ln127_1 = zext i6 %sub_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc199:13 %sub_ln127_1 = sub i6 0, i6 %sub_ln127

]]></Node>
<StgValue><ssdm name="sub_ln127_1"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc199:19 %xor_ln133 = xor i6 %trunc_ln138, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln133"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="6">
<![CDATA[
for.inc199:20 %sext_ln133 = sext i6 %xor_ln133

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc199:21 %dx_5 = select i1 %icmp_ln133, i7 %dx_4, i7 %sext_ln133

]]></Node>
<StgValue><ssdm name="dx_5"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc199:22 %select_ln132 = select i1 %icmp_ln133, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc199:23 %err_36 = sub i7 %dx_5, i7 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="err_36"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="204" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc199:24 %call_ln149 = call void @los_Pipeline_VITIS_LOOP_151_6, i7 %err_36, i4 %trunc_ln127, i6 %trunc_ln138, i6 %sub_ln127_1, i6 %sub_ln127, i2 %select_ln132, i7 %dx_5, i1 %obstacles_2, i32 %sight_2_1_loc

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="205" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc199:24 %call_ln149 = call void @los_Pipeline_VITIS_LOOP_151_6, i7 %err_36, i4 %trunc_ln127, i6 %trunc_ln138, i6 %sub_ln127_1, i6 %sub_ln127, i2 %select_ln132, i7 %dx_5, i1 %obstacles_2, i32 %sight_2_1_loc

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc199:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_2_VITIS_LOOP_128_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc199:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc199:12 %p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln127, i6 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="7">
<![CDATA[
for.inc199:14 %zext_ln128 = zext i7 %select_ln127

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc199:25 %sight_2_1_loc_load = load i32 %sight_2_1_loc

]]></Node>
<StgValue><ssdm name="sight_2_1_loc_load"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199:26 %icmp_ln168 = icmp_eq  i32 %sight_2_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc199:27 %br_ln168 = br i1 %icmp_ln168, void %for.inc196, void %if.then190

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then190:0 %add_ln169 = add i10 %zext_ln128, i10 %p_mid1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
if.then190:1 %zext_ln169 = zext i10 %add_ln169

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then190:2 %results_2_addr = getelementptr i1 %results_2, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="results_2_addr"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then190:3 %store_ln169 = store i1 1, i10 %results_2_addr

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.then190:4 %br_ln169 = br void %for.inc196

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc196:0 %x_pixel_6 = add i7 %select_ln127, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_6"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:1 %store_ln127 = store i11 %add_ln127, i11 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:2 %store_ln127 = store i5 %select_ln127_1, i5 %y_pixel_2

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc196:3 %store_ln128 = store i7 %x_pixel_6, i7 %x_pixel_3

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
for.inc196:4 %br_ln128 = br void %for.body134

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body211:0 %indvar_flatten29_load = load i11 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="indvar_flatten29_load"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body211:1 %icmp_ln174 = icmp_eq  i11 %indvar_flatten29_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body211:2 %add_ln174 = add i11 %indvar_flatten29_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body211:3 %br_ln174 = br i1 %icmp_ln174, void %for.inc276, void %for.body288.preheader

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc276:0 %x_pixel_5_load = load i7 %x_pixel_5

]]></Node>
<StgValue><ssdm name="x_pixel_5_load"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc276:1 %y_pixel_3_load = load i5 %y_pixel_3

]]></Node>
<StgValue><ssdm name="y_pixel_3_load"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc276:4 %icmp_ln175 = icmp_eq  i7 %x_pixel_5_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc276:6 %add_ln174_1 = add i5 %y_pixel_3_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc276:7 %select_ln174_1 = select i1 %icmp_ln175, i5 %add_ln174_1, i5 %y_pixel_3_load

]]></Node>
<StgValue><ssdm name="select_ln174_1"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="5">
<![CDATA[
for.inc276:11 %trunc_ln174 = trunc i5 %select_ln174_1

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="32">
<![CDATA[
for.body288.preheader:0 %x_pixel_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_7"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="32">
<![CDATA[
for.body288.preheader:1 %y_pixel_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_4"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="32">
<![CDATA[
for.body288.preheader:2 %indvar_flatten39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body288.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body288.preheader:4 %store_ln221 = store i5 0, i5 %y_pixel_4

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body288.preheader:5 %store_ln222 = store i7 0, i7 %x_pixel_7

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
for.body288.preheader:6 %br_ln221 = br void %for.body288

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="240" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc276:5 %select_ln174 = select i1 %icmp_ln175, i7 0, i7 %x_pixel_5_load

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="5">
<![CDATA[
for.inc276:8 %zext_ln174 = zext i5 %select_ln174_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc276:9 %sub_ln174 = sub i6 32, i6 %zext_ln174

]]></Node>
<StgValue><ssdm name="sub_ln174"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc276:15 %tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln174, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc276:16 %icmp_ln180 = icmp_eq  i2 %tmp_15, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc276:17 %dx_6 = sub i7 32, i7 %select_ln174

]]></Node>
<StgValue><ssdm name="dx_6"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="7">
<![CDATA[
for.inc276:18 %trunc_ln185 = trunc i7 %select_ln174

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="6">
<![CDATA[
for.inc276:10 %zext_ln174_1 = zext i6 %sub_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc276:13 %sub_ln174_1 = sub i6 0, i6 %sub_ln174

]]></Node>
<StgValue><ssdm name="sub_ln174_1"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc276:19 %xor_ln180 = xor i6 %trunc_ln185, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="6">
<![CDATA[
for.inc276:20 %sext_ln180 = sext i6 %xor_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc276:21 %dx_7 = select i1 %icmp_ln180, i7 %dx_6, i7 %sext_ln180

]]></Node>
<StgValue><ssdm name="dx_7"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc276:22 %select_ln179 = select i1 %icmp_ln180, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln179"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc276:23 %err_37 = sub i7 %dx_7, i7 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="err_37"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="254" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc276:24 %call_ln196 = call void @los_Pipeline_VITIS_LOOP_198_8, i7 %err_37, i4 %trunc_ln174, i6 %trunc_ln185, i6 %sub_ln174_1, i6 %sub_ln174, i2 %select_ln179, i7 %dx_7, i1 %obstacles_3, i32 %sight_3_1_loc

]]></Node>
<StgValue><ssdm name="call_ln196"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="255" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc276:24 %call_ln196 = call void @los_Pipeline_VITIS_LOOP_198_8, i7 %err_37, i4 %trunc_ln174, i6 %trunc_ln185, i6 %sub_ln174_1, i6 %sub_ln174, i2 %select_ln179, i7 %dx_7, i1 %obstacles_3, i32 %sight_3_1_loc

]]></Node>
<StgValue><ssdm name="call_ln196"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc276:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_3_VITIS_LOOP_175_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc276:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc276:12 %p_mid3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln174, i6 0

]]></Node>
<StgValue><ssdm name="p_mid3"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="7">
<![CDATA[
for.inc276:14 %zext_ln175 = zext i7 %select_ln174

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc276:25 %sight_3_1_loc_load = load i32 %sight_3_1_loc

]]></Node>
<StgValue><ssdm name="sight_3_1_loc_load"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc276:26 %icmp_ln215 = icmp_eq  i32 %sight_3_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc276:27 %br_ln215 = br i1 %icmp_ln215, void %for.inc273, void %if.then267

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then267:0 %add_ln216 = add i10 %zext_ln175, i10 %p_mid3

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
if.then267:1 %zext_ln216 = zext i10 %add_ln216

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then267:2 %results_3_addr = getelementptr i1 %results_3, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="results_3_addr"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then267:3 %store_ln216 = store i1 1, i10 %results_3_addr

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
if.then267:4 %br_ln216 = br void %for.inc273

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc273:0 %x_pixel_8 = add i7 %select_ln174, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_8"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc273:1 %store_ln174 = store i11 %add_ln174, i11 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc273:2 %store_ln174 = store i5 %select_ln174_1, i5 %y_pixel_3

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc273:3 %store_ln175 = store i7 %x_pixel_8, i7 %x_pixel_5

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
for.inc273:4 %br_ln175 = br void %for.body211

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body288:0 %indvar_flatten39_load = load i11 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="indvar_flatten39_load"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body288:1 %icmp_ln221 = icmp_eq  i11 %indvar_flatten39_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body288:2 %add_ln221 = add i11 %indvar_flatten39_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body288:3 %br_ln221 = br i1 %icmp_ln221, void %for.inc353, void %for.body365.preheader

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc353:0 %x_pixel_7_load = load i7 %x_pixel_7

]]></Node>
<StgValue><ssdm name="x_pixel_7_load"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc353:1 %y_pixel_4_load = load i5 %y_pixel_4

]]></Node>
<StgValue><ssdm name="y_pixel_4_load"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc353:4 %icmp_ln222 = icmp_eq  i7 %x_pixel_7_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc353:6 %add_ln221_1 = add i5 %y_pixel_4_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln221_1"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc353:7 %select_ln221_1 = select i1 %icmp_ln222, i5 %add_ln221_1, i5 %y_pixel_4_load

]]></Node>
<StgValue><ssdm name="select_ln221_1"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="5">
<![CDATA[
for.inc353:11 %trunc_ln221 = trunc i5 %select_ln221_1

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="32">
<![CDATA[
for.body365.preheader:0 %x_pixel_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_9"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="32">
<![CDATA[
for.body365.preheader:1 %y_pixel_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_5"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32">
<![CDATA[
for.body365.preheader:2 %indvar_flatten49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten49"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body365.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten49

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body365.preheader:4 %store_ln268 = store i5 0, i5 %y_pixel_5

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body365.preheader:5 %store_ln269 = store i7 0, i7 %x_pixel_9

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
for.body365.preheader:6 %br_ln268 = br void %for.body365

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="290" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc353:5 %select_ln221 = select i1 %icmp_ln222, i7 0, i7 %x_pixel_7_load

]]></Node>
<StgValue><ssdm name="select_ln221"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="5">
<![CDATA[
for.inc353:8 %zext_ln221 = zext i5 %select_ln221_1

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc353:9 %sub_ln221 = sub i6 32, i6 %zext_ln221

]]></Node>
<StgValue><ssdm name="sub_ln221"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc353:15 %tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln221, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc353:16 %icmp_ln227 = icmp_eq  i2 %tmp_16, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc353:17 %dx_8 = sub i7 32, i7 %select_ln221

]]></Node>
<StgValue><ssdm name="dx_8"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="7">
<![CDATA[
for.inc353:18 %trunc_ln232 = trunc i7 %select_ln221

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="297" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="6">
<![CDATA[
for.inc353:10 %zext_ln221_1 = zext i6 %sub_ln221

]]></Node>
<StgValue><ssdm name="zext_ln221_1"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc353:13 %sub_ln221_1 = sub i6 0, i6 %sub_ln221

]]></Node>
<StgValue><ssdm name="sub_ln221_1"/></StgValue>
</operation>

<operation id="299" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc353:19 %xor_ln227 = xor i6 %trunc_ln232, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln227"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="6">
<![CDATA[
for.inc353:20 %sext_ln227 = sext i6 %xor_ln227

]]></Node>
<StgValue><ssdm name="sext_ln227"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc353:21 %dx_9 = select i1 %icmp_ln227, i7 %dx_8, i7 %sext_ln227

]]></Node>
<StgValue><ssdm name="dx_9"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc353:22 %select_ln226 = select i1 %icmp_ln227, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc353:23 %err_38 = sub i7 %dx_9, i7 %zext_ln221_1

]]></Node>
<StgValue><ssdm name="err_38"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="304" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc353:24 %call_ln243 = call void @los_Pipeline_VITIS_LOOP_245_10, i7 %err_38, i4 %trunc_ln221, i6 %trunc_ln232, i6 %sub_ln221_1, i6 %sub_ln221, i2 %select_ln226, i7 %dx_9, i1 %obstacles_4, i32 %sight_4_1_loc

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc353:24 %call_ln243 = call void @los_Pipeline_VITIS_LOOP_245_10, i7 %err_38, i4 %trunc_ln221, i6 %trunc_ln232, i6 %sub_ln221_1, i6 %sub_ln221, i2 %select_ln226, i7 %dx_9, i1 %obstacles_4, i32 %sight_4_1_loc

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc353:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_4_VITIS_LOOP_222_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc353:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc353:12 %p_mid4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln221, i6 0

]]></Node>
<StgValue><ssdm name="p_mid4"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="7">
<![CDATA[
for.inc353:14 %zext_ln222 = zext i7 %select_ln221

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc353:25 %sight_4_1_loc_load = load i32 %sight_4_1_loc

]]></Node>
<StgValue><ssdm name="sight_4_1_loc_load"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc353:26 %icmp_ln262 = icmp_eq  i32 %sight_4_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln262"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc353:27 %br_ln262 = br i1 %icmp_ln262, void %for.inc350, void %if.then344

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then344:0 %add_ln263 = add i10 %zext_ln222, i10 %p_mid4

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="314" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="10">
<![CDATA[
if.then344:1 %zext_ln263 = zext i10 %add_ln263

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then344:2 %results_4_addr = getelementptr i1 %results_4, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="results_4_addr"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then344:3 %store_ln263 = store i1 1, i10 %results_4_addr

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
if.then344:4 %br_ln263 = br void %for.inc350

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc350:0 %x_pixel_10 = add i7 %select_ln221, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_10"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc350:1 %store_ln221 = store i11 %add_ln221, i11 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc350:2 %store_ln221 = store i5 %select_ln221_1, i5 %y_pixel_4

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc350:3 %store_ln222 = store i7 %x_pixel_10, i7 %x_pixel_7

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
for.inc350:4 %br_ln222 = br void %for.body288

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="323" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body365:0 %indvar_flatten49_load = load i11 %indvar_flatten49

]]></Node>
<StgValue><ssdm name="indvar_flatten49_load"/></StgValue>
</operation>

<operation id="324" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body365:1 %icmp_ln268 = icmp_eq  i11 %indvar_flatten49_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="325" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body365:2 %add_ln268 = add i11 %indvar_flatten49_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="326" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body365:3 %br_ln268 = br i1 %icmp_ln268, void %for.inc430, void %for.body442.preheader

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="327" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc430:0 %x_pixel_9_load = load i7 %x_pixel_9

]]></Node>
<StgValue><ssdm name="x_pixel_9_load"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc430:1 %y_pixel_5_load = load i5 %y_pixel_5

]]></Node>
<StgValue><ssdm name="y_pixel_5_load"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc430:4 %icmp_ln269 = icmp_eq  i7 %x_pixel_9_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc430:6 %add_ln268_1 = add i5 %y_pixel_5_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln268_1"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc430:7 %select_ln268_1 = select i1 %icmp_ln269, i5 %add_ln268_1, i5 %y_pixel_5_load

]]></Node>
<StgValue><ssdm name="select_ln268_1"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="5">
<![CDATA[
for.inc430:11 %trunc_ln268 = trunc i5 %select_ln268_1

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="32">
<![CDATA[
for.body442.preheader:0 %x_pixel_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_11"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32">
<![CDATA[
for.body442.preheader:1 %y_pixel_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_6"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="32">
<![CDATA[
for.body442.preheader:2 %indvar_flatten59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body442.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body442.preheader:4 %store_ln315 = store i5 0, i5 %y_pixel_6

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body442.preheader:5 %store_ln316 = store i7 0, i7 %x_pixel_11

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
for.body442.preheader:6 %br_ln315 = br void %for.body442

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="340" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc430:5 %select_ln268 = select i1 %icmp_ln269, i7 0, i7 %x_pixel_9_load

]]></Node>
<StgValue><ssdm name="select_ln268"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="5">
<![CDATA[
for.inc430:8 %zext_ln268 = zext i5 %select_ln268_1

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc430:9 %sub_ln268 = sub i6 32, i6 %zext_ln268

]]></Node>
<StgValue><ssdm name="sub_ln268"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc430:15 %tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln268, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc430:16 %icmp_ln274 = icmp_eq  i2 %tmp_17, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc430:17 %dx_10 = sub i7 32, i7 %select_ln268

]]></Node>
<StgValue><ssdm name="dx_10"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="7">
<![CDATA[
for.inc430:18 %trunc_ln279 = trunc i7 %select_ln268

]]></Node>
<StgValue><ssdm name="trunc_ln279"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="347" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="6">
<![CDATA[
for.inc430:10 %zext_ln268_1 = zext i6 %sub_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_1"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc430:13 %sub_ln268_1 = sub i6 0, i6 %sub_ln268

]]></Node>
<StgValue><ssdm name="sub_ln268_1"/></StgValue>
</operation>

<operation id="349" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc430:19 %xor_ln274 = xor i6 %trunc_ln279, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln274"/></StgValue>
</operation>

<operation id="350" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="6">
<![CDATA[
for.inc430:20 %sext_ln274 = sext i6 %xor_ln274

]]></Node>
<StgValue><ssdm name="sext_ln274"/></StgValue>
</operation>

<operation id="351" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc430:21 %dx_11 = select i1 %icmp_ln274, i7 %dx_10, i7 %sext_ln274

]]></Node>
<StgValue><ssdm name="dx_11"/></StgValue>
</operation>

<operation id="352" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc430:22 %select_ln273 = select i1 %icmp_ln274, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln273"/></StgValue>
</operation>

<operation id="353" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc430:23 %err_39 = sub i7 %dx_11, i7 %zext_ln268_1

]]></Node>
<StgValue><ssdm name="err_39"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="354" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="7" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc430:24 %call_ln268 = call void @los_Pipeline_VITIS_LOOP_292_12, i4 %trunc_ln268, i6 %trunc_ln279, i7 %err_39, i6 %sub_ln268_1, i6 %sub_ln268, i2 %select_ln273, i7 %dx_11, i1 %obstacles_5, i32 %sight_5_1_loc

]]></Node>
<StgValue><ssdm name="call_ln268"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="355" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="6" op_3_bw="7" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc430:24 %call_ln268 = call void @los_Pipeline_VITIS_LOOP_292_12, i4 %trunc_ln268, i6 %trunc_ln279, i7 %err_39, i6 %sub_ln268_1, i6 %sub_ln268, i2 %select_ln273, i7 %dx_11, i1 %obstacles_5, i32 %sight_5_1_loc

]]></Node>
<StgValue><ssdm name="call_ln268"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc430:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_5_VITIS_LOOP_269_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc430:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc430:12 %p_mid5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln268, i6 0

]]></Node>
<StgValue><ssdm name="p_mid5"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="7">
<![CDATA[
for.inc430:14 %zext_ln269 = zext i7 %select_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc430:25 %sight_5_1_loc_load = load i32 %sight_5_1_loc

]]></Node>
<StgValue><ssdm name="sight_5_1_loc_load"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc430:26 %icmp_ln309 = icmp_eq  i32 %sight_5_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc430:27 %br_ln309 = br i1 %icmp_ln309, void %for.inc427, void %if.then421

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then421:0 %add_ln310 = add i10 %zext_ln269, i10 %p_mid5

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="364" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
if.then421:1 %zext_ln310 = zext i10 %add_ln310

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then421:2 %results_5_addr = getelementptr i1 %results_5, i64 0, i64 %zext_ln310

]]></Node>
<StgValue><ssdm name="results_5_addr"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then421:3 %store_ln310 = store i1 1, i10 %results_5_addr

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
if.then421:4 %br_ln310 = br void %for.inc427

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc427:0 %x_pixel_12 = add i7 %select_ln268, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_12"/></StgValue>
</operation>

<operation id="369" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc427:1 %store_ln268 = store i11 %add_ln268, i11 %indvar_flatten49

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc427:2 %store_ln268 = store i5 %select_ln268_1, i5 %y_pixel_5

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc427:3 %store_ln269 = store i7 %x_pixel_12, i7 %x_pixel_9

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
for.inc427:4 %br_ln269 = br void %for.body365

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body442:0 %indvar_flatten59_load = load i11 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="indvar_flatten59_load"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body442:1 %icmp_ln315 = icmp_eq  i11 %indvar_flatten59_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body442:2 %add_ln315 = add i11 %indvar_flatten59_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body442:3 %br_ln315 = br i1 %icmp_ln315, void %for.inc507, void %for.body519.preheader

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc507:0 %x_pixel_11_load = load i7 %x_pixel_11

]]></Node>
<StgValue><ssdm name="x_pixel_11_load"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc507:1 %y_pixel_6_load = load i5 %y_pixel_6

]]></Node>
<StgValue><ssdm name="y_pixel_6_load"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc507:4 %icmp_ln316 = icmp_eq  i7 %x_pixel_11_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc507:6 %add_ln315_1 = add i5 %y_pixel_6_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln315_1"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc507:7 %select_ln315_1 = select i1 %icmp_ln316, i5 %add_ln315_1, i5 %y_pixel_6_load

]]></Node>
<StgValue><ssdm name="select_ln315_1"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="5">
<![CDATA[
for.inc507:11 %trunc_ln315 = trunc i5 %select_ln315_1

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="32">
<![CDATA[
for.body519.preheader:0 %x_pixel_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_pixel_13"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="32">
<![CDATA[
for.body519.preheader:1 %y_pixel_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_pixel_7"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="32">
<![CDATA[
for.body519.preheader:2 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body519.preheader:3 %store_ln0 = store i11 0, i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body519.preheader:4 %store_ln362 = store i5 0, i5 %y_pixel_7

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body519.preheader:5 %store_ln363 = store i7 0, i7 %x_pixel_13

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
for.body519.preheader:6 %br_ln362 = br void %for.body519

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="390" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc507:5 %select_ln315 = select i1 %icmp_ln316, i7 0, i7 %x_pixel_11_load

]]></Node>
<StgValue><ssdm name="select_ln315"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="5">
<![CDATA[
for.inc507:8 %zext_ln315 = zext i5 %select_ln315_1

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc507:9 %sub_ln315 = sub i6 32, i6 %zext_ln315

]]></Node>
<StgValue><ssdm name="sub_ln315"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc507:15 %tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln315, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc507:16 %icmp_ln321 = icmp_eq  i2 %tmp_18, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc507:17 %dx_12 = sub i7 32, i7 %select_ln315

]]></Node>
<StgValue><ssdm name="dx_12"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="7">
<![CDATA[
for.inc507:18 %trunc_ln326 = trunc i7 %select_ln315

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="6">
<![CDATA[
for.inc507:10 %zext_ln315_1 = zext i6 %sub_ln315

]]></Node>
<StgValue><ssdm name="zext_ln315_1"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc507:13 %sub_ln315_1 = sub i6 0, i6 %sub_ln315

]]></Node>
<StgValue><ssdm name="sub_ln315_1"/></StgValue>
</operation>

<operation id="399" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc507:19 %select_ln321 = select i1 %icmp_ln321, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="400" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc507:20 %xor_ln321 = xor i6 %trunc_ln326, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln321"/></StgValue>
</operation>

<operation id="401" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="6">
<![CDATA[
for.inc507:21 %sext_ln321 = sext i6 %xor_ln321

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="402" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc507:22 %dx_13 = select i1 %icmp_ln321, i7 %dx_12, i7 %sext_ln321

]]></Node>
<StgValue><ssdm name="dx_13"/></StgValue>
</operation>

<operation id="403" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc507:23 %err_40 = sub i7 %dx_13, i7 %zext_ln315_1

]]></Node>
<StgValue><ssdm name="err_40"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="404" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="4" op_3_bw="7" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc507:24 %call_ln326 = call void @los_Pipeline_VITIS_LOOP_339_14, i6 %trunc_ln326, i4 %trunc_ln315, i7 %err_40, i6 %sub_ln315_1, i6 %sub_ln315, i2 %select_ln321, i7 %dx_13, i1 %obstacles_6, i32 %sight_6_1_loc

]]></Node>
<StgValue><ssdm name="call_ln326"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="405" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="4" op_3_bw="7" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc507:24 %call_ln326 = call void @los_Pipeline_VITIS_LOOP_339_14, i6 %trunc_ln326, i4 %trunc_ln315, i7 %err_40, i6 %sub_ln315_1, i6 %sub_ln315, i2 %select_ln321, i7 %dx_13, i1 %obstacles_6, i32 %sight_6_1_loc

]]></Node>
<StgValue><ssdm name="call_ln326"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc507:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_6_VITIS_LOOP_316_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc507:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc507:12 %p_mid6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln315, i6 0

]]></Node>
<StgValue><ssdm name="p_mid6"/></StgValue>
</operation>

<operation id="409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="7">
<![CDATA[
for.inc507:14 %zext_ln316 = zext i7 %select_ln315

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc507:25 %sight_6_1_loc_load = load i32 %sight_6_1_loc

]]></Node>
<StgValue><ssdm name="sight_6_1_loc_load"/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc507:26 %icmp_ln356 = icmp_eq  i32 %sight_6_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln356"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc507:27 %br_ln356 = br i1 %icmp_ln356, void %for.inc504, void %if.then498

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then498:0 %add_ln357 = add i10 %zext_ln316, i10 %p_mid6

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10">
<![CDATA[
if.then498:1 %zext_ln357 = zext i10 %add_ln357

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then498:2 %results_6_addr = getelementptr i1 %results_6, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="results_6_addr"/></StgValue>
</operation>

<operation id="416" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then498:3 %store_ln357 = store i1 1, i10 %results_6_addr

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
if.then498:4 %br_ln357 = br void %for.inc504

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="418" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc504:0 %x_pixel_14 = add i7 %select_ln315, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_14"/></StgValue>
</operation>

<operation id="419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc504:1 %store_ln315 = store i11 %add_ln315, i11 %indvar_flatten59

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="420" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc504:2 %store_ln315 = store i5 %select_ln315_1, i5 %y_pixel_6

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="421" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc504:3 %store_ln316 = store i7 %x_pixel_14, i7 %x_pixel_11

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="422" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
for.inc504:4 %br_ln316 = br void %for.body442

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="423" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body519:0 %indvar_flatten69_load = load i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="424" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body519:1 %icmp_ln362 = icmp_eq  i11 %indvar_flatten69_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="425" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body519:2 %add_ln362 = add i11 %indvar_flatten69_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="426" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body519:3 %br_ln362 = br i1 %icmp_ln362, void %for.inc584, void %for.end586

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="427" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc584:0 %x_pixel_13_load = load i7 %x_pixel_13

]]></Node>
<StgValue><ssdm name="x_pixel_13_load"/></StgValue>
</operation>

<operation id="428" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc584:1 %y_pixel_7_load = load i5 %y_pixel_7

]]></Node>
<StgValue><ssdm name="y_pixel_7_load"/></StgValue>
</operation>

<operation id="429" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc584:4 %icmp_ln363 = icmp_eq  i7 %x_pixel_13_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="430" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc584:6 %add_ln362_1 = add i5 %y_pixel_7_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln362_1"/></StgValue>
</operation>

<operation id="431" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc584:7 %select_ln362_1 = select i1 %icmp_ln363, i5 %add_ln362_1, i5 %y_pixel_7_load

]]></Node>
<StgValue><ssdm name="select_ln362_1"/></StgValue>
</operation>

<operation id="432" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="5">
<![CDATA[
for.inc584:11 %trunc_ln362 = trunc i5 %select_ln362_1

]]></Node>
<StgValue><ssdm name="trunc_ln362"/></StgValue>
</operation>

<operation id="433" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0">
<![CDATA[
for.end586:0 %ret_ln407 = ret

]]></Node>
<StgValue><ssdm name="ret_ln407"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="434" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc584:5 %select_ln362 = select i1 %icmp_ln363, i7 0, i7 %x_pixel_13_load

]]></Node>
<StgValue><ssdm name="select_ln362"/></StgValue>
</operation>

<operation id="435" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="5">
<![CDATA[
for.inc584:8 %zext_ln362 = zext i5 %select_ln362_1

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="436" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc584:9 %sub_ln362 = sub i6 32, i6 %zext_ln362

]]></Node>
<StgValue><ssdm name="sub_ln362"/></StgValue>
</operation>

<operation id="437" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc584:15 %tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln362, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="438" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc584:16 %icmp_ln368 = icmp_eq  i2 %tmp_19, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="439" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc584:17 %dx_14 = sub i7 32, i7 %select_ln362

]]></Node>
<StgValue><ssdm name="dx_14"/></StgValue>
</operation>

<operation id="440" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="7">
<![CDATA[
for.inc584:18 %trunc_ln373 = trunc i7 %select_ln362

]]></Node>
<StgValue><ssdm name="trunc_ln373"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="441" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="6">
<![CDATA[
for.inc584:10 %zext_ln362_1 = zext i6 %sub_ln362

]]></Node>
<StgValue><ssdm name="zext_ln362_1"/></StgValue>
</operation>

<operation id="442" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc584:13 %sub_ln362_1 = sub i6 0, i6 %sub_ln362

]]></Node>
<StgValue><ssdm name="sub_ln362_1"/></StgValue>
</operation>

<operation id="443" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc584:19 %select_ln368 = select i1 %icmp_ln368, i2 1, i2 3

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="444" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc584:20 %xor_ln368 = xor i6 %trunc_ln373, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="445" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="6">
<![CDATA[
for.inc584:21 %sext_ln368 = sext i6 %xor_ln368

]]></Node>
<StgValue><ssdm name="sext_ln368"/></StgValue>
</operation>

<operation id="446" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc584:22 %dx_15 = select i1 %icmp_ln368, i7 %dx_14, i7 %sext_ln368

]]></Node>
<StgValue><ssdm name="dx_15"/></StgValue>
</operation>

<operation id="447" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc584:23 %err_41 = sub i7 %dx_15, i7 %zext_ln362_1

]]></Node>
<StgValue><ssdm name="err_41"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="448" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="4" op_3_bw="7" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc584:24 %call_ln373 = call void @los_Pipeline_VITIS_LOOP_386_16, i6 %trunc_ln373, i4 %trunc_ln362, i7 %err_41, i6 %sub_ln362_1, i6 %sub_ln362, i2 %select_ln368, i7 %dx_15, i1 %obstacles_7, i32 %sight_7_1_loc

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="449" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="4" op_3_bw="7" op_4_bw="6" op_5_bw="6" op_6_bw="2" op_7_bw="7" op_8_bw="1" op_9_bw="32">
<![CDATA[
for.inc584:24 %call_ln373 = call void @los_Pipeline_VITIS_LOOP_386_16, i6 %trunc_ln373, i4 %trunc_ln362, i7 %err_41, i6 %sub_ln362_1, i6 %sub_ln362, i2 %select_ln368, i7 %dx_15, i1 %obstacles_7, i32 %sight_7_1_loc

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="450" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc584:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_7_VITIS_LOOP_363_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="451" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc584:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="452" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc584:12 %p_mid7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln362, i6 0

]]></Node>
<StgValue><ssdm name="p_mid7"/></StgValue>
</operation>

<operation id="453" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="7">
<![CDATA[
for.inc584:14 %zext_ln363 = zext i7 %select_ln362

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="454" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc584:25 %sight_7_1_loc_load = load i32 %sight_7_1_loc

]]></Node>
<StgValue><ssdm name="sight_7_1_loc_load"/></StgValue>
</operation>

<operation id="455" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc584:26 %icmp_ln403 = icmp_eq  i32 %sight_7_1_loc_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="456" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc584:27 %br_ln403 = br i1 %icmp_ln403, void %for.inc581, void %if.then575

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="457" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then575:0 %add_ln404 = add i10 %zext_ln363, i10 %p_mid7

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="458" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10">
<![CDATA[
if.then575:1 %zext_ln404 = zext i10 %add_ln404

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="459" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then575:2 %results_7_addr = getelementptr i1 %results_7, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="results_7_addr"/></StgValue>
</operation>

<operation id="460" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
if.then575:3 %store_ln404 = store i1 1, i10 %results_7_addr

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="461" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
if.then575:4 %br_ln404 = br void %for.inc581

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="462" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc581:0 %x_pixel_15 = add i7 %select_ln362, i7 1

]]></Node>
<StgValue><ssdm name="x_pixel_15"/></StgValue>
</operation>

<operation id="463" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc581:1 %store_ln362 = store i11 %add_ln362, i11 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="464" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc581:2 %store_ln362 = store i5 %select_ln362_1, i5 %y_pixel_7

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="465" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc581:3 %store_ln363 = store i7 %x_pixel_15, i7 %x_pixel_13

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="466" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
for.inc581:4 %br_ln363 = br void %for.body519

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
