#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 21 15:13:09 2020
# Process ID: 10236
# Current directory: C:/Users/loren/Desktop/ProgettoRetiLogiche2020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3836 C:\Users\loren\Desktop\ProgettoRetiLogiche2020\ProgettoRetiLogiche2020.xpr
# Log file: C:/Users/loren/Desktop/ProgettoRetiLogiche2020/vivado.log
# Journal file: C:/Users/loren/Desktop/ProgettoRetiLogiche2020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 726.668 ; gain = 96.230
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/datapath.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/datapath.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd}}
update_compile_order -fileset sim_1
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse {{D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd}}
update_compile_order -fileset sim_2
update_compile_order -fileset sim_2
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd:189]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 794.430 ; gain = 4.246
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 0 elements ; expected 16 [C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd:215]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 794.430 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim/xsim.dir/project_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 21 16:06:00 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 109.809 ; gain = 17.578
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 21 16:06:00 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 794.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 825.281 ; gain = 30.852
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 829.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 829.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 829.535 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 829.535 ; gain = 0.000
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 87
remove_bps -file {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} -line 87
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 87
remove_bps -file {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} -line 87
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:02:43 ; elapsed = 00:02:24 . Memory (MB): peak = 889.113 ; gain = 17.797
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_2]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\loren\Desktop\ProgettoRetiLogiche2020\ProgettoRetiLogiche2020.srcs\sources_1\new\10577011.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\loren\Desktop\ProgettoRetiLogiche2020\ProgettoRetiLogiche2020.srcs\sources_1\new\datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dati Lorenzo\Università\Progetto Reti Logiche\tb_pfrl_2020_in_wz.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
current_fileset -simset [ get_filesets sim_1 ]
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
current_fileset -simset [ get_filesets sim_2 ]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 915.004 ; gain = 0.000
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 915.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 915.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 915.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 21 18:01:56 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 21 18:01:56 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 920.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 920.152 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 920.152 ; gain = 0.000
run 10 us
run 10 us
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 87
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 98
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 109
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 120
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 139
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 142
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 148
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 145
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 151
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 164
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 173
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 177
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 180
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 183
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 185
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 188
remove_bps -file {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} -line 188
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 190
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 188
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 199
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 206
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 213
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 225
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 231
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 920.152 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.sim/sim_1/behav/xsim'
"xelab -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 199
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 920.152 ; gain = 0.000
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 200
remove_bps -file {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} -line 200
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 200
remove_bps -file {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} -line 200
add_bp {C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd} 200
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 200
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 201
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 202
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 203
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 173
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 174
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 176
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 151
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 148
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 145
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 142
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 139
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 135
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 129
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 120
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 118
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 0 fs : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 87
step
Stopped at time : 0 fs : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 0 fs : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 173
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 174
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 176
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 120
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 129
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 135
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 139
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 142
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 145
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 148
step
Stopped at time : 0 fs : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 151
step
Stopped at time : 50 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 50 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 90
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 101
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 112
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 50 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 167
step
Stopped at time : 50 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 50 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 73
step
Stopped at time : 100 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 88
step
Stopped at time : 100 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 100 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 100 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 100 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 150 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 150 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 90
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 101
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 112
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 150 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 167
step
Stopped at time : 150 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 150 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 73
step
Stopped at time : 200 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 89
step
Stopped at time : 200 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 90
step
Stopped at time : 200 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 200 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 88
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 99
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 110
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 165
step
Stopped at time : 200 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 118
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 151
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 120
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 129
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 135
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 139
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 142
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 145
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 148
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 120
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 129
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 135
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 139
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 142
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 145
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 148
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 151
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 173
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 174
step
Stopped at time : 200 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 176
step
Stopped at time : 250 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 250 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 88
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 99
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 110
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 250 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 165
step
Stopped at time : 250 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 250 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 73
step
Stopped at time : 300 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 91
step
Stopped at time : 300 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 92
step
Stopped at time : 300 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 300 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 300 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 300 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 350 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 350 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 90
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 101
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 112
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 350 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 167
step
Stopped at time : 350 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 350 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 73
step
Stopped at time : 400 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 93
step
Stopped at time : 400 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 94
step
Stopped at time : 400 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 400 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 173
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 174
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 176
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 177
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 400 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 400 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 450 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 66
step
Stopped at time : 450 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 65
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 87
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 89
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 90
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 98
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 100
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 101
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 109
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 111
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 112
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 164
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 166
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 167
step
Stopped at time : 450 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 72
step
Stopped at time : 450 ns : File "D:/Dati Lorenzo/Università/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" Line 73
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 173
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 174
step
Stopped at time : 450 ns : File "C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd" Line 180
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 19:32:14 2020...
