\doxysection{TIMER\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_t_i_m_e_r___type_def}{}\label{struct_t_i_m_e_r___type_def}\index{TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_ad9223cbc1792d9fee9d8bdcf9eba8f47}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a0cca5b2e7edf40bdd9f6d214ad09f735}{CMD}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a1b51aaf5ee591ff15420c49437a5d8ba}{STATUS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_ad32b13648efbd50af8fea19a099e942e}{IEN}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a1ae5de7cac2fba68ed3151969857d2d9}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a341e06af8624074fa857e192297c7aab}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a70bf6922d93e603c9005f2328253193d}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_adad8e4c50781cac90a9ea0b58a6620f8}{TOP}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a4b13b32d4cd857acb56bf9ae249c0e07}{TOPB}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a66ea705fd154abd25564b23060b6ca2c}{CNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a2f437f8f176ba1577193f034f2f740c8}{ROUTE}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a3b7cbf1a8a996ed25e2fc5f47cc65848}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{struct_t_i_m_e_r___c_c___type_def}{TIMER\+\_\+\+CC\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m_e_r___type_def_adde7d0ecaa21f409cffd6261789c64f1}{CC}} \mbox{[}3U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a9a8aea3fd8de315f48b3d3d57678b0a8}{RESERVED1}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a5b5c96820edcdfa464bbf64878ecb55c}{DTCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_ac4ea69cdaff10a0006fd5c49e534a566}{DTTIME}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a97e0a27a7af718ef0721563e6dd4f4ba}{DTFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a1ea253adadd6821773ffd38b1ab84c85}{DTOGEN}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a304a0355f7947657c240fc7026398025}{DTFAULT}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_afa75dbbe9d9633c435278a42c2f65ee0}{DTFAULTC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___type_def_a4627bd7844fdbf158d987da9fe8a68c3}{DTLOCK}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_t_i_m_e_r___type_def_adde7d0ecaa21f409cffd6261789c64f1}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!CC@{CC}}
\index{CC@{CC}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CC}{CC}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_adde7d0ecaa21f409cffd6261789c64f1} 
\mbox{\hyperlink{struct_t_i_m_e_r___c_c___type_def}{TIMER\+\_\+\+CC\+\_\+\+Type\+Def}} TIMER\+\_\+\+Type\+Def\+::\+CC\mbox{[}3U\mbox{]}}

Compare/\+Capture Channel \Hypertarget{struct_t_i_m_e_r___type_def_a0cca5b2e7edf40bdd9f6d214ad09f735}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a0cca5b2e7edf40bdd9f6d214ad09f735} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+CMD}

Command Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a66ea705fd154abd25564b23060b6ca2c}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a66ea705fd154abd25564b23060b6ca2c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+CNT}

Counter Value Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_ad9223cbc1792d9fee9d8bdcf9eba8f47}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_ad9223cbc1792d9fee9d8bdcf9eba8f47} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+CTRL}

Control Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a5b5c96820edcdfa464bbf64878ecb55c}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTCTRL@{DTCTRL}}
\index{DTCTRL@{DTCTRL}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTCTRL}{DTCTRL}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a5b5c96820edcdfa464bbf64878ecb55c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTCTRL}

DTI Control Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a304a0355f7947657c240fc7026398025}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTFAULT@{DTFAULT}}
\index{DTFAULT@{DTFAULT}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTFAULT}{DTFAULT}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a304a0355f7947657c240fc7026398025} 
\+\_\+\+\_\+\+IM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTFAULT}

DTI Fault Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_afa75dbbe9d9633c435278a42c2f65ee0}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTFAULTC@{DTFAULTC}}
\index{DTFAULTC@{DTFAULTC}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTFAULTC}{DTFAULTC}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_afa75dbbe9d9633c435278a42c2f65ee0} 
\+\_\+\+\_\+\+OM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTFAULTC}

DTI Fault Clear Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a97e0a27a7af718ef0721563e6dd4f4ba}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTFC@{DTFC}}
\index{DTFC@{DTFC}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTFC}{DTFC}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a97e0a27a7af718ef0721563e6dd4f4ba} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTFC}

DTI Fault Configuration Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a4627bd7844fdbf158d987da9fe8a68c3}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTLOCK@{DTLOCK}}
\index{DTLOCK@{DTLOCK}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTLOCK}{DTLOCK}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a4627bd7844fdbf158d987da9fe8a68c3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTLOCK}

DTI Configuration Lock Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a1ea253adadd6821773ffd38b1ab84c85}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTOGEN@{DTOGEN}}
\index{DTOGEN@{DTOGEN}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTOGEN}{DTOGEN}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a1ea253adadd6821773ffd38b1ab84c85} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTOGEN}

DTI Output Generation Enable Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_ac4ea69cdaff10a0006fd5c49e534a566}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!DTTIME@{DTTIME}}
\index{DTTIME@{DTTIME}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTTIME}{DTTIME}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_ac4ea69cdaff10a0006fd5c49e534a566} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+DTTIME}

DTI Time Control Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_ad32b13648efbd50af8fea19a099e942e}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_ad32b13648efbd50af8fea19a099e942e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a1ae5de7cac2fba68ed3151969857d2d9}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!IF@{IF}}
\index{IF@{IF}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a1ae5de7cac2fba68ed3151969857d2d9} 
\+\_\+\+\_\+\+IM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a70bf6922d93e603c9005f2328253193d}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a70bf6922d93e603c9005f2328253193d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a341e06af8624074fa857e192297c7aab}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a341e06af8624074fa857e192297c7aab} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a3b7cbf1a8a996ed25e2fc5f47cc65848}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a3b7cbf1a8a996ed25e2fc5f47cc65848} 
uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}1U\mbox{]}}

Reserved registers \Hypertarget{struct_t_i_m_e_r___type_def_a9a8aea3fd8de315f48b3d3d57678b0a8}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a9a8aea3fd8de315f48b3d3d57678b0a8} 
uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}4U\mbox{]}}

Reserved for future use \Hypertarget{struct_t_i_m_e_r___type_def_a2f437f8f176ba1577193f034f2f740c8}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a2f437f8f176ba1577193f034f2f740c8} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a1b51aaf5ee591ff15420c49437a5d8ba}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a1b51aaf5ee591ff15420c49437a5d8ba} 
\+\_\+\+\_\+\+IM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+STATUS}

Status Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_adad8e4c50781cac90a9ea0b58a6620f8}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!TOP@{TOP}}
\index{TOP@{TOP}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TOP}{TOP}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_adad8e4c50781cac90a9ea0b58a6620f8} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+TOP}

Counter Top Value Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___type_def_a4b13b32d4cd857acb56bf9ae249c0e07}\index{TIMER\_TypeDef@{TIMER\_TypeDef}!TOPB@{TOPB}}
\index{TOPB@{TOPB}!TIMER\_TypeDef@{TIMER\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TOPB}{TOPB}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___type_def_a4b13b32d4cd857acb56bf9ae249c0e07} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+Type\+Def\+::\+TOPB}

Counter Top Value Buffer Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__timer_8h}{efm32gg\+\_\+timer.\+h}}\end{DoxyCompactItemize}
