#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000249bbec4770 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -12;
v00000249bbf24760_0 .var "clk", 0 0;
v00000249bbf24800_0 .var/i "i", 31 0;
v00000249bbf24a80_0 .net "rx_done", 0 0, L_00000249bbec9c90;  1 drivers
v00000249bbf24b20_0 .net "rx_out", 7 0, L_00000249bbf262b0;  1 drivers
v00000249bbf24c60_0 .var "start", 0 0;
v00000249bbf26fd0_0 .net "tx_done", 0 0, L_00000249bbeca080;  1 drivers
v00000249bbf25590_0 .var "tx_in", 7 0;
v00000249bbf25130_0 .net "txrx", 0 0, v00000249bbf24bc0_0;  1 drivers
E_00000249bbeafcf0 .event posedge, v00000249bbf24ee0_0;
E_00000249bbeafa70 .event posedge, v00000249bbf24620_0;
S_00000249bbec4900 .scope module, "dut" "uart" 2 11, 3 2 0, S_00000249bbec4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "tx_in";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "tx_done";
    .port_info 5 /INPUT 1 "rx";
    .port_info 6 /OUTPUT 8 "rx_out";
    .port_info 7 /OUTPUT 1 "rx_done";
P_00000249bbe82ce0 .param/l "baud_rate" 0 3 14, +C4<00000000000000000010010110000000>;
P_00000249bbe82d18 .param/l "check" 0 3 20, +C4<00000000000000000000000000000010>;
P_00000249bbe82d50 .param/l "clk_count" 0 3 15, +C4<00000000000000000000000001101000>;
P_00000249bbe82d88 .param/l "clk_frequency" 0 3 13, +C4<00000000000011110100001001000000>;
P_00000249bbe82dc0 .param/l "idle" 0 3 20, +C4<00000000000000000000000000000000>;
P_00000249bbe82df8 .param/l "r_idle" 0 3 97, +C4<00000000000000000000000000000000>;
P_00000249bbe82e30 .param/l "r_wait" 0 3 97, +C4<00000000000000000000000000000001>;
P_00000249bbe82e68 .param/l "receive" 0 3 97, +C4<00000000000000000000000000000010>;
P_00000249bbe82ea0 .param/l "send" 0 3 20, +C4<00000000000000000000000000000001>;
L_00000249bc0000d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000249bbec9750 .functor XNOR 1, v00000249bbf24300_0, L_00000249bc0000d0, C4<0>, C4<0>;
L_00000249bbeca080 .functor AND 1, L_00000249bbf25c70, L_00000249bbec9750, C4<1>, C4<1>;
L_00000249bc000160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000249bbec9f30 .functor XNOR 1, v00000249bbf24300_0, L_00000249bc000160, C4<0>, C4<0>;
L_00000249bbec9c90 .functor AND 1, L_00000249bbf26a30, L_00000249bbec9f30, C4<1>, C4<1>;
L_00000249bc000088 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000249bbea72f0_0 .net/2s *"_ivl_0", 31 0, L_00000249bc000088;  1 drivers
L_00000249bc000118 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000249bbeaa3c0_0 .net/2s *"_ivl_12", 31 0, L_00000249bc000118;  1 drivers
v00000249bbe83340_0 .net *"_ivl_14", 0 0, L_00000249bbf26a30;  1 drivers
v00000249bbe83560_0 .net/2u *"_ivl_16", 0 0, L_00000249bc000160;  1 drivers
v00000249bbec4a90_0 .net *"_ivl_18", 0 0, L_00000249bbec9f30;  1 drivers
v00000249bbf25020_0 .net *"_ivl_2", 0 0, L_00000249bbf25c70;  1 drivers
v00000249bbf249e0_0 .net/2u *"_ivl_4", 0 0, L_00000249bc0000d0;  1 drivers
v00000249bbf248a0_0 .net *"_ivl_6", 0 0, L_00000249bbec9750;  1 drivers
v00000249bbf24300_0 .var "bit_done", 0 0;
v00000249bbf24d00_0 .var/i "bit_index", 31 0;
v00000249bbf243a0_0 .net "clk", 0 0, v00000249bbf24760_0;  1 drivers
v00000249bbf24120_0 .var/i "count", 31 0;
v00000249bbf24f80_0 .var/i "r_count", 31 0;
v00000249bbf24580_0 .var/i "r_index", 31 0;
v00000249bbf246c0_0 .var "r_state", 1 0;
v00000249bbf24da0_0 .net "rx", 0 0, v00000249bbf24bc0_0;  alias, 1 drivers
v00000249bbf241c0_0 .var "rx_data", 9 0;
v00000249bbf24ee0_0 .net "rx_done", 0 0, L_00000249bbec9c90;  alias, 1 drivers
v00000249bbf24260_0 .net "rx_out", 7 0, L_00000249bbf262b0;  alias, 1 drivers
v00000249bbf24940_0 .net "start", 0 0, v00000249bbf24c60_0;  1 drivers
v00000249bbf24440_0 .var "state", 1 0;
v00000249bbf24bc0_0 .var "tx", 0 0;
v00000249bbf24e40_0 .var "tx_data", 9 0;
v00000249bbf24620_0 .net "tx_done", 0 0, L_00000249bbeca080;  alias, 1 drivers
v00000249bbf244e0_0 .net "tx_in", 7 0, v00000249bbf25590_0;  1 drivers
E_00000249bbeafdf0 .event posedge, v00000249bbf243a0_0;
L_00000249bbf25c70 .cmp/eq 32, v00000249bbf24d00_0, L_00000249bc000088;
L_00000249bbf262b0 .part v00000249bbf241c0_0, 1, 8;
L_00000249bbf26a30 .cmp/eq 32, v00000249bbf24580_0, L_00000249bc000118;
    .scope S_00000249bbec4900;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249bbf24300_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249bbf24120_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000249bbf24440_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249bbf24d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249bbf24f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249bbf24580_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000249bbf241c0_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_00000249bbec4900;
T_1 ;
    %wait E_00000249bbeafdf0;
    %load/vec4 v00000249bbf24440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000249bbf24120_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249bbf24300_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000249bbf24120_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249bbf24120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249bbf24300_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000249bbec4900;
T_2 ;
    %wait E_00000249bbeafdf0;
    %load/vec4 v00000249bbf24440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249bbf24440_0, 0;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000249bbf24bc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000249bbf24e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24d00_0, 0;
    %load/vec4 v00000249bbf24940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000249bbf244e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000249bbf24e40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249bbf24440_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249bbf24440_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v00000249bbf24e40_0;
    %load/vec4 v00000249bbf24d00_0;
    %part/s 1;
    %assign/vec4 v00000249bbf24bc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249bbf24440_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000249bbf24d00_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.7, 5;
    %load/vec4 v00000249bbf24300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249bbf24440_0, 0;
    %load/vec4 v00000249bbf24d00_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249bbf24d00_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249bbf24440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24d00_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000249bbec4900;
T_3 ;
    %wait E_00000249bbeafdf0;
    %load/vec4 v00000249bbf246c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24580_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000249bbf241c0_0, 0;
    %load/vec4 v00000249bbf24da0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v00000249bbf24f80_0;
    %cmpi/s 52, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v00000249bbf24f80_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249bbf24f80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24f80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
    %load/vec4 v00000249bbf24da0_0;
    %load/vec4 v00000249bbf241c0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000249bbf241c0_0, 0;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v00000249bbf24580_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.9, 5;
    %load/vec4 v00000249bbf24300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v00000249bbf24580_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000249bbf24580_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
T_3.11 ;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249bbf246c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249bbf24580_0, 0;
T_3.10 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000249bbec4770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249bbf24760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249bbf24c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249bbf24800_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000249bbec4770;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249bbf24c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249bbf24800_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000249bbf24800_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 10, 0, 32;
    %vpi_func 2 19 "$random" 32 {0 0 0};
    %pushi/vec4 191, 0, 32;
    %mod/s;
    %add;
    %pad/s 8;
    %store/vec4 v00000249bbf25590_0, 0, 8;
    %load/vec4 v00000249bbf25590_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/1 T_5.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v00000249bbf25590_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_5.4;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 10, 0, 32;
    %vpi_func 2 21 "$random" 32 {0 0 0};
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %pushi/vec4 191, 0, 32;
    %mod/s;
    %add;
    %pad/s 8;
    %store/vec4 v00000249bbf25590_0, 0, 8;
T_5.2 ;
    %wait E_00000249bbeafa70;
    %wait E_00000249bbeafcf0;
    %load/vec4 v00000249bbf24800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000249bbf24800_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000249bbec4770;
T_6 ;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v00000249bbf24760_0;
    %inv;
    %store/vec4 v00000249bbf24760_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000249bbec4770;
T_7 ;
    %vpi_call 2 34 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000249bbec4770 {0 0 0};
    %vpi_call 2 36 "$monitor", $time, " clk = %b, start = %b, tx_in = %8b, tx = %b, tx_done = %b, rx = %b, rx_out = %8b, rx_done = %b", v00000249bbf24760_0, v00000249bbf24c60_0, v00000249bbf25590_0, v00000249bbf25130_0, v00000249bbf26fd0_0, v00000249bbf25130_0, v00000249bbf24b20_0, v00000249bbf24a80_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart.v";
