#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000013859ab9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000013859db4460_0 .net "PC", 31 0, L_0000013859e3bd30;  1 drivers
v0000013859db4500_0 .net "cycles_consumed", 31 0, v0000013859db28e0_0;  1 drivers
v0000013859db46e0_0 .var "input_clk", 0 0;
v0000013859db2ca0_0 .var "rst", 0 0;
S_0000013859bcd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000013859ab9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000013859cf0810 .functor NOR 1, v0000013859db46e0_0, v0000013859da51e0_0, C4<0>, C4<0>;
L_0000013859cf0880 .functor AND 1, v0000013859d84790_0, v0000013859d84290_0, C4<1>, C4<1>;
L_0000013859cf22c0 .functor AND 1, L_0000013859cf0880, L_0000013859db2d40, C4<1>, C4<1>;
L_0000013859cf09d0 .functor AND 1, v0000013859d72c50_0, v0000013859d724d0_0, C4<1>, C4<1>;
L_0000013859cf1bc0 .functor AND 1, L_0000013859cf09d0, L_0000013859db2de0, C4<1>, C4<1>;
L_0000013859cf2250 .functor AND 1, v0000013859da5140_0, v0000013859da3840_0, C4<1>, C4<1>;
L_0000013859cf13e0 .functor AND 1, L_0000013859cf2250, L_0000013859db2e80, C4<1>, C4<1>;
L_0000013859cf14c0 .functor AND 1, v0000013859d84790_0, v0000013859d84290_0, C4<1>, C4<1>;
L_0000013859cf1fb0 .functor AND 1, L_0000013859cf14c0, L_0000013859db2fc0, C4<1>, C4<1>;
L_0000013859cf15a0 .functor AND 1, v0000013859d72c50_0, v0000013859d724d0_0, C4<1>, C4<1>;
L_0000013859cf0b90 .functor AND 1, L_0000013859cf15a0, L_0000013859db3100, C4<1>, C4<1>;
L_0000013859cf0e30 .functor AND 1, v0000013859da5140_0, v0000013859da3840_0, C4<1>, C4<1>;
L_0000013859cf18b0 .functor AND 1, L_0000013859cf0e30, L_0000013859db32e0, C4<1>, C4<1>;
L_0000013859db52c0 .functor NOT 1, L_0000013859cf0810, C4<0>, C4<0>, C4<0>;
L_0000013859db62f0 .functor NOT 1, L_0000013859cf0810, C4<0>, C4<0>, C4<0>;
L_0000013859e1f0a0 .functor NOT 1, L_0000013859cf0810, C4<0>, C4<0>, C4<0>;
L_0000013859e1ff80 .functor NOT 1, L_0000013859cf0810, C4<0>, C4<0>, C4<0>;
L_0000013859e200d0 .functor NOT 1, L_0000013859cf0810, C4<0>, C4<0>, C4<0>;
L_0000013859e3bd30 .functor BUFZ 32, v0000013859da8340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859da4060_0 .net "EX1_ALU_OPER1", 31 0, L_0000013859db6c90;  1 drivers
v0000013859da4100_0 .net "EX1_ALU_OPER2", 31 0, L_0000013859e1f490;  1 drivers
v0000013859da4560_0 .net "EX1_PC", 31 0, v0000013859d839d0_0;  1 drivers
v0000013859da4ce0_0 .net "EX1_PFC", 31 0, v0000013859d823f0_0;  1 drivers
v0000013859da4d80_0 .net "EX1_PFC_to_IF", 31 0, L_0000013859db1ee0;  1 drivers
v0000013859da4e20_0 .net "EX1_forward_to_B", 31 0, v0000013859d83890_0;  1 drivers
v0000013859da2bc0_0 .net "EX1_is_beq", 0 0, v0000013859d825d0_0;  1 drivers
v0000013859da2c60_0 .net "EX1_is_bne", 0 0, v0000013859d82490_0;  1 drivers
v0000013859da58c0_0 .net "EX1_is_jal", 0 0, v0000013859d82710_0;  1 drivers
v0000013859da73a0_0 .net "EX1_is_jr", 0 0, v0000013859d83a70_0;  1 drivers
v0000013859da5fa0_0 .net "EX1_is_oper2_immed", 0 0, v0000013859d83b10_0;  1 drivers
v0000013859da7120_0 .net "EX1_memread", 0 0, v0000013859d83110_0;  1 drivers
v0000013859da69a0_0 .net "EX1_memwrite", 0 0, v0000013859d83cf0_0;  1 drivers
v0000013859da5c80_0 .net "EX1_opcode", 11 0, v0000013859d819f0_0;  1 drivers
v0000013859da65e0_0 .net "EX1_predicted", 0 0, v0000013859d83250_0;  1 drivers
v0000013859da7760_0 .net "EX1_rd_ind", 4 0, v0000013859d82670_0;  1 drivers
v0000013859da5b40_0 .net "EX1_rd_indzero", 0 0, v0000013859d827b0_0;  1 drivers
v0000013859da6ae0_0 .net "EX1_regwrite", 0 0, v0000013859d82850_0;  1 drivers
v0000013859da56e0_0 .net "EX1_rs1", 31 0, v0000013859d83ed0_0;  1 drivers
v0000013859da78a0_0 .net "EX1_rs1_ind", 4 0, v0000013859d81f90_0;  1 drivers
v0000013859da6180_0 .net "EX1_rs2", 31 0, v0000013859d832f0_0;  1 drivers
v0000013859da5960_0 .net "EX1_rs2_ind", 4 0, v0000013859d83f70_0;  1 drivers
v0000013859da6fe0_0 .net "EX1_rs2_out", 31 0, L_0000013859e1ecb0;  1 drivers
v0000013859da55a0_0 .net "EX2_ALU_OPER1", 31 0, v0000013859d850f0_0;  1 drivers
v0000013859da7800_0 .net "EX2_ALU_OPER2", 31 0, v0000013859d84d30_0;  1 drivers
v0000013859da6680_0 .net "EX2_ALU_OUT", 31 0, L_0000013859db14e0;  1 drivers
v0000013859da7300_0 .net "EX2_PC", 31 0, v0000013859d85410_0;  1 drivers
v0000013859da6b80_0 .net "EX2_PFC_to_IF", 31 0, v0000013859d84dd0_0;  1 drivers
v0000013859da6220_0 .net "EX2_forward_to_B", 31 0, v0000013859d852d0_0;  1 drivers
v0000013859da74e0_0 .net "EX2_is_beq", 0 0, v0000013859d84f10_0;  1 drivers
v0000013859da7620_0 .net "EX2_is_bne", 0 0, v0000013859d84330_0;  1 drivers
v0000013859da5be0_0 .net "EX2_is_jal", 0 0, v0000013859d855f0_0;  1 drivers
v0000013859da5a00_0 .net "EX2_is_jr", 0 0, v0000013859d848d0_0;  1 drivers
v0000013859da64a0_0 .net "EX2_is_oper2_immed", 0 0, v0000013859d845b0_0;  1 drivers
v0000013859da5640_0 .net "EX2_memread", 0 0, v0000013859d840b0_0;  1 drivers
v0000013859da6d60_0 .net "EX2_memwrite", 0 0, v0000013859d85370_0;  1 drivers
v0000013859da6720_0 .net "EX2_opcode", 11 0, v0000013859d854b0_0;  1 drivers
v0000013859da7080_0 .net "EX2_predicted", 0 0, v0000013859d85550_0;  1 drivers
v0000013859da5780_0 .net "EX2_rd_ind", 4 0, v0000013859d841f0_0;  1 drivers
v0000013859da60e0_0 .net "EX2_rd_indzero", 0 0, v0000013859d84290_0;  1 drivers
v0000013859da67c0_0 .net "EX2_regwrite", 0 0, v0000013859d84790_0;  1 drivers
v0000013859da6900_0 .net "EX2_rs1", 31 0, v0000013859d84b50_0;  1 drivers
v0000013859da6c20_0 .net "EX2_rs1_ind", 4 0, v0000013859d84970_0;  1 drivers
v0000013859da5f00_0 .net "EX2_rs2_ind", 4 0, v0000013859d84a10_0;  1 drivers
v0000013859da7940_0 .net "EX2_rs2_out", 31 0, v0000013859d84ab0_0;  1 drivers
v0000013859da62c0_0 .net "ID_INST", 31 0, v0000013859d8e020_0;  1 drivers
v0000013859da71c0_0 .net "ID_PC", 31 0, v0000013859d8e0c0_0;  1 drivers
v0000013859da5320_0 .net "ID_PFC_to_EX", 31 0, L_0000013859dae9c0;  1 drivers
v0000013859da79e0_0 .net "ID_PFC_to_IF", 31 0, L_0000013859daf460;  1 drivers
v0000013859da6040_0 .net "ID_forward_to_B", 31 0, L_0000013859dadde0;  1 drivers
v0000013859da6cc0_0 .net "ID_is_beq", 0 0, L_0000013859daf6e0;  1 drivers
v0000013859da7440_0 .net "ID_is_bne", 0 0, L_0000013859dad020;  1 drivers
v0000013859da6a40_0 .net "ID_is_j", 0 0, L_0000013859daf5a0;  1 drivers
v0000013859da7580_0 .net "ID_is_jal", 0 0, L_0000013859dae420;  1 drivers
v0000013859da5aa0_0 .net "ID_is_jr", 0 0, L_0000013859dae060;  1 drivers
v0000013859da5d20_0 .net "ID_is_oper2_immed", 0 0, L_0000013859db66e0;  1 drivers
v0000013859da5dc0_0 .net "ID_memread", 0 0, L_0000013859daed80;  1 drivers
v0000013859da6860_0 .net "ID_memwrite", 0 0, L_0000013859dad660;  1 drivers
v0000013859da6360_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  1 drivers
v0000013859da6e00_0 .net "ID_predicted", 0 0, v0000013859d87680_0;  1 drivers
v0000013859da76c0_0 .net "ID_rd_ind", 4 0, v0000013859da85c0_0;  1 drivers
v0000013859da6ea0_0 .net "ID_regwrite", 0 0, L_0000013859dae380;  1 drivers
v0000013859da5280_0 .net "ID_rs1", 31 0, v0000013859d8b8c0_0;  1 drivers
v0000013859da53c0_0 .net "ID_rs1_ind", 4 0, v0000013859daa1e0_0;  1 drivers
v0000013859da5460_0 .net "ID_rs2", 31 0, v0000013859d8d300_0;  1 drivers
v0000013859da5500_0 .net "ID_rs2_ind", 4 0, v0000013859da9ec0_0;  1 drivers
v0000013859da6f40_0 .net "IF_INST", 31 0, L_0000013859db5e90;  1 drivers
v0000013859da6540_0 .net "IF_pc", 31 0, v0000013859da8340_0;  1 drivers
v0000013859da7260_0 .net "MEM_ALU_OUT", 31 0, v0000013859d72cf0_0;  1 drivers
v0000013859da5820_0 .net "MEM_Data_mem_out", 31 0, v0000013859da3980_0;  1 drivers
v0000013859da5e60_0 .net "MEM_memread", 0 0, v0000013859d72570_0;  1 drivers
v0000013859da6400_0 .net "MEM_memwrite", 0 0, v0000013859d73e70_0;  1 drivers
v0000013859db40a0_0 .net "MEM_opcode", 11 0, v0000013859d73bf0_0;  1 drivers
v0000013859db27a0_0 .net "MEM_rd_ind", 4 0, v0000013859d738d0_0;  1 drivers
v0000013859db4000_0 .net "MEM_rd_indzero", 0 0, v0000013859d724d0_0;  1 drivers
v0000013859db37e0_0 .net "MEM_regwrite", 0 0, v0000013859d72c50_0;  1 drivers
v0000013859db3420_0 .net "MEM_rs2", 31 0, v0000013859d72110_0;  1 drivers
v0000013859db34c0_0 .net "PC", 31 0, L_0000013859e3bd30;  alias, 1 drivers
v0000013859db2ac0_0 .net "STALL_ID1_FLUSH", 0 0, v0000013859d86f00_0;  1 drivers
v0000013859db2160_0 .net "STALL_ID2_FLUSH", 0 0, v0000013859d870e0_0;  1 drivers
v0000013859db3a60_0 .net "STALL_IF_FLUSH", 0 0, v0000013859d893e0_0;  1 drivers
v0000013859db22a0_0 .net "WB_ALU_OUT", 31 0, v0000013859da3700_0;  1 drivers
v0000013859db20c0_0 .net "WB_Data_mem_out", 31 0, v0000013859da37a0_0;  1 drivers
v0000013859db3ec0_0 .net "WB_memread", 0 0, v0000013859da3020_0;  1 drivers
v0000013859db4780_0 .net "WB_rd_ind", 4 0, v0000013859da44c0_0;  1 drivers
v0000013859db25c0_0 .net "WB_rd_indzero", 0 0, v0000013859da3840_0;  1 drivers
v0000013859db3240_0 .net "WB_regwrite", 0 0, v0000013859da5140_0;  1 drivers
v0000013859db3f60_0 .net "Wrong_prediction", 0 0, L_0000013859e20290;  1 drivers
v0000013859db2200_0 .net *"_ivl_1", 0 0, L_0000013859cf0880;  1 drivers
v0000013859db2700_0 .net *"_ivl_13", 0 0, L_0000013859cf2250;  1 drivers
v0000013859db45a0_0 .net *"_ivl_14", 0 0, L_0000013859db2e80;  1 drivers
v0000013859db3560_0 .net *"_ivl_19", 0 0, L_0000013859cf14c0;  1 drivers
v0000013859db2480_0 .net *"_ivl_2", 0 0, L_0000013859db2d40;  1 drivers
v0000013859db2b60_0 .net *"_ivl_20", 0 0, L_0000013859db2fc0;  1 drivers
v0000013859db4280_0 .net *"_ivl_25", 0 0, L_0000013859cf15a0;  1 drivers
v0000013859db3880_0 .net *"_ivl_26", 0 0, L_0000013859db3100;  1 drivers
v0000013859db2020_0 .net *"_ivl_31", 0 0, L_0000013859cf0e30;  1 drivers
v0000013859db3c40_0 .net *"_ivl_32", 0 0, L_0000013859db32e0;  1 drivers
v0000013859db2340_0 .net *"_ivl_40", 31 0, L_0000013859dae560;  1 drivers
L_0000013859dd0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859db2520_0 .net *"_ivl_43", 26 0, L_0000013859dd0c58;  1 drivers
L_0000013859dd0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859db3740_0 .net/2u *"_ivl_44", 31 0, L_0000013859dd0ca0;  1 drivers
v0000013859db2980_0 .net *"_ivl_52", 31 0, L_0000013859e28210;  1 drivers
L_0000013859dd0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859db39c0_0 .net *"_ivl_55", 26 0, L_0000013859dd0d30;  1 drivers
L_0000013859dd0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859db3920_0 .net/2u *"_ivl_56", 31 0, L_0000013859dd0d78;  1 drivers
v0000013859db3600_0 .net *"_ivl_7", 0 0, L_0000013859cf09d0;  1 drivers
v0000013859db2840_0 .net *"_ivl_8", 0 0, L_0000013859db2de0;  1 drivers
v0000013859db3b00_0 .net "alu_selA", 1 0, L_0000013859db2f20;  1 drivers
v0000013859db36a0_0 .net "alu_selB", 1 0, L_0000013859db4f00;  1 drivers
v0000013859db4320_0 .net "clk", 0 0, L_0000013859cf0810;  1 drivers
v0000013859db28e0_0 .var "cycles_consumed", 31 0;
v0000013859db3ba0_0 .net "exhaz", 0 0, L_0000013859cf1bc0;  1 drivers
v0000013859db31a0_0 .net "exhaz2", 0 0, L_0000013859cf0b90;  1 drivers
v0000013859db3ce0_0 .net "hlt", 0 0, v0000013859da51e0_0;  1 drivers
v0000013859db4140_0 .net "idhaz", 0 0, L_0000013859cf22c0;  1 drivers
v0000013859db2660_0 .net "idhaz2", 0 0, L_0000013859cf1fb0;  1 drivers
v0000013859db4640_0 .net "if_id_write", 0 0, v0000013859d8aec0_0;  1 drivers
v0000013859db3380_0 .net "input_clk", 0 0, v0000013859db46e0_0;  1 drivers
v0000013859db3d80_0 .net "is_branch_and_taken", 0 0, L_0000013859db5aa0;  1 drivers
v0000013859db43c0_0 .net "memhaz", 0 0, L_0000013859cf13e0;  1 drivers
v0000013859db2a20_0 .net "memhaz2", 0 0, L_0000013859cf18b0;  1 drivers
v0000013859db41e0_0 .net "pc_src", 2 0, L_0000013859daf3c0;  1 drivers
v0000013859db3e20_0 .net "pc_write", 0 0, v0000013859d8a060_0;  1 drivers
v0000013859db23e0_0 .net "rst", 0 0, v0000013859db2ca0_0;  1 drivers
v0000013859db3060_0 .net "store_rs2_forward", 1 0, L_0000013859db4be0;  1 drivers
v0000013859db2c00_0 .net "wdata_to_reg_file", 31 0, L_0000013859e3b1d0;  1 drivers
E_0000013859cfc0a0/0 .event negedge, v0000013859d87220_0;
E_0000013859cfc0a0/1 .event posedge, v0000013859d72a70_0;
E_0000013859cfc0a0 .event/or E_0000013859cfc0a0/0, E_0000013859cfc0a0/1;
L_0000013859db2d40 .cmp/eq 5, v0000013859d841f0_0, v0000013859d81f90_0;
L_0000013859db2de0 .cmp/eq 5, v0000013859d738d0_0, v0000013859d81f90_0;
L_0000013859db2e80 .cmp/eq 5, v0000013859da44c0_0, v0000013859d81f90_0;
L_0000013859db2fc0 .cmp/eq 5, v0000013859d841f0_0, v0000013859d83f70_0;
L_0000013859db3100 .cmp/eq 5, v0000013859d738d0_0, v0000013859d83f70_0;
L_0000013859db32e0 .cmp/eq 5, v0000013859da44c0_0, v0000013859d83f70_0;
L_0000013859dae560 .concat [ 5 27 0 0], v0000013859da85c0_0, L_0000013859dd0c58;
L_0000013859dae600 .cmp/ne 32, L_0000013859dae560, L_0000013859dd0ca0;
L_0000013859e28210 .concat [ 5 27 0 0], v0000013859d841f0_0, L_0000013859dd0d30;
L_0000013859e27810 .cmp/ne 32, L_0000013859e28210, L_0000013859dd0d78;
S_0000013859bcd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000013859cf1680 .functor NOT 1, L_0000013859cf1bc0, C4<0>, C4<0>, C4<0>;
L_0000013859cf16f0 .functor AND 1, L_0000013859cf13e0, L_0000013859cf1680, C4<1>, C4<1>;
L_0000013859cf1450 .functor OR 1, L_0000013859cf22c0, L_0000013859cf16f0, C4<0>, C4<0>;
L_0000013859cf1e60 .functor OR 1, L_0000013859cf22c0, L_0000013859cf1bc0, C4<0>, C4<0>;
v0000013859d1c3b0_0 .net *"_ivl_12", 0 0, L_0000013859cf1e60;  1 drivers
v0000013859d1baf0_0 .net *"_ivl_2", 0 0, L_0000013859cf1680;  1 drivers
v0000013859d1bff0_0 .net *"_ivl_5", 0 0, L_0000013859cf16f0;  1 drivers
v0000013859d1ac90_0 .net *"_ivl_7", 0 0, L_0000013859cf1450;  1 drivers
v0000013859d1afb0_0 .net "alu_selA", 1 0, L_0000013859db2f20;  alias, 1 drivers
v0000013859d1bf50_0 .net "exhaz", 0 0, L_0000013859cf1bc0;  alias, 1 drivers
v0000013859d1ad30_0 .net "idhaz", 0 0, L_0000013859cf22c0;  alias, 1 drivers
v0000013859d1abf0_0 .net "memhaz", 0 0, L_0000013859cf13e0;  alias, 1 drivers
L_0000013859db2f20 .concat8 [ 1 1 0 0], L_0000013859cf1450, L_0000013859cf1e60;
S_0000013859bc69c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000013859cf1d80 .functor NOT 1, L_0000013859cf0b90, C4<0>, C4<0>, C4<0>;
L_0000013859cf0730 .functor AND 1, L_0000013859cf18b0, L_0000013859cf1d80, C4<1>, C4<1>;
L_0000013859cf1df0 .functor OR 1, L_0000013859cf1fb0, L_0000013859cf0730, C4<0>, C4<0>;
L_0000013859cf0c70 .functor NOT 1, v0000013859d83b10_0, C4<0>, C4<0>, C4<0>;
L_0000013859cf0ce0 .functor AND 1, L_0000013859cf1df0, L_0000013859cf0c70, C4<1>, C4<1>;
L_0000013859cf0d50 .functor OR 1, L_0000013859cf1fb0, L_0000013859cf0b90, C4<0>, C4<0>;
L_0000013859cf25d0 .functor NOT 1, v0000013859d83b10_0, C4<0>, C4<0>, C4<0>;
L_0000013859cf23a0 .functor AND 1, L_0000013859cf0d50, L_0000013859cf25d0, C4<1>, C4<1>;
v0000013859d1a8d0_0 .net "EX1_is_oper2_immed", 0 0, v0000013859d83b10_0;  alias, 1 drivers
v0000013859d1b050_0 .net *"_ivl_11", 0 0, L_0000013859cf0ce0;  1 drivers
v0000013859d1c090_0 .net *"_ivl_16", 0 0, L_0000013859cf0d50;  1 drivers
v0000013859d1c4f0_0 .net *"_ivl_17", 0 0, L_0000013859cf25d0;  1 drivers
v0000013859d1b0f0_0 .net *"_ivl_2", 0 0, L_0000013859cf1d80;  1 drivers
v0000013859d1aab0_0 .net *"_ivl_20", 0 0, L_0000013859cf23a0;  1 drivers
v0000013859d1b4b0_0 .net *"_ivl_5", 0 0, L_0000013859cf0730;  1 drivers
v0000013859d1b690_0 .net *"_ivl_7", 0 0, L_0000013859cf1df0;  1 drivers
v0000013859d1bcd0_0 .net *"_ivl_8", 0 0, L_0000013859cf0c70;  1 drivers
v0000013859d1c590_0 .net "alu_selB", 1 0, L_0000013859db4f00;  alias, 1 drivers
v0000013859d1c630_0 .net "exhaz", 0 0, L_0000013859cf0b90;  alias, 1 drivers
v0000013859d1b7d0_0 .net "idhaz", 0 0, L_0000013859cf1fb0;  alias, 1 drivers
v0000013859d1a790_0 .net "memhaz", 0 0, L_0000013859cf18b0;  alias, 1 drivers
L_0000013859db4f00 .concat8 [ 1 1 0 0], L_0000013859cf0ce0, L_0000013859cf23a0;
S_0000013859bc6b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000013859cf2330 .functor NOT 1, L_0000013859cf0b90, C4<0>, C4<0>, C4<0>;
L_0000013859cf2640 .functor AND 1, L_0000013859cf18b0, L_0000013859cf2330, C4<1>, C4<1>;
L_0000013859cf2560 .functor OR 1, L_0000013859cf1fb0, L_0000013859cf2640, C4<0>, C4<0>;
L_0000013859cf24f0 .functor OR 1, L_0000013859cf1fb0, L_0000013859cf0b90, C4<0>, C4<0>;
v0000013859d1bb90_0 .net *"_ivl_12", 0 0, L_0000013859cf24f0;  1 drivers
v0000013859d1ab50_0 .net *"_ivl_2", 0 0, L_0000013859cf2330;  1 drivers
v0000013859d1b9b0_0 .net *"_ivl_5", 0 0, L_0000013859cf2640;  1 drivers
v0000013859d1ba50_0 .net *"_ivl_7", 0 0, L_0000013859cf2560;  1 drivers
v0000013859d1bc30_0 .net "exhaz", 0 0, L_0000013859cf0b90;  alias, 1 drivers
v0000013859d1bd70_0 .net "idhaz", 0 0, L_0000013859cf1fb0;  alias, 1 drivers
v0000013859c97180_0 .net "memhaz", 0 0, L_0000013859cf18b0;  alias, 1 drivers
v0000013859c97540_0 .net "store_rs2_forward", 1 0, L_0000013859db4be0;  alias, 1 drivers
L_0000013859db4be0 .concat8 [ 1 1 0 0], L_0000013859cf2560, L_0000013859cf24f0;
S_0000013859aa9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000013859c97cc0_0 .net "EX_ALU_OUT", 31 0, L_0000013859db14e0;  alias, 1 drivers
v0000013859c96280_0 .net "EX_memread", 0 0, v0000013859d840b0_0;  alias, 1 drivers
v0000013859c7ff80_0 .net "EX_memwrite", 0 0, v0000013859d85370_0;  alias, 1 drivers
v0000013859c802a0_0 .net "EX_opcode", 11 0, v0000013859d854b0_0;  alias, 1 drivers
v0000013859d73dd0_0 .net "EX_rd_ind", 4 0, v0000013859d841f0_0;  alias, 1 drivers
v0000013859d71df0_0 .net "EX_rd_indzero", 0 0, L_0000013859e27810;  1 drivers
v0000013859d722f0_0 .net "EX_regwrite", 0 0, v0000013859d84790_0;  alias, 1 drivers
v0000013859d71d50_0 .net "EX_rs2_out", 31 0, v0000013859d84ab0_0;  alias, 1 drivers
v0000013859d72cf0_0 .var "MEM_ALU_OUT", 31 0;
v0000013859d72570_0 .var "MEM_memread", 0 0;
v0000013859d73e70_0 .var "MEM_memwrite", 0 0;
v0000013859d73bf0_0 .var "MEM_opcode", 11 0;
v0000013859d738d0_0 .var "MEM_rd_ind", 4 0;
v0000013859d724d0_0 .var "MEM_rd_indzero", 0 0;
v0000013859d72c50_0 .var "MEM_regwrite", 0 0;
v0000013859d72110_0 .var "MEM_rs2", 31 0;
v0000013859d73a10_0 .net "clk", 0 0, L_0000013859e1ff80;  1 drivers
v0000013859d72a70_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
E_0000013859cfc6e0 .event posedge, v0000013859d72a70_0, v0000013859d73a10_0;
S_0000013859aa9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000013859a91490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859a914c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859a91500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859a91538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859a91570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859a915a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859a915e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859a91618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859a91650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859a91688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859a916c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859a916f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859a91730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859a91768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859a917a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859a917d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859a91810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859a91848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859a91880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859a918b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859a918f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859a91928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859a91960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859a91998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859a919d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000013859e1fff0 .functor XOR 1, L_0000013859e1eb60, v0000013859d85550_0, C4<0>, C4<0>;
L_0000013859e20060 .functor NOT 1, L_0000013859e1fff0, C4<0>, C4<0>, C4<0>;
L_0000013859e201b0 .functor OR 1, v0000013859db2ca0_0, L_0000013859e20060, C4<0>, C4<0>;
L_0000013859e20290 .functor NOT 1, L_0000013859e201b0, C4<0>, C4<0>, C4<0>;
v0000013859d75f40_0 .net "ALU_OP", 3 0, v0000013859d75cc0_0;  1 drivers
v0000013859d79640_0 .net "BranchDecision", 0 0, L_0000013859e1eb60;  1 drivers
v0000013859d79500_0 .net "CF", 0 0, v0000013859d77200_0;  1 drivers
v0000013859d78ce0_0 .net "EX_opcode", 11 0, v0000013859d854b0_0;  alias, 1 drivers
v0000013859d796e0_0 .net "Wrong_prediction", 0 0, L_0000013859e20290;  alias, 1 drivers
v0000013859d78e20_0 .net "ZF", 0 0, L_0000013859e1fd50;  1 drivers
L_0000013859dd0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013859d793c0_0 .net/2u *"_ivl_0", 31 0, L_0000013859dd0ce8;  1 drivers
v0000013859d78c40_0 .net *"_ivl_11", 0 0, L_0000013859e201b0;  1 drivers
v0000013859d78b00_0 .net *"_ivl_2", 31 0, L_0000013859db1440;  1 drivers
v0000013859d79960_0 .net *"_ivl_6", 0 0, L_0000013859e1fff0;  1 drivers
v0000013859d78ec0_0 .net *"_ivl_8", 0 0, L_0000013859e20060;  1 drivers
v0000013859d78ba0_0 .net "alu_out", 31 0, L_0000013859db14e0;  alias, 1 drivers
v0000013859d79320_0 .net "alu_outw", 31 0, v0000013859d77160_0;  1 drivers
v0000013859d79460_0 .net "is_beq", 0 0, v0000013859d84f10_0;  alias, 1 drivers
v0000013859d78d80_0 .net "is_bne", 0 0, v0000013859d84330_0;  alias, 1 drivers
v0000013859d784c0_0 .net "is_jal", 0 0, v0000013859d855f0_0;  alias, 1 drivers
v0000013859d798c0_0 .net "oper1", 31 0, v0000013859d850f0_0;  alias, 1 drivers
v0000013859d786a0_0 .net "oper2", 31 0, v0000013859d84d30_0;  alias, 1 drivers
v0000013859d79140_0 .net "pc", 31 0, v0000013859d85410_0;  alias, 1 drivers
v0000013859d78740_0 .net "predicted", 0 0, v0000013859d85550_0;  alias, 1 drivers
v0000013859d787e0_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
L_0000013859db1440 .arith/sum 32, v0000013859d85410_0, L_0000013859dd0ce8;
L_0000013859db14e0 .functor MUXZ 32, v0000013859d77160_0, L_0000013859db1440, v0000013859d855f0_0, C4<>;
S_0000013859af0140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000013859aa9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000013859e1e9a0 .functor AND 1, v0000013859d84f10_0, L_0000013859e1e3f0, C4<1>, C4<1>;
L_0000013859e1ea10 .functor NOT 1, L_0000013859e1e3f0, C4<0>, C4<0>, C4<0>;
L_0000013859e1ea80 .functor AND 1, v0000013859d84330_0, L_0000013859e1ea10, C4<1>, C4<1>;
L_0000013859e1eb60 .functor OR 1, L_0000013859e1e9a0, L_0000013859e1ea80, C4<0>, C4<0>;
v0000013859d76a80_0 .net "BranchDecision", 0 0, L_0000013859e1eb60;  alias, 1 drivers
v0000013859d78240_0 .net *"_ivl_2", 0 0, L_0000013859e1ea10;  1 drivers
v0000013859d77ca0_0 .net "is_beq", 0 0, v0000013859d84f10_0;  alias, 1 drivers
v0000013859d75b80_0 .net "is_beq_taken", 0 0, L_0000013859e1e9a0;  1 drivers
v0000013859d77f20_0 .net "is_bne", 0 0, v0000013859d84330_0;  alias, 1 drivers
v0000013859d768a0_0 .net "is_bne_taken", 0 0, L_0000013859e1ea80;  1 drivers
v0000013859d76b20_0 .net "is_eq", 0 0, L_0000013859e1e3f0;  1 drivers
v0000013859d77d40_0 .net "oper1", 31 0, v0000013859d850f0_0;  alias, 1 drivers
v0000013859d75ae0_0 .net "oper2", 31 0, v0000013859d84d30_0;  alias, 1 drivers
S_0000013859af02d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000013859af0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000013859e1e540 .functor XOR 1, L_0000013859db1bc0, L_0000013859db1c60, C4<0>, C4<0>;
L_0000013859e1fea0 .functor XOR 1, L_0000013859db1f80, L_0000013859db0040, C4<0>, C4<0>;
L_0000013859e1fe30 .functor XOR 1, L_0000013859db1620, L_0000013859daf820, C4<0>, C4<0>;
L_0000013859e1e5b0 .functor XOR 1, L_0000013859daf8c0, L_0000013859db00e0, C4<0>, C4<0>;
L_0000013859e1fdc0 .functor XOR 1, L_0000013859dafa00, L_0000013859db0180, C4<0>, C4<0>;
L_0000013859e1f340 .functor XOR 1, L_0000013859db0220, L_0000013859db0680, C4<0>, C4<0>;
L_0000013859e1f650 .functor XOR 1, L_0000013859e25830, L_0000013859e260f0, C4<0>, C4<0>;
L_0000013859e1ee00 .functor XOR 1, L_0000013859e258d0, L_0000013859e24cf0, C4<0>, C4<0>;
L_0000013859e1e930 .functor XOR 1, L_0000013859e262d0, L_0000013859e27310, C4<0>, C4<0>;
L_0000013859e1f1f0 .functor XOR 1, L_0000013859e24d90, L_0000013859e25510, C4<0>, C4<0>;
L_0000013859e1f180 .functor XOR 1, L_0000013859e24e30, L_0000013859e26910, C4<0>, C4<0>;
L_0000013859e1e620 .functor XOR 1, L_0000013859e26230, L_0000013859e25e70, C4<0>, C4<0>;
L_0000013859e1f2d0 .functor XOR 1, L_0000013859e26870, L_0000013859e25bf0, C4<0>, C4<0>;
L_0000013859e1f9d0 .functor XOR 1, L_0000013859e26050, L_0000013859e25290, C4<0>, C4<0>;
L_0000013859e1f570 .functor XOR 1, L_0000013859e25ab0, L_0000013859e25790, C4<0>, C4<0>;
L_0000013859e1f030 .functor XOR 1, L_0000013859e250b0, L_0000013859e25970, C4<0>, C4<0>;
L_0000013859e1eee0 .functor XOR 1, L_0000013859e26190, L_0000013859e25f10, C4<0>, C4<0>;
L_0000013859e1f810 .functor XOR 1, L_0000013859e27090, L_0000013859e26c30, C4<0>, C4<0>;
L_0000013859e1f3b0 .functor XOR 1, L_0000013859e26370, L_0000013859e25fb0, C4<0>, C4<0>;
L_0000013859e1f5e0 .functor XOR 1, L_0000013859e24ed0, L_0000013859e265f0, C4<0>, C4<0>;
L_0000013859e1fb90 .functor XOR 1, L_0000013859e25150, L_0000013859e25dd0, C4<0>, C4<0>;
L_0000013859e1e690 .functor XOR 1, L_0000013859e271d0, L_0000013859e264b0, C4<0>, C4<0>;
L_0000013859e1e770 .functor XOR 1, L_0000013859e26410, L_0000013859e26ff0, C4<0>, C4<0>;
L_0000013859e1f6c0 .functor XOR 1, L_0000013859e251f0, L_0000013859e27130, C4<0>, C4<0>;
L_0000013859e1ef50 .functor XOR 1, L_0000013859e26550, L_0000013859e25330, C4<0>, C4<0>;
L_0000013859e1f730 .functor XOR 1, L_0000013859e27270, L_0000013859e26690, C4<0>, C4<0>;
L_0000013859e1f110 .functor XOR 1, L_0000013859e25650, L_0000013859e26cd0, C4<0>, C4<0>;
L_0000013859e1fc70 .functor XOR 1, L_0000013859e25a10, L_0000013859e24bb0, C4<0>, C4<0>;
L_0000013859e1fce0 .functor XOR 1, L_0000013859e269b0, L_0000013859e26d70, C4<0>, C4<0>;
L_0000013859e1ff10 .functor XOR 1, L_0000013859e26730, L_0000013859e25b50, C4<0>, C4<0>;
L_0000013859e1e380 .functor XOR 1, L_0000013859e253d0, L_0000013859e25470, C4<0>, C4<0>;
L_0000013859e1ed20 .functor XOR 1, L_0000013859e26eb0, L_0000013859e26af0, C4<0>, C4<0>;
L_0000013859e1e3f0/0/0 .functor OR 1, L_0000013859e256f0, L_0000013859e26a50, L_0000013859e26f50, L_0000013859e267d0;
L_0000013859e1e3f0/0/4 .functor OR 1, L_0000013859e26b90, L_0000013859e24f70, L_0000013859e25010, L_0000013859e25c90;
L_0000013859e1e3f0/0/8 .functor OR 1, L_0000013859e24c50, L_0000013859e26e10, L_0000013859e25d30, L_0000013859e27f90;
L_0000013859e1e3f0/0/12 .functor OR 1, L_0000013859e299d0, L_0000013859e28530, L_0000013859e29250, L_0000013859e285d0;
L_0000013859e1e3f0/0/16 .functor OR 1, L_0000013859e27770, L_0000013859e29a70, L_0000013859e28030, L_0000013859e283f0;
L_0000013859e1e3f0/0/20 .functor OR 1, L_0000013859e27b30, L_0000013859e279f0, L_0000013859e282b0, L_0000013859e280d0;
L_0000013859e1e3f0/0/24 .functor OR 1, L_0000013859e28670, L_0000013859e28cb0, L_0000013859e294d0, L_0000013859e278b0;
L_0000013859e1e3f0/0/28 .functor OR 1, L_0000013859e28170, L_0000013859e28350, L_0000013859e274f0, L_0000013859e27bd0;
L_0000013859e1e3f0/1/0 .functor OR 1, L_0000013859e1e3f0/0/0, L_0000013859e1e3f0/0/4, L_0000013859e1e3f0/0/8, L_0000013859e1e3f0/0/12;
L_0000013859e1e3f0/1/4 .functor OR 1, L_0000013859e1e3f0/0/16, L_0000013859e1e3f0/0/20, L_0000013859e1e3f0/0/24, L_0000013859e1e3f0/0/28;
L_0000013859e1e3f0 .functor NOR 1, L_0000013859e1e3f0/1/0, L_0000013859e1e3f0/1/4, C4<0>, C4<0>;
v0000013859d73790_0 .net *"_ivl_0", 0 0, L_0000013859e1e540;  1 drivers
v0000013859d73970_0 .net *"_ivl_101", 0 0, L_0000013859e25f10;  1 drivers
v0000013859d73f10_0 .net *"_ivl_102", 0 0, L_0000013859e1f810;  1 drivers
v0000013859d721b0_0 .net *"_ivl_105", 0 0, L_0000013859e27090;  1 drivers
v0000013859d73c90_0 .net *"_ivl_107", 0 0, L_0000013859e26c30;  1 drivers
v0000013859d72390_0 .net *"_ivl_108", 0 0, L_0000013859e1f3b0;  1 drivers
v0000013859d72f70_0 .net *"_ivl_11", 0 0, L_0000013859db0040;  1 drivers
v0000013859d71fd0_0 .net *"_ivl_111", 0 0, L_0000013859e26370;  1 drivers
v0000013859d73d30_0 .net *"_ivl_113", 0 0, L_0000013859e25fb0;  1 drivers
v0000013859d73470_0 .net *"_ivl_114", 0 0, L_0000013859e1f5e0;  1 drivers
v0000013859d73510_0 .net *"_ivl_117", 0 0, L_0000013859e24ed0;  1 drivers
v0000013859d73fb0_0 .net *"_ivl_119", 0 0, L_0000013859e265f0;  1 drivers
v0000013859d72610_0 .net *"_ivl_12", 0 0, L_0000013859e1fe30;  1 drivers
v0000013859d73ab0_0 .net *"_ivl_120", 0 0, L_0000013859e1fb90;  1 drivers
v0000013859d72250_0 .net *"_ivl_123", 0 0, L_0000013859e25150;  1 drivers
v0000013859d72070_0 .net *"_ivl_125", 0 0, L_0000013859e25dd0;  1 drivers
v0000013859d73830_0 .net *"_ivl_126", 0 0, L_0000013859e1e690;  1 drivers
v0000013859d72430_0 .net *"_ivl_129", 0 0, L_0000013859e271d0;  1 drivers
v0000013859d73290_0 .net *"_ivl_131", 0 0, L_0000013859e264b0;  1 drivers
v0000013859d726b0_0 .net *"_ivl_132", 0 0, L_0000013859e1e770;  1 drivers
v0000013859d72750_0 .net *"_ivl_135", 0 0, L_0000013859e26410;  1 drivers
v0000013859d735b0_0 .net *"_ivl_137", 0 0, L_0000013859e26ff0;  1 drivers
v0000013859d73010_0 .net *"_ivl_138", 0 0, L_0000013859e1f6c0;  1 drivers
v0000013859d740f0_0 .net *"_ivl_141", 0 0, L_0000013859e251f0;  1 drivers
v0000013859d72890_0 .net *"_ivl_143", 0 0, L_0000013859e27130;  1 drivers
v0000013859d74230_0 .net *"_ivl_144", 0 0, L_0000013859e1ef50;  1 drivers
v0000013859d71c10_0 .net *"_ivl_147", 0 0, L_0000013859e26550;  1 drivers
v0000013859d727f0_0 .net *"_ivl_149", 0 0, L_0000013859e25330;  1 drivers
v0000013859d73650_0 .net *"_ivl_15", 0 0, L_0000013859db1620;  1 drivers
v0000013859d72ed0_0 .net *"_ivl_150", 0 0, L_0000013859e1f730;  1 drivers
v0000013859d74190_0 .net *"_ivl_153", 0 0, L_0000013859e27270;  1 drivers
v0000013859d72e30_0 .net *"_ivl_155", 0 0, L_0000013859e26690;  1 drivers
v0000013859d736f0_0 .net *"_ivl_156", 0 0, L_0000013859e1f110;  1 drivers
v0000013859d731f0_0 .net *"_ivl_159", 0 0, L_0000013859e25650;  1 drivers
v0000013859d72930_0 .net *"_ivl_161", 0 0, L_0000013859e26cd0;  1 drivers
v0000013859d72d90_0 .net *"_ivl_162", 0 0, L_0000013859e1fc70;  1 drivers
v0000013859d73330_0 .net *"_ivl_165", 0 0, L_0000013859e25a10;  1 drivers
v0000013859d71ad0_0 .net *"_ivl_167", 0 0, L_0000013859e24bb0;  1 drivers
v0000013859d73b50_0 .net *"_ivl_168", 0 0, L_0000013859e1fce0;  1 drivers
v0000013859d730b0_0 .net *"_ivl_17", 0 0, L_0000013859daf820;  1 drivers
v0000013859d73150_0 .net *"_ivl_171", 0 0, L_0000013859e269b0;  1 drivers
v0000013859d729d0_0 .net *"_ivl_173", 0 0, L_0000013859e26d70;  1 drivers
v0000013859d72b10_0 .net *"_ivl_174", 0 0, L_0000013859e1ff10;  1 drivers
v0000013859d733d0_0 .net *"_ivl_177", 0 0, L_0000013859e26730;  1 drivers
v0000013859d71b70_0 .net *"_ivl_179", 0 0, L_0000013859e25b50;  1 drivers
v0000013859d72bb0_0 .net *"_ivl_18", 0 0, L_0000013859e1e5b0;  1 drivers
v0000013859d71cb0_0 .net *"_ivl_180", 0 0, L_0000013859e1e380;  1 drivers
v0000013859d71e90_0 .net *"_ivl_183", 0 0, L_0000013859e253d0;  1 drivers
v0000013859d71f30_0 .net *"_ivl_185", 0 0, L_0000013859e25470;  1 drivers
v0000013859d75130_0 .net *"_ivl_186", 0 0, L_0000013859e1ed20;  1 drivers
v0000013859d758b0_0 .net *"_ivl_190", 0 0, L_0000013859e26eb0;  1 drivers
v0000013859d756d0_0 .net *"_ivl_192", 0 0, L_0000013859e26af0;  1 drivers
v0000013859d75810_0 .net *"_ivl_194", 0 0, L_0000013859e256f0;  1 drivers
v0000013859d74730_0 .net *"_ivl_196", 0 0, L_0000013859e26a50;  1 drivers
v0000013859d754f0_0 .net *"_ivl_198", 0 0, L_0000013859e26f50;  1 drivers
v0000013859d74b90_0 .net *"_ivl_200", 0 0, L_0000013859e267d0;  1 drivers
v0000013859d74910_0 .net *"_ivl_202", 0 0, L_0000013859e26b90;  1 drivers
v0000013859d74c30_0 .net *"_ivl_204", 0 0, L_0000013859e24f70;  1 drivers
v0000013859d751d0_0 .net *"_ivl_206", 0 0, L_0000013859e25010;  1 drivers
v0000013859d74cd0_0 .net *"_ivl_208", 0 0, L_0000013859e25c90;  1 drivers
v0000013859d75270_0 .net *"_ivl_21", 0 0, L_0000013859daf8c0;  1 drivers
v0000013859d75310_0 .net *"_ivl_210", 0 0, L_0000013859e24c50;  1 drivers
v0000013859d75950_0 .net *"_ivl_212", 0 0, L_0000013859e26e10;  1 drivers
v0000013859d74870_0 .net *"_ivl_214", 0 0, L_0000013859e25d30;  1 drivers
v0000013859d75590_0 .net *"_ivl_216", 0 0, L_0000013859e27f90;  1 drivers
v0000013859d745f0_0 .net *"_ivl_218", 0 0, L_0000013859e299d0;  1 drivers
v0000013859d74690_0 .net *"_ivl_220", 0 0, L_0000013859e28530;  1 drivers
v0000013859d753b0_0 .net *"_ivl_222", 0 0, L_0000013859e29250;  1 drivers
v0000013859d75090_0 .net *"_ivl_224", 0 0, L_0000013859e285d0;  1 drivers
v0000013859d74410_0 .net *"_ivl_226", 0 0, L_0000013859e27770;  1 drivers
v0000013859d74e10_0 .net *"_ivl_228", 0 0, L_0000013859e29a70;  1 drivers
v0000013859d74370_0 .net *"_ivl_23", 0 0, L_0000013859db00e0;  1 drivers
v0000013859d744b0_0 .net *"_ivl_230", 0 0, L_0000013859e28030;  1 drivers
v0000013859d747d0_0 .net *"_ivl_232", 0 0, L_0000013859e283f0;  1 drivers
v0000013859d75450_0 .net *"_ivl_234", 0 0, L_0000013859e27b30;  1 drivers
v0000013859d75770_0 .net *"_ivl_236", 0 0, L_0000013859e279f0;  1 drivers
v0000013859d749b0_0 .net *"_ivl_238", 0 0, L_0000013859e282b0;  1 drivers
v0000013859d75630_0 .net *"_ivl_24", 0 0, L_0000013859e1fdc0;  1 drivers
v0000013859d74a50_0 .net *"_ivl_240", 0 0, L_0000013859e280d0;  1 drivers
v0000013859d74af0_0 .net *"_ivl_242", 0 0, L_0000013859e28670;  1 drivers
v0000013859d74d70_0 .net *"_ivl_244", 0 0, L_0000013859e28cb0;  1 drivers
v0000013859d742d0_0 .net *"_ivl_246", 0 0, L_0000013859e294d0;  1 drivers
v0000013859d74550_0 .net *"_ivl_248", 0 0, L_0000013859e278b0;  1 drivers
v0000013859d74eb0_0 .net *"_ivl_250", 0 0, L_0000013859e28170;  1 drivers
v0000013859d74f50_0 .net *"_ivl_252", 0 0, L_0000013859e28350;  1 drivers
v0000013859d74ff0_0 .net *"_ivl_254", 0 0, L_0000013859e274f0;  1 drivers
v0000013859c977c0_0 .net *"_ivl_256", 0 0, L_0000013859e27bd0;  1 drivers
v0000013859d76bc0_0 .net *"_ivl_27", 0 0, L_0000013859dafa00;  1 drivers
v0000013859d77020_0 .net *"_ivl_29", 0 0, L_0000013859db0180;  1 drivers
v0000013859d77520_0 .net *"_ivl_3", 0 0, L_0000013859db1bc0;  1 drivers
v0000013859d76e40_0 .net *"_ivl_30", 0 0, L_0000013859e1f340;  1 drivers
v0000013859d76d00_0 .net *"_ivl_33", 0 0, L_0000013859db0220;  1 drivers
v0000013859d76080_0 .net *"_ivl_35", 0 0, L_0000013859db0680;  1 drivers
v0000013859d761c0_0 .net *"_ivl_36", 0 0, L_0000013859e1f650;  1 drivers
v0000013859d772a0_0 .net *"_ivl_39", 0 0, L_0000013859e25830;  1 drivers
v0000013859d77980_0 .net *"_ivl_41", 0 0, L_0000013859e260f0;  1 drivers
v0000013859d766c0_0 .net *"_ivl_42", 0 0, L_0000013859e1ee00;  1 drivers
v0000013859d76f80_0 .net *"_ivl_45", 0 0, L_0000013859e258d0;  1 drivers
v0000013859d76580_0 .net *"_ivl_47", 0 0, L_0000013859e24cf0;  1 drivers
v0000013859d77fc0_0 .net *"_ivl_48", 0 0, L_0000013859e1e930;  1 drivers
v0000013859d77480_0 .net *"_ivl_5", 0 0, L_0000013859db1c60;  1 drivers
v0000013859d78060_0 .net *"_ivl_51", 0 0, L_0000013859e262d0;  1 drivers
v0000013859d77de0_0 .net *"_ivl_53", 0 0, L_0000013859e27310;  1 drivers
v0000013859d78100_0 .net *"_ivl_54", 0 0, L_0000013859e1f1f0;  1 drivers
v0000013859d76300_0 .net *"_ivl_57", 0 0, L_0000013859e24d90;  1 drivers
v0000013859d77a20_0 .net *"_ivl_59", 0 0, L_0000013859e25510;  1 drivers
v0000013859d769e0_0 .net *"_ivl_6", 0 0, L_0000013859e1fea0;  1 drivers
v0000013859d76620_0 .net *"_ivl_60", 0 0, L_0000013859e1f180;  1 drivers
v0000013859d76440_0 .net *"_ivl_63", 0 0, L_0000013859e24e30;  1 drivers
v0000013859d77ac0_0 .net *"_ivl_65", 0 0, L_0000013859e26910;  1 drivers
v0000013859d76c60_0 .net *"_ivl_66", 0 0, L_0000013859e1e620;  1 drivers
v0000013859d76da0_0 .net *"_ivl_69", 0 0, L_0000013859e26230;  1 drivers
v0000013859d781a0_0 .net *"_ivl_71", 0 0, L_0000013859e25e70;  1 drivers
v0000013859d763a0_0 .net *"_ivl_72", 0 0, L_0000013859e1f2d0;  1 drivers
v0000013859d77340_0 .net *"_ivl_75", 0 0, L_0000013859e26870;  1 drivers
v0000013859d76760_0 .net *"_ivl_77", 0 0, L_0000013859e25bf0;  1 drivers
v0000013859d75fe0_0 .net *"_ivl_78", 0 0, L_0000013859e1f9d0;  1 drivers
v0000013859d76ee0_0 .net *"_ivl_81", 0 0, L_0000013859e26050;  1 drivers
v0000013859d775c0_0 .net *"_ivl_83", 0 0, L_0000013859e25290;  1 drivers
v0000013859d764e0_0 .net *"_ivl_84", 0 0, L_0000013859e1f570;  1 drivers
v0000013859d76120_0 .net *"_ivl_87", 0 0, L_0000013859e25ab0;  1 drivers
v0000013859d77b60_0 .net *"_ivl_89", 0 0, L_0000013859e25790;  1 drivers
v0000013859d773e0_0 .net *"_ivl_9", 0 0, L_0000013859db1f80;  1 drivers
v0000013859d77c00_0 .net *"_ivl_90", 0 0, L_0000013859e1f030;  1 drivers
v0000013859d77e80_0 .net *"_ivl_93", 0 0, L_0000013859e250b0;  1 drivers
v0000013859d76260_0 .net *"_ivl_95", 0 0, L_0000013859e25970;  1 drivers
v0000013859d777a0_0 .net *"_ivl_96", 0 0, L_0000013859e1eee0;  1 drivers
v0000013859d77660_0 .net *"_ivl_99", 0 0, L_0000013859e26190;  1 drivers
v0000013859d75d60_0 .net "a", 31 0, v0000013859d850f0_0;  alias, 1 drivers
v0000013859d75e00_0 .net "b", 31 0, v0000013859d84d30_0;  alias, 1 drivers
v0000013859d76940_0 .net "out", 0 0, L_0000013859e1e3f0;  alias, 1 drivers
v0000013859d76800_0 .net "temp", 31 0, L_0000013859e255b0;  1 drivers
L_0000013859db1bc0 .part v0000013859d850f0_0, 0, 1;
L_0000013859db1c60 .part v0000013859d84d30_0, 0, 1;
L_0000013859db1f80 .part v0000013859d850f0_0, 1, 1;
L_0000013859db0040 .part v0000013859d84d30_0, 1, 1;
L_0000013859db1620 .part v0000013859d850f0_0, 2, 1;
L_0000013859daf820 .part v0000013859d84d30_0, 2, 1;
L_0000013859daf8c0 .part v0000013859d850f0_0, 3, 1;
L_0000013859db00e0 .part v0000013859d84d30_0, 3, 1;
L_0000013859dafa00 .part v0000013859d850f0_0, 4, 1;
L_0000013859db0180 .part v0000013859d84d30_0, 4, 1;
L_0000013859db0220 .part v0000013859d850f0_0, 5, 1;
L_0000013859db0680 .part v0000013859d84d30_0, 5, 1;
L_0000013859e25830 .part v0000013859d850f0_0, 6, 1;
L_0000013859e260f0 .part v0000013859d84d30_0, 6, 1;
L_0000013859e258d0 .part v0000013859d850f0_0, 7, 1;
L_0000013859e24cf0 .part v0000013859d84d30_0, 7, 1;
L_0000013859e262d0 .part v0000013859d850f0_0, 8, 1;
L_0000013859e27310 .part v0000013859d84d30_0, 8, 1;
L_0000013859e24d90 .part v0000013859d850f0_0, 9, 1;
L_0000013859e25510 .part v0000013859d84d30_0, 9, 1;
L_0000013859e24e30 .part v0000013859d850f0_0, 10, 1;
L_0000013859e26910 .part v0000013859d84d30_0, 10, 1;
L_0000013859e26230 .part v0000013859d850f0_0, 11, 1;
L_0000013859e25e70 .part v0000013859d84d30_0, 11, 1;
L_0000013859e26870 .part v0000013859d850f0_0, 12, 1;
L_0000013859e25bf0 .part v0000013859d84d30_0, 12, 1;
L_0000013859e26050 .part v0000013859d850f0_0, 13, 1;
L_0000013859e25290 .part v0000013859d84d30_0, 13, 1;
L_0000013859e25ab0 .part v0000013859d850f0_0, 14, 1;
L_0000013859e25790 .part v0000013859d84d30_0, 14, 1;
L_0000013859e250b0 .part v0000013859d850f0_0, 15, 1;
L_0000013859e25970 .part v0000013859d84d30_0, 15, 1;
L_0000013859e26190 .part v0000013859d850f0_0, 16, 1;
L_0000013859e25f10 .part v0000013859d84d30_0, 16, 1;
L_0000013859e27090 .part v0000013859d850f0_0, 17, 1;
L_0000013859e26c30 .part v0000013859d84d30_0, 17, 1;
L_0000013859e26370 .part v0000013859d850f0_0, 18, 1;
L_0000013859e25fb0 .part v0000013859d84d30_0, 18, 1;
L_0000013859e24ed0 .part v0000013859d850f0_0, 19, 1;
L_0000013859e265f0 .part v0000013859d84d30_0, 19, 1;
L_0000013859e25150 .part v0000013859d850f0_0, 20, 1;
L_0000013859e25dd0 .part v0000013859d84d30_0, 20, 1;
L_0000013859e271d0 .part v0000013859d850f0_0, 21, 1;
L_0000013859e264b0 .part v0000013859d84d30_0, 21, 1;
L_0000013859e26410 .part v0000013859d850f0_0, 22, 1;
L_0000013859e26ff0 .part v0000013859d84d30_0, 22, 1;
L_0000013859e251f0 .part v0000013859d850f0_0, 23, 1;
L_0000013859e27130 .part v0000013859d84d30_0, 23, 1;
L_0000013859e26550 .part v0000013859d850f0_0, 24, 1;
L_0000013859e25330 .part v0000013859d84d30_0, 24, 1;
L_0000013859e27270 .part v0000013859d850f0_0, 25, 1;
L_0000013859e26690 .part v0000013859d84d30_0, 25, 1;
L_0000013859e25650 .part v0000013859d850f0_0, 26, 1;
L_0000013859e26cd0 .part v0000013859d84d30_0, 26, 1;
L_0000013859e25a10 .part v0000013859d850f0_0, 27, 1;
L_0000013859e24bb0 .part v0000013859d84d30_0, 27, 1;
L_0000013859e269b0 .part v0000013859d850f0_0, 28, 1;
L_0000013859e26d70 .part v0000013859d84d30_0, 28, 1;
L_0000013859e26730 .part v0000013859d850f0_0, 29, 1;
L_0000013859e25b50 .part v0000013859d84d30_0, 29, 1;
L_0000013859e253d0 .part v0000013859d850f0_0, 30, 1;
L_0000013859e25470 .part v0000013859d84d30_0, 30, 1;
LS_0000013859e255b0_0_0 .concat8 [ 1 1 1 1], L_0000013859e1e540, L_0000013859e1fea0, L_0000013859e1fe30, L_0000013859e1e5b0;
LS_0000013859e255b0_0_4 .concat8 [ 1 1 1 1], L_0000013859e1fdc0, L_0000013859e1f340, L_0000013859e1f650, L_0000013859e1ee00;
LS_0000013859e255b0_0_8 .concat8 [ 1 1 1 1], L_0000013859e1e930, L_0000013859e1f1f0, L_0000013859e1f180, L_0000013859e1e620;
LS_0000013859e255b0_0_12 .concat8 [ 1 1 1 1], L_0000013859e1f2d0, L_0000013859e1f9d0, L_0000013859e1f570, L_0000013859e1f030;
LS_0000013859e255b0_0_16 .concat8 [ 1 1 1 1], L_0000013859e1eee0, L_0000013859e1f810, L_0000013859e1f3b0, L_0000013859e1f5e0;
LS_0000013859e255b0_0_20 .concat8 [ 1 1 1 1], L_0000013859e1fb90, L_0000013859e1e690, L_0000013859e1e770, L_0000013859e1f6c0;
LS_0000013859e255b0_0_24 .concat8 [ 1 1 1 1], L_0000013859e1ef50, L_0000013859e1f730, L_0000013859e1f110, L_0000013859e1fc70;
LS_0000013859e255b0_0_28 .concat8 [ 1 1 1 1], L_0000013859e1fce0, L_0000013859e1ff10, L_0000013859e1e380, L_0000013859e1ed20;
LS_0000013859e255b0_1_0 .concat8 [ 4 4 4 4], LS_0000013859e255b0_0_0, LS_0000013859e255b0_0_4, LS_0000013859e255b0_0_8, LS_0000013859e255b0_0_12;
LS_0000013859e255b0_1_4 .concat8 [ 4 4 4 4], LS_0000013859e255b0_0_16, LS_0000013859e255b0_0_20, LS_0000013859e255b0_0_24, LS_0000013859e255b0_0_28;
L_0000013859e255b0 .concat8 [ 16 16 0 0], LS_0000013859e255b0_1_0, LS_0000013859e255b0_1_4;
L_0000013859e26eb0 .part v0000013859d850f0_0, 31, 1;
L_0000013859e26af0 .part v0000013859d84d30_0, 31, 1;
L_0000013859e256f0 .part L_0000013859e255b0, 0, 1;
L_0000013859e26a50 .part L_0000013859e255b0, 1, 1;
L_0000013859e26f50 .part L_0000013859e255b0, 2, 1;
L_0000013859e267d0 .part L_0000013859e255b0, 3, 1;
L_0000013859e26b90 .part L_0000013859e255b0, 4, 1;
L_0000013859e24f70 .part L_0000013859e255b0, 5, 1;
L_0000013859e25010 .part L_0000013859e255b0, 6, 1;
L_0000013859e25c90 .part L_0000013859e255b0, 7, 1;
L_0000013859e24c50 .part L_0000013859e255b0, 8, 1;
L_0000013859e26e10 .part L_0000013859e255b0, 9, 1;
L_0000013859e25d30 .part L_0000013859e255b0, 10, 1;
L_0000013859e27f90 .part L_0000013859e255b0, 11, 1;
L_0000013859e299d0 .part L_0000013859e255b0, 12, 1;
L_0000013859e28530 .part L_0000013859e255b0, 13, 1;
L_0000013859e29250 .part L_0000013859e255b0, 14, 1;
L_0000013859e285d0 .part L_0000013859e255b0, 15, 1;
L_0000013859e27770 .part L_0000013859e255b0, 16, 1;
L_0000013859e29a70 .part L_0000013859e255b0, 17, 1;
L_0000013859e28030 .part L_0000013859e255b0, 18, 1;
L_0000013859e283f0 .part L_0000013859e255b0, 19, 1;
L_0000013859e27b30 .part L_0000013859e255b0, 20, 1;
L_0000013859e279f0 .part L_0000013859e255b0, 21, 1;
L_0000013859e282b0 .part L_0000013859e255b0, 22, 1;
L_0000013859e280d0 .part L_0000013859e255b0, 23, 1;
L_0000013859e28670 .part L_0000013859e255b0, 24, 1;
L_0000013859e28cb0 .part L_0000013859e255b0, 25, 1;
L_0000013859e294d0 .part L_0000013859e255b0, 26, 1;
L_0000013859e278b0 .part L_0000013859e255b0, 27, 1;
L_0000013859e28170 .part L_0000013859e255b0, 28, 1;
L_0000013859e28350 .part L_0000013859e255b0, 29, 1;
L_0000013859e274f0 .part L_0000013859e255b0, 30, 1;
L_0000013859e27bd0 .part L_0000013859e255b0, 31, 1;
S_0000013859aa8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000013859aa9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000013859cfbc20 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000013859e1fd50 .functor NOT 1, L_0000013859dafc80, C4<0>, C4<0>, C4<0>;
v0000013859d77700_0 .net "A", 31 0, v0000013859d850f0_0;  alias, 1 drivers
v0000013859d77840_0 .net "ALUOP", 3 0, v0000013859d75cc0_0;  alias, 1 drivers
v0000013859d778e0_0 .net "B", 31 0, v0000013859d84d30_0;  alias, 1 drivers
v0000013859d77200_0 .var "CF", 0 0;
v0000013859d770c0_0 .net "ZF", 0 0, L_0000013859e1fd50;  alias, 1 drivers
v0000013859d75c20_0 .net *"_ivl_1", 0 0, L_0000013859dafc80;  1 drivers
v0000013859d77160_0 .var "res", 31 0;
E_0000013859cfc320 .event anyedge, v0000013859d77840_0, v0000013859d75d60_0, v0000013859d75e00_0, v0000013859d77200_0;
L_0000013859dafc80 .reduce/or v0000013859d77160_0;
S_0000013859aa8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000013859aa9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000013859d7a2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d7a2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d7a310 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d7a348 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d7a380 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d7a3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d7a3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d7a428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d7a460 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d7a498 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d7a4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d7a508 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d7a540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d7a578 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d7a5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d7a5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d7a620 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d7a658 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d7a690 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d7a6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d7a700 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d7a738 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d7a770 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d7a7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d7a7e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859d75cc0_0 .var "ALU_OP", 3 0;
v0000013859d75ea0_0 .net "opcode", 11 0, v0000013859d854b0_0;  alias, 1 drivers
E_0000013859cfc460 .event anyedge, v0000013859c802a0_0;
S_0000013859aed8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000013859d82350_0 .net "EX1_forward_to_B", 31 0, v0000013859d83890_0;  alias, 1 drivers
v0000013859d81ef0_0 .net "EX_PFC", 31 0, v0000013859d823f0_0;  alias, 1 drivers
v0000013859d82170_0 .net "EX_PFC_to_IF", 31 0, L_0000013859db1ee0;  alias, 1 drivers
v0000013859d83e30_0 .net "alu_selA", 1 0, L_0000013859db2f20;  alias, 1 drivers
v0000013859d82530_0 .net "alu_selB", 1 0, L_0000013859db4f00;  alias, 1 drivers
v0000013859d81c70_0 .net "ex_haz", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859d837f0_0 .net "id_haz", 31 0, L_0000013859db14e0;  alias, 1 drivers
v0000013859d834d0_0 .net "is_jr", 0 0, v0000013859d83a70_0;  alias, 1 drivers
v0000013859d82210_0 .net "mem_haz", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
v0000013859d81db0_0 .net "oper1", 31 0, L_0000013859db6c90;  alias, 1 drivers
v0000013859d83930_0 .net "oper2", 31 0, L_0000013859e1f490;  alias, 1 drivers
v0000013859d831b0_0 .net "pc", 31 0, v0000013859d839d0_0;  alias, 1 drivers
v0000013859d83750_0 .net "rs1", 31 0, v0000013859d83ed0_0;  alias, 1 drivers
v0000013859d83c50_0 .net "rs2_in", 31 0, v0000013859d832f0_0;  alias, 1 drivers
v0000013859d82030_0 .net "rs2_out", 31 0, L_0000013859e1ecb0;  alias, 1 drivers
v0000013859d83570_0 .net "store_rs2_forward", 1 0, L_0000013859db4be0;  alias, 1 drivers
L_0000013859db1ee0 .functor MUXZ 32, v0000013859d823f0_0, L_0000013859db6c90, v0000013859d83a70_0, C4<>;
S_0000013859aeda30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000013859aed8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000013859cfc6a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000013859db6360 .functor NOT 1, L_0000013859db0900, C4<0>, C4<0>, C4<0>;
L_0000013859db6980 .functor NOT 1, L_0000013859db02c0, C4<0>, C4<0>, C4<0>;
L_0000013859db6910 .functor NOT 1, L_0000013859db1120, C4<0>, C4<0>, C4<0>;
L_0000013859db69f0 .functor NOT 1, L_0000013859db0ae0, C4<0>, C4<0>, C4<0>;
L_0000013859db59c0 .functor AND 32, L_0000013859db5870, v0000013859d83ed0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db5a30 .functor AND 32, L_0000013859db6520, L_0000013859e3b1d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db5b10 .functor OR 32, L_0000013859db59c0, L_0000013859db5a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859db6f30 .functor AND 32, L_0000013859db58e0, v0000013859d72cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db6c20 .functor OR 32, L_0000013859db5b10, L_0000013859db6f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859db6d00 .functor AND 32, L_0000013859db5950, L_0000013859db14e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db6c90 .functor OR 32, L_0000013859db6c20, L_0000013859db6d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859d78880_0 .net *"_ivl_1", 0 0, L_0000013859db0900;  1 drivers
v0000013859d791e0_0 .net *"_ivl_13", 0 0, L_0000013859db1120;  1 drivers
v0000013859d78920_0 .net *"_ivl_14", 0 0, L_0000013859db6910;  1 drivers
v0000013859d789c0_0 .net *"_ivl_19", 0 0, L_0000013859db1300;  1 drivers
v0000013859d79280_0 .net *"_ivl_2", 0 0, L_0000013859db6360;  1 drivers
v0000013859d7daf0_0 .net *"_ivl_23", 0 0, L_0000013859dafd20;  1 drivers
v0000013859d7d5f0_0 .net *"_ivl_27", 0 0, L_0000013859db0ae0;  1 drivers
v0000013859d7c330_0 .net *"_ivl_28", 0 0, L_0000013859db69f0;  1 drivers
v0000013859d7ba70_0 .net *"_ivl_33", 0 0, L_0000013859db11c0;  1 drivers
v0000013859d7c0b0_0 .net *"_ivl_37", 0 0, L_0000013859db0720;  1 drivers
v0000013859d7c650_0 .net *"_ivl_40", 31 0, L_0000013859db59c0;  1 drivers
v0000013859d7c010_0 .net *"_ivl_42", 31 0, L_0000013859db5a30;  1 drivers
v0000013859d7d870_0 .net *"_ivl_44", 31 0, L_0000013859db5b10;  1 drivers
v0000013859d7d4b0_0 .net *"_ivl_46", 31 0, L_0000013859db6f30;  1 drivers
v0000013859d7cd30_0 .net *"_ivl_48", 31 0, L_0000013859db6c20;  1 drivers
v0000013859d7c3d0_0 .net *"_ivl_50", 31 0, L_0000013859db6d00;  1 drivers
v0000013859d7bb10_0 .net *"_ivl_7", 0 0, L_0000013859db02c0;  1 drivers
v0000013859d7d690_0 .net *"_ivl_8", 0 0, L_0000013859db6980;  1 drivers
v0000013859d7db90_0 .net "ina", 31 0, v0000013859d83ed0_0;  alias, 1 drivers
v0000013859d7be30_0 .net "inb", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
v0000013859d7d730_0 .net "inc", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859d7bf70_0 .net "ind", 31 0, L_0000013859db14e0;  alias, 1 drivers
v0000013859d7c470_0 .net "out", 31 0, L_0000013859db6c90;  alias, 1 drivers
v0000013859d7c6f0_0 .net "s0", 31 0, L_0000013859db5870;  1 drivers
v0000013859d7d550_0 .net "s1", 31 0, L_0000013859db6520;  1 drivers
v0000013859d7d0f0_0 .net "s2", 31 0, L_0000013859db58e0;  1 drivers
v0000013859d7dcd0_0 .net "s3", 31 0, L_0000013859db5950;  1 drivers
v0000013859d7b930_0 .net "sel", 1 0, L_0000013859db2f20;  alias, 1 drivers
L_0000013859db0900 .part L_0000013859db2f20, 1, 1;
LS_0000013859db1760_0_0 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_4 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_8 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_12 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_16 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_20 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_24 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_0_28 .concat [ 1 1 1 1], L_0000013859db6360, L_0000013859db6360, L_0000013859db6360, L_0000013859db6360;
LS_0000013859db1760_1_0 .concat [ 4 4 4 4], LS_0000013859db1760_0_0, LS_0000013859db1760_0_4, LS_0000013859db1760_0_8, LS_0000013859db1760_0_12;
LS_0000013859db1760_1_4 .concat [ 4 4 4 4], LS_0000013859db1760_0_16, LS_0000013859db1760_0_20, LS_0000013859db1760_0_24, LS_0000013859db1760_0_28;
L_0000013859db1760 .concat [ 16 16 0 0], LS_0000013859db1760_1_0, LS_0000013859db1760_1_4;
L_0000013859db02c0 .part L_0000013859db2f20, 0, 1;
LS_0000013859dafdc0_0_0 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_4 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_8 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_12 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_16 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_20 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_24 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_0_28 .concat [ 1 1 1 1], L_0000013859db6980, L_0000013859db6980, L_0000013859db6980, L_0000013859db6980;
LS_0000013859dafdc0_1_0 .concat [ 4 4 4 4], LS_0000013859dafdc0_0_0, LS_0000013859dafdc0_0_4, LS_0000013859dafdc0_0_8, LS_0000013859dafdc0_0_12;
LS_0000013859dafdc0_1_4 .concat [ 4 4 4 4], LS_0000013859dafdc0_0_16, LS_0000013859dafdc0_0_20, LS_0000013859dafdc0_0_24, LS_0000013859dafdc0_0_28;
L_0000013859dafdc0 .concat [ 16 16 0 0], LS_0000013859dafdc0_1_0, LS_0000013859dafdc0_1_4;
L_0000013859db1120 .part L_0000013859db2f20, 1, 1;
LS_0000013859db1800_0_0 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_4 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_8 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_12 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_16 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_20 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_24 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_0_28 .concat [ 1 1 1 1], L_0000013859db6910, L_0000013859db6910, L_0000013859db6910, L_0000013859db6910;
LS_0000013859db1800_1_0 .concat [ 4 4 4 4], LS_0000013859db1800_0_0, LS_0000013859db1800_0_4, LS_0000013859db1800_0_8, LS_0000013859db1800_0_12;
LS_0000013859db1800_1_4 .concat [ 4 4 4 4], LS_0000013859db1800_0_16, LS_0000013859db1800_0_20, LS_0000013859db1800_0_24, LS_0000013859db1800_0_28;
L_0000013859db1800 .concat [ 16 16 0 0], LS_0000013859db1800_1_0, LS_0000013859db1800_1_4;
L_0000013859db1300 .part L_0000013859db2f20, 0, 1;
LS_0000013859db1580_0_0 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_4 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_8 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_12 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_16 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_20 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_24 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_0_28 .concat [ 1 1 1 1], L_0000013859db1300, L_0000013859db1300, L_0000013859db1300, L_0000013859db1300;
LS_0000013859db1580_1_0 .concat [ 4 4 4 4], LS_0000013859db1580_0_0, LS_0000013859db1580_0_4, LS_0000013859db1580_0_8, LS_0000013859db1580_0_12;
LS_0000013859db1580_1_4 .concat [ 4 4 4 4], LS_0000013859db1580_0_16, LS_0000013859db1580_0_20, LS_0000013859db1580_0_24, LS_0000013859db1580_0_28;
L_0000013859db1580 .concat [ 16 16 0 0], LS_0000013859db1580_1_0, LS_0000013859db1580_1_4;
L_0000013859dafd20 .part L_0000013859db2f20, 1, 1;
LS_0000013859db0a40_0_0 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_4 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_8 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_12 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_16 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_20 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_24 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_0_28 .concat [ 1 1 1 1], L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20, L_0000013859dafd20;
LS_0000013859db0a40_1_0 .concat [ 4 4 4 4], LS_0000013859db0a40_0_0, LS_0000013859db0a40_0_4, LS_0000013859db0a40_0_8, LS_0000013859db0a40_0_12;
LS_0000013859db0a40_1_4 .concat [ 4 4 4 4], LS_0000013859db0a40_0_16, LS_0000013859db0a40_0_20, LS_0000013859db0a40_0_24, LS_0000013859db0a40_0_28;
L_0000013859db0a40 .concat [ 16 16 0 0], LS_0000013859db0a40_1_0, LS_0000013859db0a40_1_4;
L_0000013859db0ae0 .part L_0000013859db2f20, 0, 1;
LS_0000013859db0360_0_0 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_4 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_8 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_12 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_16 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_20 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_24 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_0_28 .concat [ 1 1 1 1], L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0, L_0000013859db69f0;
LS_0000013859db0360_1_0 .concat [ 4 4 4 4], LS_0000013859db0360_0_0, LS_0000013859db0360_0_4, LS_0000013859db0360_0_8, LS_0000013859db0360_0_12;
LS_0000013859db0360_1_4 .concat [ 4 4 4 4], LS_0000013859db0360_0_16, LS_0000013859db0360_0_20, LS_0000013859db0360_0_24, LS_0000013859db0360_0_28;
L_0000013859db0360 .concat [ 16 16 0 0], LS_0000013859db0360_1_0, LS_0000013859db0360_1_4;
L_0000013859db11c0 .part L_0000013859db2f20, 1, 1;
LS_0000013859db1080_0_0 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_4 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_8 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_12 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_16 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_20 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_24 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_0_28 .concat [ 1 1 1 1], L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0, L_0000013859db11c0;
LS_0000013859db1080_1_0 .concat [ 4 4 4 4], LS_0000013859db1080_0_0, LS_0000013859db1080_0_4, LS_0000013859db1080_0_8, LS_0000013859db1080_0_12;
LS_0000013859db1080_1_4 .concat [ 4 4 4 4], LS_0000013859db1080_0_16, LS_0000013859db1080_0_20, LS_0000013859db1080_0_24, LS_0000013859db1080_0_28;
L_0000013859db1080 .concat [ 16 16 0 0], LS_0000013859db1080_1_0, LS_0000013859db1080_1_4;
L_0000013859db0720 .part L_0000013859db2f20, 0, 1;
LS_0000013859db0400_0_0 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_4 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_8 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_12 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_16 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_20 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_24 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_0_28 .concat [ 1 1 1 1], L_0000013859db0720, L_0000013859db0720, L_0000013859db0720, L_0000013859db0720;
LS_0000013859db0400_1_0 .concat [ 4 4 4 4], LS_0000013859db0400_0_0, LS_0000013859db0400_0_4, LS_0000013859db0400_0_8, LS_0000013859db0400_0_12;
LS_0000013859db0400_1_4 .concat [ 4 4 4 4], LS_0000013859db0400_0_16, LS_0000013859db0400_0_20, LS_0000013859db0400_0_24, LS_0000013859db0400_0_28;
L_0000013859db0400 .concat [ 16 16 0 0], LS_0000013859db0400_1_0, LS_0000013859db0400_1_4;
S_0000013859ae0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000013859aeda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859db5870 .functor AND 32, L_0000013859db1760, L_0000013859dafdc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d79780_0 .net "in1", 31 0, L_0000013859db1760;  1 drivers
v0000013859d78a60_0 .net "in2", 31 0, L_0000013859dafdc0;  1 drivers
v0000013859d790a0_0 .net "out", 31 0, L_0000013859db5870;  alias, 1 drivers
S_0000013859ae0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000013859aeda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859db6520 .functor AND 32, L_0000013859db1800, L_0000013859db1580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d78380_0 .net "in1", 31 0, L_0000013859db1800;  1 drivers
v0000013859d78f60_0 .net "in2", 31 0, L_0000013859db1580;  1 drivers
v0000013859d795a0_0 .net "out", 31 0, L_0000013859db6520;  alias, 1 drivers
S_0000013859a8c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000013859aeda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859db58e0 .functor AND 32, L_0000013859db0a40, L_0000013859db0360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d78420_0 .net "in1", 31 0, L_0000013859db0a40;  1 drivers
v0000013859d79820_0 .net "in2", 31 0, L_0000013859db0360;  1 drivers
v0000013859d79000_0 .net "out", 31 0, L_0000013859db58e0;  alias, 1 drivers
S_0000013859d7ad20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000013859aeda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859db5950 .functor AND 32, L_0000013859db1080, L_0000013859db0400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d782e0_0 .net "in1", 31 0, L_0000013859db1080;  1 drivers
v0000013859d78560_0 .net "in2", 31 0, L_0000013859db0400;  1 drivers
v0000013859d78600_0 .net "out", 31 0, L_0000013859db5950;  alias, 1 drivers
S_0000013859d7aeb0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000013859aed8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000013859cfc0e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000013859db6de0 .functor NOT 1, L_0000013859db16c0, C4<0>, C4<0>, C4<0>;
L_0000013859db6e50 .functor NOT 1, L_0000013859dafaa0, C4<0>, C4<0>, C4<0>;
L_0000013859cf1c30 .functor NOT 1, L_0000013859db0860, C4<0>, C4<0>, C4<0>;
L_0000013859e1fa40 .functor NOT 1, L_0000013859daff00, C4<0>, C4<0>, C4<0>;
L_0000013859e1e4d0 .functor AND 32, L_0000013859db6d70, v0000013859d83890_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1f420 .functor AND 32, L_0000013859db6ec0, L_0000013859e3b1d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1f8f0 .functor OR 32, L_0000013859e1e4d0, L_0000013859e1f420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859e1e700 .functor AND 32, L_0000013859e1ebd0, v0000013859d72cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1ed90 .functor OR 32, L_0000013859e1f8f0, L_0000013859e1e700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859e1f260 .functor AND 32, L_0000013859e1e460, L_0000013859db14e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1f490 .functor OR 32, L_0000013859e1ed90, L_0000013859e1f260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859d7d910_0 .net *"_ivl_1", 0 0, L_0000013859db16c0;  1 drivers
v0000013859d7c1f0_0 .net *"_ivl_13", 0 0, L_0000013859db0860;  1 drivers
v0000013859d7dc30_0 .net *"_ivl_14", 0 0, L_0000013859cf1c30;  1 drivers
v0000013859d7ca10_0 .net *"_ivl_19", 0 0, L_0000013859db0d60;  1 drivers
v0000013859d7c8d0_0 .net *"_ivl_2", 0 0, L_0000013859db6de0;  1 drivers
v0000013859d7de10_0 .net *"_ivl_23", 0 0, L_0000013859db1da0;  1 drivers
v0000013859d7deb0_0 .net *"_ivl_27", 0 0, L_0000013859daff00;  1 drivers
v0000013859d7cbf0_0 .net *"_ivl_28", 0 0, L_0000013859e1fa40;  1 drivers
v0000013859d7bbb0_0 .net *"_ivl_33", 0 0, L_0000013859db1940;  1 drivers
v0000013859d7bc50_0 .net *"_ivl_37", 0 0, L_0000013859db0c20;  1 drivers
v0000013859d7cc90_0 .net *"_ivl_40", 31 0, L_0000013859e1e4d0;  1 drivers
v0000013859d7c290_0 .net *"_ivl_42", 31 0, L_0000013859e1f420;  1 drivers
v0000013859d7df50_0 .net *"_ivl_44", 31 0, L_0000013859e1f8f0;  1 drivers
v0000013859d7c790_0 .net *"_ivl_46", 31 0, L_0000013859e1e700;  1 drivers
v0000013859d7cfb0_0 .net *"_ivl_48", 31 0, L_0000013859e1ed90;  1 drivers
v0000013859d7c970_0 .net *"_ivl_50", 31 0, L_0000013859e1f260;  1 drivers
v0000013859d7bed0_0 .net *"_ivl_7", 0 0, L_0000013859dafaa0;  1 drivers
v0000013859d7cdd0_0 .net *"_ivl_8", 0 0, L_0000013859db6e50;  1 drivers
v0000013859d7d190_0 .net "ina", 31 0, v0000013859d83890_0;  alias, 1 drivers
v0000013859d7ce70_0 .net "inb", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
v0000013859d7bd90_0 .net "inc", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859d7cf10_0 .net "ind", 31 0, L_0000013859db14e0;  alias, 1 drivers
v0000013859d7dff0_0 .net "out", 31 0, L_0000013859e1f490;  alias, 1 drivers
v0000013859d7d2d0_0 .net "s0", 31 0, L_0000013859db6d70;  1 drivers
v0000013859d7d370_0 .net "s1", 31 0, L_0000013859db6ec0;  1 drivers
v0000013859d7d410_0 .net "s2", 31 0, L_0000013859e1ebd0;  1 drivers
v0000013859d7b890_0 .net "s3", 31 0, L_0000013859e1e460;  1 drivers
v0000013859d7b9d0_0 .net "sel", 1 0, L_0000013859db4f00;  alias, 1 drivers
L_0000013859db16c0 .part L_0000013859db4f00, 1, 1;
LS_0000013859db0b80_0_0 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_4 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_8 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_12 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_16 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_20 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_24 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_0_28 .concat [ 1 1 1 1], L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0, L_0000013859db6de0;
LS_0000013859db0b80_1_0 .concat [ 4 4 4 4], LS_0000013859db0b80_0_0, LS_0000013859db0b80_0_4, LS_0000013859db0b80_0_8, LS_0000013859db0b80_0_12;
LS_0000013859db0b80_1_4 .concat [ 4 4 4 4], LS_0000013859db0b80_0_16, LS_0000013859db0b80_0_20, LS_0000013859db0b80_0_24, LS_0000013859db0b80_0_28;
L_0000013859db0b80 .concat [ 16 16 0 0], LS_0000013859db0b80_1_0, LS_0000013859db0b80_1_4;
L_0000013859dafaa0 .part L_0000013859db4f00, 0, 1;
LS_0000013859db04a0_0_0 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_4 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_8 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_12 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_16 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_20 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_24 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_0_28 .concat [ 1 1 1 1], L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50, L_0000013859db6e50;
LS_0000013859db04a0_1_0 .concat [ 4 4 4 4], LS_0000013859db04a0_0_0, LS_0000013859db04a0_0_4, LS_0000013859db04a0_0_8, LS_0000013859db04a0_0_12;
LS_0000013859db04a0_1_4 .concat [ 4 4 4 4], LS_0000013859db04a0_0_16, LS_0000013859db04a0_0_20, LS_0000013859db04a0_0_24, LS_0000013859db04a0_0_28;
L_0000013859db04a0 .concat [ 16 16 0 0], LS_0000013859db04a0_1_0, LS_0000013859db04a0_1_4;
L_0000013859db0860 .part L_0000013859db4f00, 1, 1;
LS_0000013859db0cc0_0_0 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_4 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_8 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_12 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_16 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_20 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_24 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_0_28 .concat [ 1 1 1 1], L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30, L_0000013859cf1c30;
LS_0000013859db0cc0_1_0 .concat [ 4 4 4 4], LS_0000013859db0cc0_0_0, LS_0000013859db0cc0_0_4, LS_0000013859db0cc0_0_8, LS_0000013859db0cc0_0_12;
LS_0000013859db0cc0_1_4 .concat [ 4 4 4 4], LS_0000013859db0cc0_0_16, LS_0000013859db0cc0_0_20, LS_0000013859db0cc0_0_24, LS_0000013859db0cc0_0_28;
L_0000013859db0cc0 .concat [ 16 16 0 0], LS_0000013859db0cc0_1_0, LS_0000013859db0cc0_1_4;
L_0000013859db0d60 .part L_0000013859db4f00, 0, 1;
LS_0000013859db07c0_0_0 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_4 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_8 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_12 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_16 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_20 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_24 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_0_28 .concat [ 1 1 1 1], L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60, L_0000013859db0d60;
LS_0000013859db07c0_1_0 .concat [ 4 4 4 4], LS_0000013859db07c0_0_0, LS_0000013859db07c0_0_4, LS_0000013859db07c0_0_8, LS_0000013859db07c0_0_12;
LS_0000013859db07c0_1_4 .concat [ 4 4 4 4], LS_0000013859db07c0_0_16, LS_0000013859db07c0_0_20, LS_0000013859db07c0_0_24, LS_0000013859db07c0_0_28;
L_0000013859db07c0 .concat [ 16 16 0 0], LS_0000013859db07c0_1_0, LS_0000013859db07c0_1_4;
L_0000013859db1da0 .part L_0000013859db4f00, 1, 1;
LS_0000013859db18a0_0_0 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_4 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_8 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_12 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_16 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_20 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_24 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_0_28 .concat [ 1 1 1 1], L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0, L_0000013859db1da0;
LS_0000013859db18a0_1_0 .concat [ 4 4 4 4], LS_0000013859db18a0_0_0, LS_0000013859db18a0_0_4, LS_0000013859db18a0_0_8, LS_0000013859db18a0_0_12;
LS_0000013859db18a0_1_4 .concat [ 4 4 4 4], LS_0000013859db18a0_0_16, LS_0000013859db18a0_0_20, LS_0000013859db18a0_0_24, LS_0000013859db18a0_0_28;
L_0000013859db18a0 .concat [ 16 16 0 0], LS_0000013859db18a0_1_0, LS_0000013859db18a0_1_4;
L_0000013859daff00 .part L_0000013859db4f00, 0, 1;
LS_0000013859dafe60_0_0 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_4 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_8 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_12 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_16 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_20 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_24 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_0_28 .concat [ 1 1 1 1], L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40, L_0000013859e1fa40;
LS_0000013859dafe60_1_0 .concat [ 4 4 4 4], LS_0000013859dafe60_0_0, LS_0000013859dafe60_0_4, LS_0000013859dafe60_0_8, LS_0000013859dafe60_0_12;
LS_0000013859dafe60_1_4 .concat [ 4 4 4 4], LS_0000013859dafe60_0_16, LS_0000013859dafe60_0_20, LS_0000013859dafe60_0_24, LS_0000013859dafe60_0_28;
L_0000013859dafe60 .concat [ 16 16 0 0], LS_0000013859dafe60_1_0, LS_0000013859dafe60_1_4;
L_0000013859db1940 .part L_0000013859db4f00, 1, 1;
LS_0000013859db1a80_0_0 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_4 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_8 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_12 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_16 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_20 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_24 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_0_28 .concat [ 1 1 1 1], L_0000013859db1940, L_0000013859db1940, L_0000013859db1940, L_0000013859db1940;
LS_0000013859db1a80_1_0 .concat [ 4 4 4 4], LS_0000013859db1a80_0_0, LS_0000013859db1a80_0_4, LS_0000013859db1a80_0_8, LS_0000013859db1a80_0_12;
LS_0000013859db1a80_1_4 .concat [ 4 4 4 4], LS_0000013859db1a80_0_16, LS_0000013859db1a80_0_20, LS_0000013859db1a80_0_24, LS_0000013859db1a80_0_28;
L_0000013859db1a80 .concat [ 16 16 0 0], LS_0000013859db1a80_1_0, LS_0000013859db1a80_1_4;
L_0000013859db0c20 .part L_0000013859db4f00, 0, 1;
LS_0000013859db0540_0_0 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_4 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_8 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_12 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_16 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_20 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_24 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_0_28 .concat [ 1 1 1 1], L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20, L_0000013859db0c20;
LS_0000013859db0540_1_0 .concat [ 4 4 4 4], LS_0000013859db0540_0_0, LS_0000013859db0540_0_4, LS_0000013859db0540_0_8, LS_0000013859db0540_0_12;
LS_0000013859db0540_1_4 .concat [ 4 4 4 4], LS_0000013859db0540_0_16, LS_0000013859db0540_0_20, LS_0000013859db0540_0_24, LS_0000013859db0540_0_28;
L_0000013859db0540 .concat [ 16 16 0 0], LS_0000013859db0540_1_0, LS_0000013859db0540_1_4;
S_0000013859d7b040 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000013859d7aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859db6d70 .functor AND 32, L_0000013859db0b80, L_0000013859db04a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7d7d0_0 .net "in1", 31 0, L_0000013859db0b80;  1 drivers
v0000013859d7c150_0 .net "in2", 31 0, L_0000013859db04a0;  1 drivers
v0000013859d7da50_0 .net "out", 31 0, L_0000013859db6d70;  alias, 1 drivers
S_0000013859d7b1d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000013859d7aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859db6ec0 .functor AND 32, L_0000013859db0cc0, L_0000013859db07c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7d050_0 .net "in1", 31 0, L_0000013859db0cc0;  1 drivers
v0000013859d7d230_0 .net "in2", 31 0, L_0000013859db07c0;  1 drivers
v0000013859d7dd70_0 .net "out", 31 0, L_0000013859db6ec0;  alias, 1 drivers
S_0000013859d7ab90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000013859d7aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859e1ebd0 .functor AND 32, L_0000013859db18a0, L_0000013859dafe60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7cab0_0 .net "in1", 31 0, L_0000013859db18a0;  1 drivers
v0000013859d7c510_0 .net "in2", 31 0, L_0000013859dafe60;  1 drivers
v0000013859d7d9b0_0 .net "out", 31 0, L_0000013859e1ebd0;  alias, 1 drivers
S_0000013859d7b360 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000013859d7aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859e1e460 .functor AND 32, L_0000013859db1a80, L_0000013859db0540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7cb50_0 .net "in1", 31 0, L_0000013859db1a80;  1 drivers
v0000013859d7c830_0 .net "in2", 31 0, L_0000013859db0540;  1 drivers
v0000013859d7c5b0_0 .net "out", 31 0, L_0000013859e1e460;  alias, 1 drivers
S_0000013859d7b4f0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000013859aed8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000013859cfc2e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000013859e1fab0 .functor NOT 1, L_0000013859db05e0, C4<0>, C4<0>, C4<0>;
L_0000013859e1ee70 .functor NOT 1, L_0000013859db1260, C4<0>, C4<0>, C4<0>;
L_0000013859e1e850 .functor NOT 1, L_0000013859db0ea0, C4<0>, C4<0>, C4<0>;
L_0000013859e1efc0 .functor NOT 1, L_0000013859db13a0, C4<0>, C4<0>, C4<0>;
L_0000013859e1f960 .functor AND 32, L_0000013859e1f880, v0000013859d832f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1fc00 .functor AND 32, L_0000013859e1f500, L_0000013859e3b1d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1e8c0 .functor OR 32, L_0000013859e1f960, L_0000013859e1fc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859e1e7e0 .functor AND 32, L_0000013859e1eaf0, v0000013859d72cf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1ec40 .functor OR 32, L_0000013859e1e8c0, L_0000013859e1e7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859e1fb20 .functor AND 32, L_0000013859e1f7a0, L_0000013859db14e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e1ecb0 .functor OR 32, L_0000013859e1ec40, L_0000013859e1fb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859d7e130_0 .net *"_ivl_1", 0 0, L_0000013859db05e0;  1 drivers
v0000013859d7ed10_0 .net *"_ivl_13", 0 0, L_0000013859db0ea0;  1 drivers
v0000013859d7f2b0_0 .net *"_ivl_14", 0 0, L_0000013859e1e850;  1 drivers
v0000013859d7e3b0_0 .net *"_ivl_19", 0 0, L_0000013859db09a0;  1 drivers
v0000013859d7f350_0 .net *"_ivl_2", 0 0, L_0000013859e1fab0;  1 drivers
v0000013859d7e810_0 .net *"_ivl_23", 0 0, L_0000013859db1d00;  1 drivers
v0000013859d7f3f0_0 .net *"_ivl_27", 0 0, L_0000013859db13a0;  1 drivers
v0000013859d7ebd0_0 .net *"_ivl_28", 0 0, L_0000013859e1efc0;  1 drivers
v0000013859d7f530_0 .net *"_ivl_33", 0 0, L_0000013859dafb40;  1 drivers
v0000013859d7e090_0 .net *"_ivl_37", 0 0, L_0000013859db0fe0;  1 drivers
v0000013859d7e270_0 .net *"_ivl_40", 31 0, L_0000013859e1f960;  1 drivers
v0000013859d7f5d0_0 .net *"_ivl_42", 31 0, L_0000013859e1fc00;  1 drivers
v0000013859d7f710_0 .net *"_ivl_44", 31 0, L_0000013859e1e8c0;  1 drivers
v0000013859d7e630_0 .net *"_ivl_46", 31 0, L_0000013859e1e7e0;  1 drivers
v0000013859d7e1d0_0 .net *"_ivl_48", 31 0, L_0000013859e1ec40;  1 drivers
v0000013859d7e6d0_0 .net *"_ivl_50", 31 0, L_0000013859e1fb20;  1 drivers
v0000013859d7f670_0 .net *"_ivl_7", 0 0, L_0000013859db1260;  1 drivers
v0000013859d7e310_0 .net *"_ivl_8", 0 0, L_0000013859e1ee70;  1 drivers
v0000013859d7e450_0 .net "ina", 31 0, v0000013859d832f0_0;  alias, 1 drivers
v0000013859d7e590_0 .net "inb", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
v0000013859d7e950_0 .net "inc", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859d7e8b0_0 .net "ind", 31 0, L_0000013859db14e0;  alias, 1 drivers
v0000013859d7e9f0_0 .net "out", 31 0, L_0000013859e1ecb0;  alias, 1 drivers
v0000013859d7ea90_0 .net "s0", 31 0, L_0000013859e1f880;  1 drivers
v0000013859d7eb30_0 .net "s1", 31 0, L_0000013859e1f500;  1 drivers
v0000013859d7edb0_0 .net "s2", 31 0, L_0000013859e1eaf0;  1 drivers
v0000013859d822b0_0 .net "s3", 31 0, L_0000013859e1f7a0;  1 drivers
v0000013859d82d50_0 .net "sel", 1 0, L_0000013859db4be0;  alias, 1 drivers
L_0000013859db05e0 .part L_0000013859db4be0, 1, 1;
LS_0000013859db1e40_0_0 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_4 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_8 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_12 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_16 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_20 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_24 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_0_28 .concat [ 1 1 1 1], L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0, L_0000013859e1fab0;
LS_0000013859db1e40_1_0 .concat [ 4 4 4 4], LS_0000013859db1e40_0_0, LS_0000013859db1e40_0_4, LS_0000013859db1e40_0_8, LS_0000013859db1e40_0_12;
LS_0000013859db1e40_1_4 .concat [ 4 4 4 4], LS_0000013859db1e40_0_16, LS_0000013859db1e40_0_20, LS_0000013859db1e40_0_24, LS_0000013859db1e40_0_28;
L_0000013859db1e40 .concat [ 16 16 0 0], LS_0000013859db1e40_1_0, LS_0000013859db1e40_1_4;
L_0000013859db1260 .part L_0000013859db4be0, 0, 1;
LS_0000013859db0e00_0_0 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_4 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_8 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_12 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_16 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_20 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_24 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_0_28 .concat [ 1 1 1 1], L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70, L_0000013859e1ee70;
LS_0000013859db0e00_1_0 .concat [ 4 4 4 4], LS_0000013859db0e00_0_0, LS_0000013859db0e00_0_4, LS_0000013859db0e00_0_8, LS_0000013859db0e00_0_12;
LS_0000013859db0e00_1_4 .concat [ 4 4 4 4], LS_0000013859db0e00_0_16, LS_0000013859db0e00_0_20, LS_0000013859db0e00_0_24, LS_0000013859db0e00_0_28;
L_0000013859db0e00 .concat [ 16 16 0 0], LS_0000013859db0e00_1_0, LS_0000013859db0e00_1_4;
L_0000013859db0ea0 .part L_0000013859db4be0, 1, 1;
LS_0000013859db19e0_0_0 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_4 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_8 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_12 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_16 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_20 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_24 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_0_28 .concat [ 1 1 1 1], L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850, L_0000013859e1e850;
LS_0000013859db19e0_1_0 .concat [ 4 4 4 4], LS_0000013859db19e0_0_0, LS_0000013859db19e0_0_4, LS_0000013859db19e0_0_8, LS_0000013859db19e0_0_12;
LS_0000013859db19e0_1_4 .concat [ 4 4 4 4], LS_0000013859db19e0_0_16, LS_0000013859db19e0_0_20, LS_0000013859db19e0_0_24, LS_0000013859db19e0_0_28;
L_0000013859db19e0 .concat [ 16 16 0 0], LS_0000013859db19e0_1_0, LS_0000013859db19e0_1_4;
L_0000013859db09a0 .part L_0000013859db4be0, 0, 1;
LS_0000013859db0f40_0_0 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_4 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_8 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_12 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_16 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_20 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_24 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_0_28 .concat [ 1 1 1 1], L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0, L_0000013859db09a0;
LS_0000013859db0f40_1_0 .concat [ 4 4 4 4], LS_0000013859db0f40_0_0, LS_0000013859db0f40_0_4, LS_0000013859db0f40_0_8, LS_0000013859db0f40_0_12;
LS_0000013859db0f40_1_4 .concat [ 4 4 4 4], LS_0000013859db0f40_0_16, LS_0000013859db0f40_0_20, LS_0000013859db0f40_0_24, LS_0000013859db0f40_0_28;
L_0000013859db0f40 .concat [ 16 16 0 0], LS_0000013859db0f40_1_0, LS_0000013859db0f40_1_4;
L_0000013859db1d00 .part L_0000013859db4be0, 1, 1;
LS_0000013859db1b20_0_0 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_4 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_8 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_12 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_16 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_20 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_24 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_0_28 .concat [ 1 1 1 1], L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00, L_0000013859db1d00;
LS_0000013859db1b20_1_0 .concat [ 4 4 4 4], LS_0000013859db1b20_0_0, LS_0000013859db1b20_0_4, LS_0000013859db1b20_0_8, LS_0000013859db1b20_0_12;
LS_0000013859db1b20_1_4 .concat [ 4 4 4 4], LS_0000013859db1b20_0_16, LS_0000013859db1b20_0_20, LS_0000013859db1b20_0_24, LS_0000013859db1b20_0_28;
L_0000013859db1b20 .concat [ 16 16 0 0], LS_0000013859db1b20_1_0, LS_0000013859db1b20_1_4;
L_0000013859db13a0 .part L_0000013859db4be0, 0, 1;
LS_0000013859daf960_0_0 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_4 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_8 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_12 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_16 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_20 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_24 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_0_28 .concat [ 1 1 1 1], L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0, L_0000013859e1efc0;
LS_0000013859daf960_1_0 .concat [ 4 4 4 4], LS_0000013859daf960_0_0, LS_0000013859daf960_0_4, LS_0000013859daf960_0_8, LS_0000013859daf960_0_12;
LS_0000013859daf960_1_4 .concat [ 4 4 4 4], LS_0000013859daf960_0_16, LS_0000013859daf960_0_20, LS_0000013859daf960_0_24, LS_0000013859daf960_0_28;
L_0000013859daf960 .concat [ 16 16 0 0], LS_0000013859daf960_1_0, LS_0000013859daf960_1_4;
L_0000013859dafb40 .part L_0000013859db4be0, 1, 1;
LS_0000013859dafbe0_0_0 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_4 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_8 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_12 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_16 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_20 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_24 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_0_28 .concat [ 1 1 1 1], L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40, L_0000013859dafb40;
LS_0000013859dafbe0_1_0 .concat [ 4 4 4 4], LS_0000013859dafbe0_0_0, LS_0000013859dafbe0_0_4, LS_0000013859dafbe0_0_8, LS_0000013859dafbe0_0_12;
LS_0000013859dafbe0_1_4 .concat [ 4 4 4 4], LS_0000013859dafbe0_0_16, LS_0000013859dafbe0_0_20, LS_0000013859dafbe0_0_24, LS_0000013859dafbe0_0_28;
L_0000013859dafbe0 .concat [ 16 16 0 0], LS_0000013859dafbe0_1_0, LS_0000013859dafbe0_1_4;
L_0000013859db0fe0 .part L_0000013859db4be0, 0, 1;
LS_0000013859daffa0_0_0 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_4 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_8 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_12 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_16 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_20 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_24 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_0_28 .concat [ 1 1 1 1], L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0, L_0000013859db0fe0;
LS_0000013859daffa0_1_0 .concat [ 4 4 4 4], LS_0000013859daffa0_0_0, LS_0000013859daffa0_0_4, LS_0000013859daffa0_0_8, LS_0000013859daffa0_0_12;
LS_0000013859daffa0_1_4 .concat [ 4 4 4 4], LS_0000013859daffa0_0_16, LS_0000013859daffa0_0_20, LS_0000013859daffa0_0_24, LS_0000013859daffa0_0_28;
L_0000013859daffa0 .concat [ 16 16 0 0], LS_0000013859daffa0_1_0, LS_0000013859daffa0_1_4;
S_0000013859d7a870 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000013859d7b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859e1f880 .functor AND 32, L_0000013859db1e40, L_0000013859db0e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7bcf0_0 .net "in1", 31 0, L_0000013859db1e40;  1 drivers
v0000013859d7eef0_0 .net "in2", 31 0, L_0000013859db0e00;  1 drivers
v0000013859d7e770_0 .net "out", 31 0, L_0000013859e1f880;  alias, 1 drivers
S_0000013859d7b680 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000013859d7b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859e1f500 .functor AND 32, L_0000013859db19e0, L_0000013859db0f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7ec70_0 .net "in1", 31 0, L_0000013859db19e0;  1 drivers
v0000013859d7ef90_0 .net "in2", 31 0, L_0000013859db0f40;  1 drivers
v0000013859d7f490_0 .net "out", 31 0, L_0000013859e1f500;  alias, 1 drivers
S_0000013859d7aa00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000013859d7b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859e1eaf0 .functor AND 32, L_0000013859db1b20, L_0000013859daf960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7f030_0 .net "in1", 31 0, L_0000013859db1b20;  1 drivers
v0000013859d7f0d0_0 .net "in2", 31 0, L_0000013859daf960;  1 drivers
v0000013859d7f170_0 .net "out", 31 0, L_0000013859e1eaf0;  alias, 1 drivers
S_0000013859d7fa20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000013859d7b4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000013859e1f7a0 .functor AND 32, L_0000013859dafbe0, L_0000013859daffa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000013859d7e4f0_0 .net "in1", 31 0, L_0000013859dafbe0;  1 drivers
v0000013859d7ee50_0 .net "in2", 31 0, L_0000013859daffa0;  1 drivers
v0000013859d7f210_0 .net "out", 31 0, L_0000013859e1f7a0;  alias, 1 drivers
S_0000013859d7fbb0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000013859d85860 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d85898 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d858d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d85908 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d85940 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d85978 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d859b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d859e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d85a20 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d85a58 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d85a90 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d85ac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d85b00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d85b38 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d85b70 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d85ba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d85be0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d85c18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d85c50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d85c88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d85cc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d85cf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d85d30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d85d68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d85da0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859d839d0_0 .var "EX1_PC", 31 0;
v0000013859d823f0_0 .var "EX1_PFC", 31 0;
v0000013859d83890_0 .var "EX1_forward_to_B", 31 0;
v0000013859d825d0_0 .var "EX1_is_beq", 0 0;
v0000013859d82490_0 .var "EX1_is_bne", 0 0;
v0000013859d82710_0 .var "EX1_is_jal", 0 0;
v0000013859d83a70_0 .var "EX1_is_jr", 0 0;
v0000013859d83b10_0 .var "EX1_is_oper2_immed", 0 0;
v0000013859d83110_0 .var "EX1_memread", 0 0;
v0000013859d83cf0_0 .var "EX1_memwrite", 0 0;
v0000013859d819f0_0 .var "EX1_opcode", 11 0;
v0000013859d83250_0 .var "EX1_predicted", 0 0;
v0000013859d82670_0 .var "EX1_rd_ind", 4 0;
v0000013859d827b0_0 .var "EX1_rd_indzero", 0 0;
v0000013859d82850_0 .var "EX1_regwrite", 0 0;
v0000013859d83ed0_0 .var "EX1_rs1", 31 0;
v0000013859d81f90_0 .var "EX1_rs1_ind", 4 0;
v0000013859d832f0_0 .var "EX1_rs2", 31 0;
v0000013859d83f70_0 .var "EX1_rs2_ind", 4 0;
v0000013859d83610_0 .net "FLUSH", 0 0, v0000013859d86f00_0;  alias, 1 drivers
v0000013859d81d10_0 .net "ID_PC", 31 0, v0000013859d8e0c0_0;  alias, 1 drivers
v0000013859d828f0_0 .net "ID_PFC_to_EX", 31 0, L_0000013859dae9c0;  alias, 1 drivers
v0000013859d83bb0_0 .net "ID_forward_to_B", 31 0, L_0000013859dadde0;  alias, 1 drivers
v0000013859d83390_0 .net "ID_is_beq", 0 0, L_0000013859daf6e0;  alias, 1 drivers
v0000013859d82990_0 .net "ID_is_bne", 0 0, L_0000013859dad020;  alias, 1 drivers
v0000013859d83d90_0 .net "ID_is_jal", 0 0, L_0000013859dae420;  alias, 1 drivers
v0000013859d82a30_0 .net "ID_is_jr", 0 0, L_0000013859dae060;  alias, 1 drivers
v0000013859d82ad0_0 .net "ID_is_oper2_immed", 0 0, L_0000013859db66e0;  alias, 1 drivers
v0000013859d83070_0 .net "ID_memread", 0 0, L_0000013859daed80;  alias, 1 drivers
v0000013859d84010_0 .net "ID_memwrite", 0 0, L_0000013859dad660;  alias, 1 drivers
v0000013859d83430_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
v0000013859d82b70_0 .net "ID_predicted", 0 0, v0000013859d87680_0;  alias, 1 drivers
v0000013859d81e50_0 .net "ID_rd_ind", 4 0, v0000013859da85c0_0;  alias, 1 drivers
v0000013859d836b0_0 .net "ID_rd_indzero", 0 0, L_0000013859dae600;  1 drivers
v0000013859d81bd0_0 .net "ID_regwrite", 0 0, L_0000013859dae380;  alias, 1 drivers
v0000013859d820d0_0 .net "ID_rs1", 31 0, v0000013859d8b8c0_0;  alias, 1 drivers
v0000013859d818b0_0 .net "ID_rs1_ind", 4 0, v0000013859daa1e0_0;  alias, 1 drivers
v0000013859d82c10_0 .net "ID_rs2", 31 0, v0000013859d8d300_0;  alias, 1 drivers
v0000013859d82cb0_0 .net "ID_rs2_ind", 4 0, v0000013859da9ec0_0;  alias, 1 drivers
v0000013859d81950_0 .net "clk", 0 0, L_0000013859db62f0;  1 drivers
v0000013859d82df0_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
E_0000013859cfc220 .event posedge, v0000013859d72a70_0, v0000013859d81950_0;
S_0000013859d809c0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000013859d85de0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d85e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d85e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d85e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d85ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d85ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d85f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d85f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d85fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d85fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d86010 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d86048 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d86080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d860b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d860f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d86128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d86160 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d86198 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d861d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d86208 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d86240 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d86278 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d862b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d862e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d86320 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859d82e90_0 .net "EX1_ALU_OPER1", 31 0, L_0000013859db6c90;  alias, 1 drivers
v0000013859d81a90_0 .net "EX1_ALU_OPER2", 31 0, L_0000013859e1f490;  alias, 1 drivers
v0000013859d82f30_0 .net "EX1_PC", 31 0, v0000013859d839d0_0;  alias, 1 drivers
v0000013859d81b30_0 .net "EX1_PFC_to_IF", 31 0, L_0000013859db1ee0;  alias, 1 drivers
v0000013859d82fd0_0 .net "EX1_forward_to_B", 31 0, v0000013859d83890_0;  alias, 1 drivers
v0000013859d85050_0 .net "EX1_is_beq", 0 0, v0000013859d825d0_0;  alias, 1 drivers
v0000013859d85690_0 .net "EX1_is_bne", 0 0, v0000013859d82490_0;  alias, 1 drivers
v0000013859d84510_0 .net "EX1_is_jal", 0 0, v0000013859d82710_0;  alias, 1 drivers
v0000013859d843d0_0 .net "EX1_is_jr", 0 0, v0000013859d83a70_0;  alias, 1 drivers
v0000013859d84e70_0 .net "EX1_is_oper2_immed", 0 0, v0000013859d83b10_0;  alias, 1 drivers
v0000013859d84bf0_0 .net "EX1_memread", 0 0, v0000013859d83110_0;  alias, 1 drivers
v0000013859d84c90_0 .net "EX1_memwrite", 0 0, v0000013859d83cf0_0;  alias, 1 drivers
v0000013859d846f0_0 .net "EX1_opcode", 11 0, v0000013859d819f0_0;  alias, 1 drivers
v0000013859d84fb0_0 .net "EX1_predicted", 0 0, v0000013859d83250_0;  alias, 1 drivers
v0000013859d84470_0 .net "EX1_rd_ind", 4 0, v0000013859d82670_0;  alias, 1 drivers
v0000013859d85190_0 .net "EX1_rd_indzero", 0 0, v0000013859d827b0_0;  alias, 1 drivers
v0000013859d85230_0 .net "EX1_regwrite", 0 0, v0000013859d82850_0;  alias, 1 drivers
v0000013859d84650_0 .net "EX1_rs1", 31 0, v0000013859d83ed0_0;  alias, 1 drivers
v0000013859d85730_0 .net "EX1_rs1_ind", 4 0, v0000013859d81f90_0;  alias, 1 drivers
v0000013859d84150_0 .net "EX1_rs2_ind", 4 0, v0000013859d83f70_0;  alias, 1 drivers
v0000013859d84830_0 .net "EX1_rs2_out", 31 0, L_0000013859e1ecb0;  alias, 1 drivers
v0000013859d850f0_0 .var "EX2_ALU_OPER1", 31 0;
v0000013859d84d30_0 .var "EX2_ALU_OPER2", 31 0;
v0000013859d85410_0 .var "EX2_PC", 31 0;
v0000013859d84dd0_0 .var "EX2_PFC_to_IF", 31 0;
v0000013859d852d0_0 .var "EX2_forward_to_B", 31 0;
v0000013859d84f10_0 .var "EX2_is_beq", 0 0;
v0000013859d84330_0 .var "EX2_is_bne", 0 0;
v0000013859d855f0_0 .var "EX2_is_jal", 0 0;
v0000013859d848d0_0 .var "EX2_is_jr", 0 0;
v0000013859d845b0_0 .var "EX2_is_oper2_immed", 0 0;
v0000013859d840b0_0 .var "EX2_memread", 0 0;
v0000013859d85370_0 .var "EX2_memwrite", 0 0;
v0000013859d854b0_0 .var "EX2_opcode", 11 0;
v0000013859d85550_0 .var "EX2_predicted", 0 0;
v0000013859d841f0_0 .var "EX2_rd_ind", 4 0;
v0000013859d84290_0 .var "EX2_rd_indzero", 0 0;
v0000013859d84790_0 .var "EX2_regwrite", 0 0;
v0000013859d84b50_0 .var "EX2_rs1", 31 0;
v0000013859d84970_0 .var "EX2_rs1_ind", 4 0;
v0000013859d84a10_0 .var "EX2_rs2_ind", 4 0;
v0000013859d84ab0_0 .var "EX2_rs2_out", 31 0;
v0000013859d875e0_0 .net "FLUSH", 0 0, v0000013859d870e0_0;  alias, 1 drivers
v0000013859d87400_0 .net "clk", 0 0, L_0000013859e1f0a0;  1 drivers
v0000013859d87d60_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
E_0000013859cfbca0 .event posedge, v0000013859d72a70_0, v0000013859d87400_0;
S_0000013859d7fd40 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000013859d8e370 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d8e3a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d8e3e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d8e418 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d8e450 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d8e488 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d8e4c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d8e4f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d8e530 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d8e568 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d8e5a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d8e5d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d8e610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d8e648 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d8e680 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d8e6b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d8e6f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d8e728 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d8e760 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d8e798 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d8e7d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d8e808 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d8e840 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d8e878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d8e8b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000013859db5720 .functor OR 1, L_0000013859daf6e0, L_0000013859dad020, C4<0>, C4<0>;
L_0000013859db5aa0 .functor AND 1, L_0000013859db5720, L_0000013859db5100, C4<1>, C4<1>;
L_0000013859db6830 .functor OR 1, L_0000013859daf6e0, L_0000013859dad020, C4<0>, C4<0>;
L_0000013859db6bb0 .functor AND 1, L_0000013859db6830, L_0000013859db5100, C4<1>, C4<1>;
L_0000013859db5f00 .functor OR 1, L_0000013859daf6e0, L_0000013859dad020, C4<0>, C4<0>;
L_0000013859db5800 .functor AND 1, L_0000013859db5f00, v0000013859d87680_0, C4<1>, C4<1>;
v0000013859d8bf00_0 .net "EX1_memread", 0 0, v0000013859d83110_0;  alias, 1 drivers
v0000013859d8d800_0 .net "EX1_opcode", 11 0, v0000013859d819f0_0;  alias, 1 drivers
v0000013859d8c900_0 .net "EX1_rd_ind", 4 0, v0000013859d82670_0;  alias, 1 drivers
v0000013859d8bfa0_0 .net "EX1_rd_indzero", 0 0, v0000013859d827b0_0;  alias, 1 drivers
v0000013859d8c5e0_0 .net "EX2_memread", 0 0, v0000013859d840b0_0;  alias, 1 drivers
v0000013859d8d080_0 .net "EX2_opcode", 11 0, v0000013859d854b0_0;  alias, 1 drivers
v0000013859d8c400_0 .net "EX2_rd_ind", 4 0, v0000013859d841f0_0;  alias, 1 drivers
v0000013859d8d1c0_0 .net "EX2_rd_indzero", 0 0, v0000013859d84290_0;  alias, 1 drivers
v0000013859d8b460_0 .net "ID_EX1_flush", 0 0, v0000013859d86f00_0;  alias, 1 drivers
v0000013859d8d9e0_0 .net "ID_EX2_flush", 0 0, v0000013859d870e0_0;  alias, 1 drivers
v0000013859d8c040_0 .net "ID_is_beq", 0 0, L_0000013859daf6e0;  alias, 1 drivers
v0000013859d8baa0_0 .net "ID_is_bne", 0 0, L_0000013859dad020;  alias, 1 drivers
v0000013859d8d580_0 .net "ID_is_j", 0 0, L_0000013859daf5a0;  alias, 1 drivers
v0000013859d8bbe0_0 .net "ID_is_jal", 0 0, L_0000013859dae420;  alias, 1 drivers
v0000013859d8bc80_0 .net "ID_is_jr", 0 0, L_0000013859dae060;  alias, 1 drivers
v0000013859d8bdc0_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
v0000013859d8c2c0_0 .net "ID_rs1_ind", 4 0, v0000013859daa1e0_0;  alias, 1 drivers
v0000013859d8ccc0_0 .net "ID_rs2_ind", 4 0, v0000013859da9ec0_0;  alias, 1 drivers
v0000013859d8d4e0_0 .net "IF_ID_flush", 0 0, v0000013859d893e0_0;  alias, 1 drivers
v0000013859d8b960_0 .net "IF_ID_write", 0 0, v0000013859d8aec0_0;  alias, 1 drivers
v0000013859d8da80_0 .net "PC_src", 2 0, L_0000013859daf3c0;  alias, 1 drivers
v0000013859d8cf40_0 .net "PFC_to_EX", 31 0, L_0000013859dae9c0;  alias, 1 drivers
v0000013859d8b5a0_0 .net "PFC_to_IF", 31 0, L_0000013859daf460;  alias, 1 drivers
v0000013859d8d3a0_0 .net "WB_rd_ind", 4 0, v0000013859da44c0_0;  alias, 1 drivers
v0000013859d8d120_0 .net "Wrong_prediction", 0 0, L_0000013859e20290;  alias, 1 drivers
v0000013859d8b820_0 .net *"_ivl_11", 0 0, L_0000013859db6bb0;  1 drivers
v0000013859d8b640_0 .net *"_ivl_13", 9 0, L_0000013859dad160;  1 drivers
v0000013859d8cfe0_0 .net *"_ivl_15", 9 0, L_0000013859dae2e0;  1 drivers
v0000013859d8d260_0 .net *"_ivl_16", 9 0, L_0000013859dad3e0;  1 drivers
v0000013859d8ba00_0 .net *"_ivl_19", 9 0, L_0000013859daf0a0;  1 drivers
v0000013859d8cb80_0 .net *"_ivl_20", 9 0, L_0000013859dad8e0;  1 drivers
v0000013859d8c0e0_0 .net *"_ivl_25", 0 0, L_0000013859db5f00;  1 drivers
v0000013859d8c680_0 .net *"_ivl_27", 0 0, L_0000013859db5800;  1 drivers
v0000013859d8c4a0_0 .net *"_ivl_29", 9 0, L_0000013859daeec0;  1 drivers
v0000013859d8c180_0 .net *"_ivl_3", 0 0, L_0000013859db5720;  1 drivers
L_0000013859dd01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000013859d8c220_0 .net/2u *"_ivl_30", 9 0, L_0000013859dd01f0;  1 drivers
v0000013859d8cd60_0 .net *"_ivl_32", 9 0, L_0000013859dad980;  1 drivers
v0000013859d8c540_0 .net *"_ivl_35", 9 0, L_0000013859daf780;  1 drivers
v0000013859d8d6c0_0 .net *"_ivl_37", 9 0, L_0000013859dad200;  1 drivers
v0000013859d8d940_0 .net *"_ivl_38", 9 0, L_0000013859dad2a0;  1 drivers
v0000013859d8c720_0 .net *"_ivl_40", 9 0, L_0000013859dadc00;  1 drivers
L_0000013859dd0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8d440_0 .net/2s *"_ivl_45", 21 0, L_0000013859dd0238;  1 drivers
L_0000013859dd0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8c9a0_0 .net/2s *"_ivl_50", 21 0, L_0000013859dd0280;  1 drivers
v0000013859d8ca40_0 .net *"_ivl_9", 0 0, L_0000013859db6830;  1 drivers
v0000013859d8d760_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859d8cae0_0 .net "forward_to_B", 31 0, L_0000013859dadde0;  alias, 1 drivers
v0000013859d8d620_0 .net "imm", 31 0, v0000013859d88e40_0;  1 drivers
v0000013859d8cc20_0 .net "inst", 31 0, v0000013859d8e020_0;  alias, 1 drivers
v0000013859d8ce00_0 .net "is_branch_and_taken", 0 0, L_0000013859db5aa0;  alias, 1 drivers
v0000013859d8d8a0_0 .net "is_oper2_immed", 0 0, L_0000013859db66e0;  alias, 1 drivers
v0000013859d8db20_0 .net "mem_read", 0 0, L_0000013859daed80;  alias, 1 drivers
v0000013859d8b3c0_0 .net "mem_write", 0 0, L_0000013859dad660;  alias, 1 drivers
v0000013859d8de40_0 .net "pc", 31 0, v0000013859d8e0c0_0;  alias, 1 drivers
v0000013859d8dc60_0 .net "pc_write", 0 0, v0000013859d8a060_0;  alias, 1 drivers
v0000013859d8dda0_0 .net "predicted", 0 0, L_0000013859db5100;  1 drivers
v0000013859d8dd00_0 .net "predicted_to_EX", 0 0, v0000013859d87680_0;  alias, 1 drivers
v0000013859d8dee0_0 .net "reg_write", 0 0, L_0000013859dae380;  alias, 1 drivers
v0000013859d8df80_0 .net "reg_write_from_wb", 0 0, v0000013859da5140_0;  alias, 1 drivers
v0000013859d8e160_0 .net "rs1", 31 0, v0000013859d8b8c0_0;  alias, 1 drivers
v0000013859d8e200_0 .net "rs2", 31 0, v0000013859d8d300_0;  alias, 1 drivers
v0000013859d8e2a0_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
v0000013859d8dbc0_0 .net "wr_reg_data", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
L_0000013859dadde0 .functor MUXZ 32, v0000013859d8d300_0, v0000013859d88e40_0, L_0000013859db66e0, C4<>;
L_0000013859dad160 .part v0000013859d8e0c0_0, 0, 10;
L_0000013859dae2e0 .part v0000013859d8e020_0, 0, 10;
L_0000013859dad3e0 .arith/sum 10, L_0000013859dad160, L_0000013859dae2e0;
L_0000013859daf0a0 .part v0000013859d8e020_0, 0, 10;
L_0000013859dad8e0 .functor MUXZ 10, L_0000013859daf0a0, L_0000013859dad3e0, L_0000013859db6bb0, C4<>;
L_0000013859daeec0 .part v0000013859d8e0c0_0, 0, 10;
L_0000013859dad980 .arith/sum 10, L_0000013859daeec0, L_0000013859dd01f0;
L_0000013859daf780 .part v0000013859d8e0c0_0, 0, 10;
L_0000013859dad200 .part v0000013859d8e020_0, 0, 10;
L_0000013859dad2a0 .arith/sum 10, L_0000013859daf780, L_0000013859dad200;
L_0000013859dadc00 .functor MUXZ 10, L_0000013859dad2a0, L_0000013859dad980, L_0000013859db5800, C4<>;
L_0000013859daf460 .concat8 [ 10 22 0 0], L_0000013859dad8e0, L_0000013859dd0238;
L_0000013859dae9c0 .concat8 [ 10 22 0 0], L_0000013859dadc00, L_0000013859dd0280;
S_0000013859d80380 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000013859d7fd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000013859d8e8f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d8e928 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d8e960 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d8e998 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d8e9d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d8ea08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d8ea40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d8ea78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d8eab0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d8eae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d8eb20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d8eb58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d8eb90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d8ebc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d8ec00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d8ec38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d8ec70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d8eca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d8ece0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d8ed18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d8ed50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d8ed88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d8edc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d8edf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d8ee30 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000013859db55d0 .functor OR 1, L_0000013859db5100, L_0000013859daee20, C4<0>, C4<0>;
L_0000013859db6130 .functor OR 1, L_0000013859db55d0, L_0000013859daf140, C4<0>, C4<0>;
v0000013859d886c0_0 .net "EX1_opcode", 11 0, v0000013859d819f0_0;  alias, 1 drivers
v0000013859d86aa0_0 .net "EX2_opcode", 11 0, v0000013859d854b0_0;  alias, 1 drivers
v0000013859d88580_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
v0000013859d86be0_0 .net "PC_src", 2 0, L_0000013859daf3c0;  alias, 1 drivers
v0000013859d87c20_0 .net "Wrong_prediction", 0 0, L_0000013859e20290;  alias, 1 drivers
L_0000013859dd03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000013859d86960_0 .net/2u *"_ivl_0", 2 0, L_0000013859dd03e8;  1 drivers
v0000013859d884e0_0 .net *"_ivl_10", 0 0, L_0000013859dadac0;  1 drivers
L_0000013859dd0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000013859d86a00_0 .net/2u *"_ivl_12", 2 0, L_0000013859dd0508;  1 drivers
L_0000013859dd0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000013859d87720_0 .net/2u *"_ivl_14", 11 0, L_0000013859dd0550;  1 drivers
v0000013859d88760_0 .net *"_ivl_16", 0 0, L_0000013859daee20;  1 drivers
v0000013859d87e00_0 .net *"_ivl_19", 0 0, L_0000013859db55d0;  1 drivers
L_0000013859dd0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000013859d87f40_0 .net/2u *"_ivl_2", 11 0, L_0000013859dd0430;  1 drivers
L_0000013859dd0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d87fe0_0 .net/2u *"_ivl_20", 11 0, L_0000013859dd0598;  1 drivers
v0000013859d86640_0 .net *"_ivl_22", 0 0, L_0000013859daf140;  1 drivers
v0000013859d88800_0 .net *"_ivl_25", 0 0, L_0000013859db6130;  1 drivers
L_0000013859dd05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000013859d86c80_0 .net/2u *"_ivl_26", 2 0, L_0000013859dd05e0;  1 drivers
L_0000013859dd0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000013859d86b40_0 .net/2u *"_ivl_28", 2 0, L_0000013859dd0628;  1 drivers
v0000013859d866e0_0 .net *"_ivl_30", 2 0, L_0000013859dadf20;  1 drivers
v0000013859d88120_0 .net *"_ivl_32", 2 0, L_0000013859daf320;  1 drivers
v0000013859d86500_0 .net *"_ivl_34", 2 0, L_0000013859dae4c0;  1 drivers
v0000013859d865a0_0 .net *"_ivl_4", 0 0, L_0000013859daef60;  1 drivers
L_0000013859dd0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000013859d86780_0 .net/2u *"_ivl_6", 2 0, L_0000013859dd0478;  1 drivers
L_0000013859dd04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000013859d881c0_0 .net/2u *"_ivl_8", 11 0, L_0000013859dd04c0;  1 drivers
v0000013859d888a0_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859d87180_0 .net "predicted", 0 0, L_0000013859db5100;  alias, 1 drivers
v0000013859d86d20_0 .net "predicted_to_EX", 0 0, v0000013859d87680_0;  alias, 1 drivers
v0000013859d889e0_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
v0000013859d88a80_0 .net "state", 1 0, v0000013859d87040_0;  1 drivers
L_0000013859daef60 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0430;
L_0000013859dadac0 .cmp/eq 12, v0000013859d819f0_0, L_0000013859dd04c0;
L_0000013859daee20 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0550;
L_0000013859daf140 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0598;
L_0000013859dadf20 .functor MUXZ 3, L_0000013859dd0628, L_0000013859dd05e0, L_0000013859db6130, C4<>;
L_0000013859daf320 .functor MUXZ 3, L_0000013859dadf20, L_0000013859dd0508, L_0000013859dadac0, C4<>;
L_0000013859dae4c0 .functor MUXZ 3, L_0000013859daf320, L_0000013859dd0478, L_0000013859daef60, C4<>;
L_0000013859daf3c0 .functor MUXZ 3, L_0000013859dae4c0, L_0000013859dd03e8, L_0000013859e20290, C4<>;
S_0000013859d7fed0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000013859d80380;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000013859d8ee70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d8eea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d8eee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d8ef18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d8ef50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d8ef88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d8efc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d8eff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d8f030 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d8f068 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d8f0a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d8f0d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d8f110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d8f148 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d8f180 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d8f1b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d8f1f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d8f228 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d8f260 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d8f298 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d8f2d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d8f308 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d8f340 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d8f378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d8f3b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000013859db5f70 .functor OR 1, L_0000013859dae100, L_0000013859dae7e0, C4<0>, C4<0>;
L_0000013859db63d0 .functor OR 1, L_0000013859dada20, L_0000013859daf1e0, C4<0>, C4<0>;
L_0000013859db5020 .functor AND 1, L_0000013859db5f70, L_0000013859db63d0, C4<1>, C4<1>;
L_0000013859db5790 .functor NOT 1, L_0000013859db5020, C4<0>, C4<0>, C4<0>;
L_0000013859db5480 .functor OR 1, v0000013859db2ca0_0, L_0000013859db5790, C4<0>, C4<0>;
L_0000013859db5100 .functor NOT 1, L_0000013859db5480, C4<0>, C4<0>, C4<0>;
v0000013859d86e60_0 .net "EX_opcode", 11 0, v0000013859d854b0_0;  alias, 1 drivers
v0000013859d868c0_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
v0000013859d88300_0 .net "Wrong_prediction", 0 0, L_0000013859e20290;  alias, 1 drivers
L_0000013859dd02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000013859d879a0_0 .net/2u *"_ivl_0", 11 0, L_0000013859dd02c8;  1 drivers
L_0000013859dd0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000013859d88260_0 .net/2u *"_ivl_10", 1 0, L_0000013859dd0358;  1 drivers
v0000013859d87900_0 .net *"_ivl_12", 0 0, L_0000013859dada20;  1 drivers
L_0000013859dd03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000013859d87cc0_0 .net/2u *"_ivl_14", 1 0, L_0000013859dd03a0;  1 drivers
v0000013859d883a0_0 .net *"_ivl_16", 0 0, L_0000013859daf1e0;  1 drivers
v0000013859d88620_0 .net *"_ivl_19", 0 0, L_0000013859db63d0;  1 drivers
v0000013859d88440_0 .net *"_ivl_2", 0 0, L_0000013859dae100;  1 drivers
v0000013859d877c0_0 .net *"_ivl_21", 0 0, L_0000013859db5020;  1 drivers
v0000013859d88080_0 .net *"_ivl_22", 0 0, L_0000013859db5790;  1 drivers
v0000013859d87ea0_0 .net *"_ivl_25", 0 0, L_0000013859db5480;  1 drivers
L_0000013859dd0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000013859d87a40_0 .net/2u *"_ivl_4", 11 0, L_0000013859dd0310;  1 drivers
v0000013859d88940_0 .net *"_ivl_6", 0 0, L_0000013859dae7e0;  1 drivers
v0000013859d874a0_0 .net *"_ivl_9", 0 0, L_0000013859db5f70;  1 drivers
v0000013859d87220_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859d87ae0_0 .net "predicted", 0 0, L_0000013859db5100;  alias, 1 drivers
v0000013859d87680_0 .var "predicted_to_EX", 0 0;
v0000013859d87b80_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
v0000013859d87040_0 .var "state", 1 0;
E_0000013859cfc3a0 .event posedge, v0000013859d87220_0, v0000013859d72a70_0;
L_0000013859dae100 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd02c8;
L_0000013859dae7e0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0310;
L_0000013859dada20 .cmp/eq 2, v0000013859d87040_0, L_0000013859dd0358;
L_0000013859daf1e0 .cmp/eq 2, v0000013859d87040_0, L_0000013859dd03a0;
S_0000013859d81320 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000013859d7fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000013859d99410 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d99448 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d99480 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d994b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d994f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d99528 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d99560 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d99598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d995d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d99608 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d99640 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d99678 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d996b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d996e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d99720 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d99758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d99790 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d997c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d99800 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d99838 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d99870 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d998a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d998e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d99918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d99950 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859d88b20_0 .net "EX1_memread", 0 0, v0000013859d83110_0;  alias, 1 drivers
v0000013859d863c0_0 .net "EX1_rd_ind", 4 0, v0000013859d82670_0;  alias, 1 drivers
v0000013859d86460_0 .net "EX1_rd_indzero", 0 0, v0000013859d827b0_0;  alias, 1 drivers
v0000013859d86fa0_0 .net "EX2_memread", 0 0, v0000013859d840b0_0;  alias, 1 drivers
v0000013859d86820_0 .net "EX2_rd_ind", 4 0, v0000013859d841f0_0;  alias, 1 drivers
v0000013859d86dc0_0 .net "EX2_rd_indzero", 0 0, v0000013859d84290_0;  alias, 1 drivers
v0000013859d86f00_0 .var "ID_EX1_flush", 0 0;
v0000013859d870e0_0 .var "ID_EX2_flush", 0 0;
v0000013859d872c0_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
v0000013859d87360_0 .net "ID_rs1_ind", 4 0, v0000013859daa1e0_0;  alias, 1 drivers
v0000013859d87540_0 .net "ID_rs2_ind", 4 0, v0000013859da9ec0_0;  alias, 1 drivers
v0000013859d8aec0_0 .var "IF_ID_Write", 0 0;
v0000013859d893e0_0 .var "IF_ID_flush", 0 0;
v0000013859d8a060_0 .var "PC_Write", 0 0;
v0000013859d89d40_0 .net "Wrong_prediction", 0 0, L_0000013859e20290;  alias, 1 drivers
E_0000013859cfbda0/0 .event anyedge, v0000013859d796e0_0, v0000013859d83110_0, v0000013859d827b0_0, v0000013859d818b0_0;
E_0000013859cfbda0/1 .event anyedge, v0000013859d82670_0, v0000013859d82cb0_0, v0000013859c96280_0, v0000013859d84290_0;
E_0000013859cfbda0/2 .event anyedge, v0000013859d73dd0_0, v0000013859d83430_0;
E_0000013859cfbda0 .event/or E_0000013859cfbda0/0, E_0000013859cfbda0/1, E_0000013859cfbda0/2;
S_0000013859d81190 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000013859d7fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000013859d99990 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d999c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d99a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d99a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d99a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d99aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d99ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d99b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d99b50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d99b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d99bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d99bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d99c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d99c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d99ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d99cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d99d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d99d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d99d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d99db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d99df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d99e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d99e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d99e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d99ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000013859db5170 .functor OR 1, L_0000013859dae240, L_0000013859dad520, C4<0>, C4<0>;
L_0000013859db6050 .functor OR 1, L_0000013859db5170, L_0000013859dae6a0, C4<0>, C4<0>;
L_0000013859db61a0 .functor OR 1, L_0000013859db6050, L_0000013859dae1a0, C4<0>, C4<0>;
L_0000013859db5250 .functor OR 1, L_0000013859db61a0, L_0000013859dadfc0, C4<0>, C4<0>;
L_0000013859db5330 .functor OR 1, L_0000013859db5250, L_0000013859daf500, C4<0>, C4<0>;
L_0000013859db5640 .functor OR 1, L_0000013859db5330, L_0000013859daea60, C4<0>, C4<0>;
L_0000013859db60c0 .functor OR 1, L_0000013859db5640, L_0000013859daeba0, C4<0>, C4<0>;
L_0000013859db66e0 .functor OR 1, L_0000013859db60c0, L_0000013859dadb60, C4<0>, C4<0>;
L_0000013859db53a0 .functor OR 1, L_0000013859dad0c0, L_0000013859dae740, C4<0>, C4<0>;
L_0000013859db6280 .functor OR 1, L_0000013859db53a0, L_0000013859daec40, C4<0>, C4<0>;
L_0000013859db56b0 .functor OR 1, L_0000013859db6280, L_0000013859daece0, C4<0>, C4<0>;
L_0000013859db5410 .functor OR 1, L_0000013859db56b0, L_0000013859dad5c0, C4<0>, C4<0>;
v0000013859d8a100_0 .net "ID_opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
L_0000013859dd0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8b280_0 .net/2u *"_ivl_0", 11 0, L_0000013859dd0670;  1 drivers
L_0000013859dd0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89160_0 .net/2u *"_ivl_10", 11 0, L_0000013859dd0700;  1 drivers
L_0000013859dd0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89980_0 .net/2u *"_ivl_102", 11 0, L_0000013859dd0bc8;  1 drivers
L_0000013859dd0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8ad80_0 .net/2u *"_ivl_106", 11 0, L_0000013859dd0c10;  1 drivers
v0000013859d8a7e0_0 .net *"_ivl_12", 0 0, L_0000013859dae6a0;  1 drivers
v0000013859d8b140_0 .net *"_ivl_15", 0 0, L_0000013859db6050;  1 drivers
L_0000013859dd0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8a740_0 .net/2u *"_ivl_16", 11 0, L_0000013859dd0748;  1 drivers
v0000013859d8a560_0 .net *"_ivl_18", 0 0, L_0000013859dae1a0;  1 drivers
v0000013859d898e0_0 .net *"_ivl_2", 0 0, L_0000013859dae240;  1 drivers
v0000013859d895c0_0 .net *"_ivl_21", 0 0, L_0000013859db61a0;  1 drivers
L_0000013859dd0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89b60_0 .net/2u *"_ivl_22", 11 0, L_0000013859dd0790;  1 drivers
v0000013859d89200_0 .net *"_ivl_24", 0 0, L_0000013859dadfc0;  1 drivers
v0000013859d8af60_0 .net *"_ivl_27", 0 0, L_0000013859db5250;  1 drivers
L_0000013859dd07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8a600_0 .net/2u *"_ivl_28", 11 0, L_0000013859dd07d8;  1 drivers
v0000013859d8a420_0 .net *"_ivl_30", 0 0, L_0000013859daf500;  1 drivers
v0000013859d89a20_0 .net *"_ivl_33", 0 0, L_0000013859db5330;  1 drivers
L_0000013859dd0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89de0_0 .net/2u *"_ivl_34", 11 0, L_0000013859dd0820;  1 drivers
v0000013859d89520_0 .net *"_ivl_36", 0 0, L_0000013859daea60;  1 drivers
v0000013859d89660_0 .net *"_ivl_39", 0 0, L_0000013859db5640;  1 drivers
L_0000013859dd06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8b000_0 .net/2u *"_ivl_4", 11 0, L_0000013859dd06b8;  1 drivers
L_0000013859dd0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000013859d89ac0_0 .net/2u *"_ivl_40", 11 0, L_0000013859dd0868;  1 drivers
v0000013859d8a2e0_0 .net *"_ivl_42", 0 0, L_0000013859daeba0;  1 drivers
v0000013859d89700_0 .net *"_ivl_45", 0 0, L_0000013859db60c0;  1 drivers
L_0000013859dd08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89e80_0 .net/2u *"_ivl_46", 11 0, L_0000013859dd08b0;  1 drivers
v0000013859d8b0a0_0 .net *"_ivl_48", 0 0, L_0000013859dadb60;  1 drivers
L_0000013859dd08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8ab00_0 .net/2u *"_ivl_52", 11 0, L_0000013859dd08f8;  1 drivers
L_0000013859dd0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89c00_0 .net/2u *"_ivl_56", 11 0, L_0000013859dd0940;  1 drivers
v0000013859d89020_0 .net *"_ivl_6", 0 0, L_0000013859dad520;  1 drivers
L_0000013859dd0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000013859d89840_0 .net/2u *"_ivl_60", 11 0, L_0000013859dd0988;  1 drivers
L_0000013859dd09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d890c0_0 .net/2u *"_ivl_64", 11 0, L_0000013859dd09d0;  1 drivers
L_0000013859dd0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000013859d89f20_0 .net/2u *"_ivl_68", 11 0, L_0000013859dd0a18;  1 drivers
L_0000013859dd0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000013859d8a920_0 .net/2u *"_ivl_72", 11 0, L_0000013859dd0a60;  1 drivers
v0000013859d89ca0_0 .net *"_ivl_74", 0 0, L_0000013859dad0c0;  1 drivers
L_0000013859dd0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8aa60_0 .net/2u *"_ivl_76", 11 0, L_0000013859dd0aa8;  1 drivers
v0000013859d8ac40_0 .net *"_ivl_78", 0 0, L_0000013859dae740;  1 drivers
v0000013859d89fc0_0 .net *"_ivl_81", 0 0, L_0000013859db53a0;  1 drivers
L_0000013859dd0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8ae20_0 .net/2u *"_ivl_82", 11 0, L_0000013859dd0af0;  1 drivers
v0000013859d88d00_0 .net *"_ivl_84", 0 0, L_0000013859daec40;  1 drivers
v0000013859d8b1e0_0 .net *"_ivl_87", 0 0, L_0000013859db6280;  1 drivers
L_0000013859dd0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8aba0_0 .net/2u *"_ivl_88", 11 0, L_0000013859dd0b38;  1 drivers
v0000013859d8a1a0_0 .net *"_ivl_9", 0 0, L_0000013859db5170;  1 drivers
v0000013859d88f80_0 .net *"_ivl_90", 0 0, L_0000013859daece0;  1 drivers
v0000013859d8a6a0_0 .net *"_ivl_93", 0 0, L_0000013859db56b0;  1 drivers
L_0000013859dd0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000013859d8a240_0 .net/2u *"_ivl_94", 11 0, L_0000013859dd0b80;  1 drivers
v0000013859d8b320_0 .net *"_ivl_96", 0 0, L_0000013859dad5c0;  1 drivers
v0000013859d8a380_0 .net *"_ivl_99", 0 0, L_0000013859db5410;  1 drivers
v0000013859d8a4c0_0 .net "is_beq", 0 0, L_0000013859daf6e0;  alias, 1 drivers
v0000013859d897a0_0 .net "is_bne", 0 0, L_0000013859dad020;  alias, 1 drivers
v0000013859d88da0_0 .net "is_j", 0 0, L_0000013859daf5a0;  alias, 1 drivers
v0000013859d8a880_0 .net "is_jal", 0 0, L_0000013859dae420;  alias, 1 drivers
v0000013859d8a9c0_0 .net "is_jr", 0 0, L_0000013859dae060;  alias, 1 drivers
v0000013859d89340_0 .net "is_oper2_immed", 0 0, L_0000013859db66e0;  alias, 1 drivers
v0000013859d8ace0_0 .net "memread", 0 0, L_0000013859daed80;  alias, 1 drivers
v0000013859d88bc0_0 .net "memwrite", 0 0, L_0000013859dad660;  alias, 1 drivers
v0000013859d88c60_0 .net "regwrite", 0 0, L_0000013859dae380;  alias, 1 drivers
L_0000013859dae240 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0670;
L_0000013859dad520 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd06b8;
L_0000013859dae6a0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0700;
L_0000013859dae1a0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0748;
L_0000013859dadfc0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0790;
L_0000013859daf500 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd07d8;
L_0000013859daea60 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0820;
L_0000013859daeba0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0868;
L_0000013859dadb60 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd08b0;
L_0000013859daf6e0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd08f8;
L_0000013859dad020 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0940;
L_0000013859dae060 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0988;
L_0000013859dae420 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd09d0;
L_0000013859daf5a0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0a18;
L_0000013859dad0c0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0a60;
L_0000013859dae740 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0aa8;
L_0000013859daec40 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0af0;
L_0000013859daece0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0b38;
L_0000013859dad5c0 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0b80;
L_0000013859dae380 .reduce/nor L_0000013859db5410;
L_0000013859daed80 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0bc8;
L_0000013859dad660 .cmp/eq 12, v0000013859daa000_0, L_0000013859dd0c10;
S_0000013859d80ce0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000013859d7fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000013859d99f10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d99f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d99f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d99fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d99ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d9a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d9a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d9a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d9a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d9a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d9a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d9a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d9a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d9a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d9a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d9a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d9a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d9a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d9a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d9a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d9a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d9a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d9a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d9a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d9a450 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859d88e40_0 .var "Immed", 31 0;
v0000013859d88ee0_0 .net "Inst", 31 0, v0000013859d8e020_0;  alias, 1 drivers
v0000013859d892a0_0 .net "opcode", 11 0, v0000013859daa000_0;  alias, 1 drivers
E_0000013859cfc520 .event anyedge, v0000013859d83430_0, v0000013859d88ee0_0;
S_0000013859d806a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000013859d7fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000013859d8b8c0_0 .var "Read_data1", 31 0;
v0000013859d8d300_0 .var "Read_data2", 31 0;
v0000013859d8b6e0_0 .net "Read_reg1", 4 0, v0000013859daa1e0_0;  alias, 1 drivers
v0000013859d8c7c0_0 .net "Read_reg2", 4 0, v0000013859da9ec0_0;  alias, 1 drivers
v0000013859d8c860_0 .net "Write_data", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
v0000013859d8c360_0 .net "Write_en", 0 0, v0000013859da5140_0;  alias, 1 drivers
v0000013859d8b500_0 .net "Write_reg", 4 0, v0000013859da44c0_0;  alias, 1 drivers
v0000013859d8bd20_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859d8bb40_0 .var/i "i", 31 0;
v0000013859d8b780 .array "reg_file", 0 31, 31 0;
v0000013859d8cea0_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
E_0000013859cfbde0 .event posedge, v0000013859d87220_0;
S_0000013859d80b50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000013859d806a0;
 .timescale 0 0;
v0000013859d8be60_0 .var/i "i", 31 0;
S_0000013859d80e70 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000013859d9a490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859d9a4c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859d9a500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859d9a538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859d9a570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859d9a5a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859d9a5e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859d9a618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859d9a650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859d9a688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859d9a6c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859d9a6f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859d9a730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859d9a768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859d9a7a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859d9a7d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859d9a810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859d9a848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859d9a880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859d9a8b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859d9a8f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859d9a928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859d9a960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859d9a998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859d9a9d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859d8e020_0 .var "ID_INST", 31 0;
v0000013859d8e0c0_0 .var "ID_PC", 31 0;
v0000013859daa000_0 .var "ID_opcode", 11 0;
v0000013859da85c0_0 .var "ID_rd_ind", 4 0;
v0000013859daa1e0_0 .var "ID_rs1_ind", 4 0;
v0000013859da9ec0_0 .var "ID_rs2_ind", 4 0;
v0000013859da7b20_0 .net "IF_FLUSH", 0 0, v0000013859d893e0_0;  alias, 1 drivers
v0000013859da92e0_0 .net "IF_INST", 31 0, L_0000013859db5e90;  alias, 1 drivers
v0000013859daa0a0_0 .net "IF_PC", 31 0, v0000013859da8340_0;  alias, 1 drivers
v0000013859da83e0_0 .net "clk", 0 0, L_0000013859db52c0;  1 drivers
v0000013859daa140_0 .net "if_id_Write", 0 0, v0000013859d8aec0_0;  alias, 1 drivers
v0000013859da8fc0_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
E_0000013859cfbe20 .event posedge, v0000013859d72a70_0, v0000013859da83e0_0;
S_0000013859d80060 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000013859da50a0_0 .net "EX1_PFC", 31 0, L_0000013859db1ee0;  alias, 1 drivers
v0000013859da3160_0 .net "EX2_PFC", 31 0, v0000013859d84dd0_0;  alias, 1 drivers
v0000013859da42e0_0 .net "ID_PFC", 31 0, L_0000013859daf460;  alias, 1 drivers
v0000013859da3de0_0 .net "PC_src", 2 0, L_0000013859daf3c0;  alias, 1 drivers
v0000013859da4880_0 .net "PC_write", 0 0, v0000013859d8a060_0;  alias, 1 drivers
L_0000013859dd0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013859da3200_0 .net/2u *"_ivl_0", 31 0, L_0000013859dd0088;  1 drivers
v0000013859da2a80_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859da35c0_0 .net "inst", 31 0, L_0000013859db5e90;  alias, 1 drivers
v0000013859da4ba0_0 .net "inst_mem_in", 31 0, v0000013859da8340_0;  alias, 1 drivers
v0000013859da3660_0 .net "pc_reg_in", 31 0, L_0000013859db5d40;  1 drivers
v0000013859da4600_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
L_0000013859dae920 .arith/sum 32, v0000013859da8340_0, L_0000013859dd0088;
S_0000013859d814b0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000013859d80060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000013859db5e90 .functor BUFZ 32, L_0000013859daf000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859da8660_0 .net "Data_Out", 31 0, L_0000013859db5e90;  alias, 1 drivers
v0000013859da7a80 .array "InstMem", 0 1023, 31 0;
v0000013859da8160_0 .net *"_ivl_0", 31 0, L_0000013859daf000;  1 drivers
v0000013859da9100_0 .net *"_ivl_3", 9 0, L_0000013859dae880;  1 drivers
v0000013859da82a0_0 .net *"_ivl_4", 11 0, L_0000013859dad7a0;  1 drivers
L_0000013859dd01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013859da8980_0 .net *"_ivl_7", 1 0, L_0000013859dd01a8;  1 drivers
v0000013859da9380_0 .net "addr", 31 0, v0000013859da8340_0;  alias, 1 drivers
v0000013859da8ac0_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859da9420_0 .var/i "i", 31 0;
L_0000013859daf000 .array/port v0000013859da7a80, L_0000013859dad7a0;
L_0000013859dae880 .part v0000013859da8340_0, 0, 10;
L_0000013859dad7a0 .concat [ 10 2 0 0], L_0000013859dae880, L_0000013859dd01a8;
S_0000013859d801f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000013859d80060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000013859cfc5e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000013859da7d00_0 .net "DataIn", 31 0, L_0000013859db5d40;  alias, 1 drivers
v0000013859da8340_0 .var "DataOut", 31 0;
v0000013859da94c0_0 .net "PC_Write", 0 0, v0000013859d8a060_0;  alias, 1 drivers
v0000013859da7da0_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859da9560_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
S_0000013859d7f890 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000013859d80060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000013859cfc620 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000013859cf2410 .functor NOT 1, L_0000013859db4d20, C4<0>, C4<0>, C4<0>;
L_0000013859cf2480 .functor NOT 1, L_0000013859db4e60, C4<0>, C4<0>, C4<0>;
L_0000013859c86430 .functor AND 1, L_0000013859cf2410, L_0000013859cf2480, C4<1>, C4<1>;
L_0000013859c86ac0 .functor NOT 1, L_0000013859db4dc0, C4<0>, C4<0>, C4<0>;
L_0000013859c86120 .functor AND 1, L_0000013859c86430, L_0000013859c86ac0, C4<1>, C4<1>;
L_0000013859c86820 .functor AND 32, L_0000013859db4820, L_0000013859dae920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db6590 .functor NOT 1, L_0000013859db48c0, C4<0>, C4<0>, C4<0>;
L_0000013859db6a60 .functor NOT 1, L_0000013859db4960, C4<0>, C4<0>, C4<0>;
L_0000013859db5bf0 .functor AND 1, L_0000013859db6590, L_0000013859db6a60, C4<1>, C4<1>;
L_0000013859db5db0 .functor AND 1, L_0000013859db5bf0, L_0000013859db4a00, C4<1>, C4<1>;
L_0000013859db67c0 .functor AND 32, L_0000013859db4aa0, L_0000013859daf460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db6ad0 .functor OR 32, L_0000013859c86820, L_0000013859db67c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859db6750 .functor NOT 1, L_0000013859db4b40, C4<0>, C4<0>, C4<0>;
L_0000013859db68a0 .functor AND 1, L_0000013859db6750, L_0000013859db4c80, C4<1>, C4<1>;
L_0000013859db6600 .functor NOT 1, L_0000013859dad840, C4<0>, C4<0>, C4<0>;
L_0000013859db54f0 .functor AND 1, L_0000013859db68a0, L_0000013859db6600, C4<1>, C4<1>;
L_0000013859db5c60 .functor AND 32, L_0000013859dadd40, v0000013859da8340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db6670 .functor OR 32, L_0000013859db6ad0, L_0000013859db5c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859db6b40 .functor NOT 1, L_0000013859dad480, C4<0>, C4<0>, C4<0>;
L_0000013859db64b0 .functor AND 1, L_0000013859db6b40, L_0000013859dad700, C4<1>, C4<1>;
L_0000013859db5cd0 .functor AND 1, L_0000013859db64b0, L_0000013859daeb00, C4<1>, C4<1>;
L_0000013859db6440 .functor AND 32, L_0000013859daf280, L_0000013859db1ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db51e0 .functor OR 32, L_0000013859db6670, L_0000013859db6440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013859db5fe0 .functor NOT 1, L_0000013859dade80, C4<0>, C4<0>, C4<0>;
L_0000013859db5e20 .functor AND 1, L_0000013859dad340, L_0000013859db5fe0, C4<1>, C4<1>;
L_0000013859db5b80 .functor NOT 1, L_0000013859daf640, C4<0>, C4<0>, C4<0>;
L_0000013859db5090 .functor AND 1, L_0000013859db5e20, L_0000013859db5b80, C4<1>, C4<1>;
L_0000013859db5560 .functor AND 32, L_0000013859dadca0, v0000013859d84dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859db5d40 .functor OR 32, L_0000013859db51e0, L_0000013859db5560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859da7bc0_0 .net *"_ivl_1", 0 0, L_0000013859db4d20;  1 drivers
v0000013859da7c60_0 .net *"_ivl_11", 0 0, L_0000013859db4dc0;  1 drivers
v0000013859da87a0_0 .net *"_ivl_12", 0 0, L_0000013859c86ac0;  1 drivers
v0000013859da8480_0 .net *"_ivl_14", 0 0, L_0000013859c86120;  1 drivers
v0000013859da7ee0_0 .net *"_ivl_16", 31 0, L_0000013859db4820;  1 drivers
v0000013859da9ce0_0 .net *"_ivl_18", 31 0, L_0000013859c86820;  1 drivers
v0000013859da8de0_0 .net *"_ivl_2", 0 0, L_0000013859cf2410;  1 drivers
v0000013859da96a0_0 .net *"_ivl_21", 0 0, L_0000013859db48c0;  1 drivers
v0000013859da91a0_0 .net *"_ivl_22", 0 0, L_0000013859db6590;  1 drivers
v0000013859da7e40_0 .net *"_ivl_25", 0 0, L_0000013859db4960;  1 drivers
v0000013859da8200_0 .net *"_ivl_26", 0 0, L_0000013859db6a60;  1 drivers
v0000013859da7f80_0 .net *"_ivl_28", 0 0, L_0000013859db5bf0;  1 drivers
v0000013859da8520_0 .net *"_ivl_31", 0 0, L_0000013859db4a00;  1 drivers
v0000013859da9060_0 .net *"_ivl_32", 0 0, L_0000013859db5db0;  1 drivers
v0000013859da9f60_0 .net *"_ivl_34", 31 0, L_0000013859db4aa0;  1 drivers
v0000013859da8020_0 .net *"_ivl_36", 31 0, L_0000013859db67c0;  1 drivers
v0000013859da80c0_0 .net *"_ivl_38", 31 0, L_0000013859db6ad0;  1 drivers
v0000013859da9600_0 .net *"_ivl_41", 0 0, L_0000013859db4b40;  1 drivers
v0000013859da9920_0 .net *"_ivl_42", 0 0, L_0000013859db6750;  1 drivers
v0000013859da8700_0 .net *"_ivl_45", 0 0, L_0000013859db4c80;  1 drivers
v0000013859da9740_0 .net *"_ivl_46", 0 0, L_0000013859db68a0;  1 drivers
v0000013859da97e0_0 .net *"_ivl_49", 0 0, L_0000013859dad840;  1 drivers
v0000013859da8840_0 .net *"_ivl_5", 0 0, L_0000013859db4e60;  1 drivers
v0000013859da9880_0 .net *"_ivl_50", 0 0, L_0000013859db6600;  1 drivers
v0000013859da8b60_0 .net *"_ivl_52", 0 0, L_0000013859db54f0;  1 drivers
v0000013859da9d80_0 .net *"_ivl_54", 31 0, L_0000013859dadd40;  1 drivers
v0000013859da88e0_0 .net *"_ivl_56", 31 0, L_0000013859db5c60;  1 drivers
v0000013859da8a20_0 .net *"_ivl_58", 31 0, L_0000013859db6670;  1 drivers
v0000013859da99c0_0 .net *"_ivl_6", 0 0, L_0000013859cf2480;  1 drivers
v0000013859da8c00_0 .net *"_ivl_61", 0 0, L_0000013859dad480;  1 drivers
v0000013859da8ca0_0 .net *"_ivl_62", 0 0, L_0000013859db6b40;  1 drivers
v0000013859da8d40_0 .net *"_ivl_65", 0 0, L_0000013859dad700;  1 drivers
v0000013859da9a60_0 .net *"_ivl_66", 0 0, L_0000013859db64b0;  1 drivers
v0000013859da8e80_0 .net *"_ivl_69", 0 0, L_0000013859daeb00;  1 drivers
v0000013859da8f20_0 .net *"_ivl_70", 0 0, L_0000013859db5cd0;  1 drivers
v0000013859da9b00_0 .net *"_ivl_72", 31 0, L_0000013859daf280;  1 drivers
v0000013859da9ba0_0 .net *"_ivl_74", 31 0, L_0000013859db6440;  1 drivers
v0000013859da9c40_0 .net *"_ivl_76", 31 0, L_0000013859db51e0;  1 drivers
v0000013859da9e20_0 .net *"_ivl_79", 0 0, L_0000013859dad340;  1 drivers
v0000013859daa320_0 .net *"_ivl_8", 0 0, L_0000013859c86430;  1 drivers
v0000013859daa5a0_0 .net *"_ivl_81", 0 0, L_0000013859dade80;  1 drivers
v0000013859daa780_0 .net *"_ivl_82", 0 0, L_0000013859db5fe0;  1 drivers
v0000013859daa280_0 .net *"_ivl_84", 0 0, L_0000013859db5e20;  1 drivers
v0000013859daa960_0 .net *"_ivl_87", 0 0, L_0000013859daf640;  1 drivers
v0000013859daa3c0_0 .net *"_ivl_88", 0 0, L_0000013859db5b80;  1 drivers
v0000013859daa8c0_0 .net *"_ivl_90", 0 0, L_0000013859db5090;  1 drivers
v0000013859daa460_0 .net *"_ivl_92", 31 0, L_0000013859dadca0;  1 drivers
v0000013859daa500_0 .net *"_ivl_94", 31 0, L_0000013859db5560;  1 drivers
v0000013859daa820_0 .net "ina", 31 0, L_0000013859dae920;  1 drivers
v0000013859daa640_0 .net "inb", 31 0, L_0000013859daf460;  alias, 1 drivers
v0000013859daa6e0_0 .net "inc", 31 0, v0000013859da8340_0;  alias, 1 drivers
v0000013859da3e80_0 .net "ind", 31 0, L_0000013859db1ee0;  alias, 1 drivers
v0000013859da5000_0 .net "ine", 31 0, v0000013859d84dd0_0;  alias, 1 drivers
L_0000013859dd00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859da2d00_0 .net "inf", 31 0, L_0000013859dd00d0;  1 drivers
L_0000013859dd0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859da3520_0 .net "ing", 31 0, L_0000013859dd0118;  1 drivers
L_0000013859dd0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013859da3d40_0 .net "inh", 31 0, L_0000013859dd0160;  1 drivers
v0000013859da2f80_0 .net "out", 31 0, L_0000013859db5d40;  alias, 1 drivers
v0000013859da3ca0_0 .net "sel", 2 0, L_0000013859daf3c0;  alias, 1 drivers
L_0000013859db4d20 .part L_0000013859daf3c0, 2, 1;
L_0000013859db4e60 .part L_0000013859daf3c0, 1, 1;
L_0000013859db4dc0 .part L_0000013859daf3c0, 0, 1;
LS_0000013859db4820_0_0 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_4 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_8 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_12 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_16 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_20 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_24 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_0_28 .concat [ 1 1 1 1], L_0000013859c86120, L_0000013859c86120, L_0000013859c86120, L_0000013859c86120;
LS_0000013859db4820_1_0 .concat [ 4 4 4 4], LS_0000013859db4820_0_0, LS_0000013859db4820_0_4, LS_0000013859db4820_0_8, LS_0000013859db4820_0_12;
LS_0000013859db4820_1_4 .concat [ 4 4 4 4], LS_0000013859db4820_0_16, LS_0000013859db4820_0_20, LS_0000013859db4820_0_24, LS_0000013859db4820_0_28;
L_0000013859db4820 .concat [ 16 16 0 0], LS_0000013859db4820_1_0, LS_0000013859db4820_1_4;
L_0000013859db48c0 .part L_0000013859daf3c0, 2, 1;
L_0000013859db4960 .part L_0000013859daf3c0, 1, 1;
L_0000013859db4a00 .part L_0000013859daf3c0, 0, 1;
LS_0000013859db4aa0_0_0 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_4 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_8 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_12 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_16 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_20 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_24 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_0_28 .concat [ 1 1 1 1], L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0, L_0000013859db5db0;
LS_0000013859db4aa0_1_0 .concat [ 4 4 4 4], LS_0000013859db4aa0_0_0, LS_0000013859db4aa0_0_4, LS_0000013859db4aa0_0_8, LS_0000013859db4aa0_0_12;
LS_0000013859db4aa0_1_4 .concat [ 4 4 4 4], LS_0000013859db4aa0_0_16, LS_0000013859db4aa0_0_20, LS_0000013859db4aa0_0_24, LS_0000013859db4aa0_0_28;
L_0000013859db4aa0 .concat [ 16 16 0 0], LS_0000013859db4aa0_1_0, LS_0000013859db4aa0_1_4;
L_0000013859db4b40 .part L_0000013859daf3c0, 2, 1;
L_0000013859db4c80 .part L_0000013859daf3c0, 1, 1;
L_0000013859dad840 .part L_0000013859daf3c0, 0, 1;
LS_0000013859dadd40_0_0 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_4 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_8 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_12 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_16 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_20 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_24 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_0_28 .concat [ 1 1 1 1], L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0, L_0000013859db54f0;
LS_0000013859dadd40_1_0 .concat [ 4 4 4 4], LS_0000013859dadd40_0_0, LS_0000013859dadd40_0_4, LS_0000013859dadd40_0_8, LS_0000013859dadd40_0_12;
LS_0000013859dadd40_1_4 .concat [ 4 4 4 4], LS_0000013859dadd40_0_16, LS_0000013859dadd40_0_20, LS_0000013859dadd40_0_24, LS_0000013859dadd40_0_28;
L_0000013859dadd40 .concat [ 16 16 0 0], LS_0000013859dadd40_1_0, LS_0000013859dadd40_1_4;
L_0000013859dad480 .part L_0000013859daf3c0, 2, 1;
L_0000013859dad700 .part L_0000013859daf3c0, 1, 1;
L_0000013859daeb00 .part L_0000013859daf3c0, 0, 1;
LS_0000013859daf280_0_0 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_4 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_8 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_12 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_16 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_20 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_24 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_0_28 .concat [ 1 1 1 1], L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0, L_0000013859db5cd0;
LS_0000013859daf280_1_0 .concat [ 4 4 4 4], LS_0000013859daf280_0_0, LS_0000013859daf280_0_4, LS_0000013859daf280_0_8, LS_0000013859daf280_0_12;
LS_0000013859daf280_1_4 .concat [ 4 4 4 4], LS_0000013859daf280_0_16, LS_0000013859daf280_0_20, LS_0000013859daf280_0_24, LS_0000013859daf280_0_28;
L_0000013859daf280 .concat [ 16 16 0 0], LS_0000013859daf280_1_0, LS_0000013859daf280_1_4;
L_0000013859dad340 .part L_0000013859daf3c0, 2, 1;
L_0000013859dade80 .part L_0000013859daf3c0, 1, 1;
L_0000013859daf640 .part L_0000013859daf3c0, 0, 1;
LS_0000013859dadca0_0_0 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_4 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_8 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_12 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_16 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_20 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_24 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_0_28 .concat [ 1 1 1 1], L_0000013859db5090, L_0000013859db5090, L_0000013859db5090, L_0000013859db5090;
LS_0000013859dadca0_1_0 .concat [ 4 4 4 4], LS_0000013859dadca0_0_0, LS_0000013859dadca0_0_4, LS_0000013859dadca0_0_8, LS_0000013859dadca0_0_12;
LS_0000013859dadca0_1_4 .concat [ 4 4 4 4], LS_0000013859dadca0_0_16, LS_0000013859dadca0_0_20, LS_0000013859dadca0_0_24, LS_0000013859dadca0_0_28;
L_0000013859dadca0 .concat [ 16 16 0 0], LS_0000013859dadca0_1_0, LS_0000013859dadca0_1_4;
S_0000013859d81640 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000013859da3f20_0 .net "Write_Data", 31 0, v0000013859d72110_0;  alias, 1 drivers
v0000013859da3a20_0 .net "addr", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859da2ee0_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859da4ec0_0 .net "mem_out", 31 0, v0000013859da3980_0;  alias, 1 drivers
v0000013859da4f60_0 .net "mem_read", 0 0, v0000013859d72570_0;  alias, 1 drivers
v0000013859da47e0_0 .net "mem_write", 0 0, v0000013859d73e70_0;  alias, 1 drivers
S_0000013859d80510 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000013859d81640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000013859da4380 .array "DataMem", 1023 0, 31 0;
v0000013859da2da0_0 .net "Data_In", 31 0, v0000013859d72110_0;  alias, 1 drivers
v0000013859da3980_0 .var "Data_Out", 31 0;
v0000013859da30c0_0 .net "Write_en", 0 0, v0000013859d73e70_0;  alias, 1 drivers
v0000013859da33e0_0 .net "addr", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859da4920_0 .net "clk", 0 0, L_0000013859cf0810;  alias, 1 drivers
v0000013859da49c0_0 .var/i "i", 31 0;
S_0000013859d80830 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000013859daca40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000013859daca78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000013859dacab0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000013859dacae8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000013859dacb20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000013859dacb58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000013859dacb90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000013859dacbc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000013859dacc00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000013859dacc38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000013859dacc70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000013859dacca8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000013859dacce0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000013859dacd18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000013859dacd50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000013859dacd88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000013859dacdc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000013859dacdf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000013859dace30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000013859dace68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000013859dacea0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000013859daced8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000013859dacf10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000013859dacf48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000013859dacf80 .param/l "xori" 0 9 12, C4<001110000000>;
v0000013859da3fc0_0 .net "MEM_ALU_OUT", 31 0, v0000013859d72cf0_0;  alias, 1 drivers
v0000013859da4420_0 .net "MEM_Data_mem_out", 31 0, v0000013859da3980_0;  alias, 1 drivers
v0000013859da3480_0 .net "MEM_memread", 0 0, v0000013859d72570_0;  alias, 1 drivers
v0000013859da32a0_0 .net "MEM_opcode", 11 0, v0000013859d73bf0_0;  alias, 1 drivers
v0000013859da3340_0 .net "MEM_rd_ind", 4 0, v0000013859d738d0_0;  alias, 1 drivers
v0000013859da2e40_0 .net "MEM_rd_indzero", 0 0, v0000013859d724d0_0;  alias, 1 drivers
v0000013859da46a0_0 .net "MEM_regwrite", 0 0, v0000013859d72c50_0;  alias, 1 drivers
v0000013859da3700_0 .var "WB_ALU_OUT", 31 0;
v0000013859da37a0_0 .var "WB_Data_mem_out", 31 0;
v0000013859da3020_0 .var "WB_memread", 0 0;
v0000013859da44c0_0 .var "WB_rd_ind", 4 0;
v0000013859da3840_0 .var "WB_rd_indzero", 0 0;
v0000013859da5140_0 .var "WB_regwrite", 0 0;
v0000013859da38e0_0 .net "clk", 0 0, L_0000013859e200d0;  1 drivers
v0000013859da51e0_0 .var "hlt", 0 0;
v0000013859da4a60_0 .net "rst", 0 0, v0000013859db2ca0_0;  alias, 1 drivers
E_0000013859cfbe60 .event posedge, v0000013859d72a70_0, v0000013859da38e0_0;
S_0000013859d81000 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000013859bcd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000013859e20220 .functor AND 32, v0000013859da37a0_0, L_0000013859e292f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e20140 .functor NOT 1, v0000013859da3020_0, C4<0>, C4<0>, C4<0>;
L_0000013859e3c120 .functor AND 32, v0000013859da3700_0, L_0000013859e288f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000013859e3b1d0 .functor OR 32, L_0000013859e20220, L_0000013859e3c120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013859da41a0_0 .net "Write_Data_RegFile", 31 0, L_0000013859e3b1d0;  alias, 1 drivers
v0000013859da3ac0_0 .net *"_ivl_0", 31 0, L_0000013859e292f0;  1 drivers
v0000013859da2b20_0 .net *"_ivl_2", 31 0, L_0000013859e20220;  1 drivers
v0000013859da4b00_0 .net *"_ivl_4", 0 0, L_0000013859e20140;  1 drivers
v0000013859da3b60_0 .net *"_ivl_6", 31 0, L_0000013859e288f0;  1 drivers
v0000013859da4240_0 .net *"_ivl_8", 31 0, L_0000013859e3c120;  1 drivers
v0000013859da4c40_0 .net "alu_out", 31 0, v0000013859da3700_0;  alias, 1 drivers
v0000013859da3c00_0 .net "mem_out", 31 0, v0000013859da37a0_0;  alias, 1 drivers
v0000013859da4740_0 .net "mem_read", 0 0, v0000013859da3020_0;  alias, 1 drivers
LS_0000013859e292f0_0_0 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_4 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_8 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_12 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_16 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_20 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_24 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_0_28 .concat [ 1 1 1 1], v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0, v0000013859da3020_0;
LS_0000013859e292f0_1_0 .concat [ 4 4 4 4], LS_0000013859e292f0_0_0, LS_0000013859e292f0_0_4, LS_0000013859e292f0_0_8, LS_0000013859e292f0_0_12;
LS_0000013859e292f0_1_4 .concat [ 4 4 4 4], LS_0000013859e292f0_0_16, LS_0000013859e292f0_0_20, LS_0000013859e292f0_0_24, LS_0000013859e292f0_0_28;
L_0000013859e292f0 .concat [ 16 16 0 0], LS_0000013859e292f0_1_0, LS_0000013859e292f0_1_4;
LS_0000013859e288f0_0_0 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_4 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_8 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_12 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_16 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_20 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_24 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_0_28 .concat [ 1 1 1 1], L_0000013859e20140, L_0000013859e20140, L_0000013859e20140, L_0000013859e20140;
LS_0000013859e288f0_1_0 .concat [ 4 4 4 4], LS_0000013859e288f0_0_0, LS_0000013859e288f0_0_4, LS_0000013859e288f0_0_8, LS_0000013859e288f0_0_12;
LS_0000013859e288f0_1_4 .concat [ 4 4 4 4], LS_0000013859e288f0_0_16, LS_0000013859e288f0_0_20, LS_0000013859e288f0_0_24, LS_0000013859e288f0_0_28;
L_0000013859e288f0 .concat [ 16 16 0 0], LS_0000013859e288f0_1_0, LS_0000013859e288f0_1_4;
    .scope S_0000013859d801f0;
T_0 ;
    %wait E_0000013859cfc3a0;
    %load/vec4 v0000013859da9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000013859da8340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013859da94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000013859da7d00_0;
    %assign/vec4 v0000013859da8340_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000013859d814b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013859da9420_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000013859da9420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013859da9420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %load/vec4 v0000013859da9420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013859da9420_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da7a80, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000013859d80e70;
T_2 ;
    %wait E_0000013859cfbe20;
    %load/vec4 v0000013859da8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000013859d8e0c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d8e020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859da85c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859da9ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859daa1e0_0, 0;
    %assign/vec4 v0000013859daa000_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000013859daa140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000013859da7b20_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000013859d8e0c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d8e020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859da85c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859da9ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859daa1e0_0, 0;
    %assign/vec4 v0000013859daa000_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000013859daa140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000013859da92e0_0;
    %assign/vec4 v0000013859d8e020_0, 0;
    %load/vec4 v0000013859daa0a0_0;
    %assign/vec4 v0000013859d8e0c0_0, 0;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000013859da9ec0_0, 0;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013859daa000_0, 4, 5;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013859daa000_0, 4, 5;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000013859da92e0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000013859daa1e0_0, 0;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000013859da85c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000013859da85c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000013859da92e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000013859da85c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000013859d806a0;
T_3 ;
    %wait E_0000013859cfc3a0;
    %load/vec4 v0000013859d8cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013859d8bb40_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000013859d8bb40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013859d8bb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859d8b780, 0, 4;
    %load/vec4 v0000013859d8bb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013859d8bb40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000013859d8b500_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000013859d8c360_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000013859d8c860_0;
    %load/vec4 v0000013859d8b500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859d8b780, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859d8b780, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000013859d806a0;
T_4 ;
    %wait E_0000013859cfbde0;
    %load/vec4 v0000013859d8b500_0;
    %load/vec4 v0000013859d8b6e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000013859d8b500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000013859d8c360_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000013859d8c860_0;
    %assign/vec4 v0000013859d8b8c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000013859d8b6e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000013859d8b780, 4;
    %assign/vec4 v0000013859d8b8c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000013859d806a0;
T_5 ;
    %wait E_0000013859cfbde0;
    %load/vec4 v0000013859d8b500_0;
    %load/vec4 v0000013859d8c7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000013859d8b500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000013859d8c360_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000013859d8c860_0;
    %assign/vec4 v0000013859d8d300_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000013859d8c7c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000013859d8b780, 4;
    %assign/vec4 v0000013859d8d300_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000013859d806a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000013859d80b50;
    %jmp t_0;
    .scope S_0000013859d80b50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013859d8be60_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000013859d8be60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000013859d8be60_0;
    %ix/getv/s 4, v0000013859d8be60_0;
    %load/vec4a v0000013859d8b780, 4;
    %ix/getv/s 4, v0000013859d8be60_0;
    %load/vec4a v0000013859d8b780, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000013859d8be60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013859d8be60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000013859d806a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000013859d80ce0;
T_7 ;
    %wait E_0000013859cfc520;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013859d88e40_0, 0, 32;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000013859d88ee0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000013859d88e40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000013859d88ee0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000013859d88e40_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d892a0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000013859d88ee0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000013859d88ee0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000013859d88e40_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000013859d7fed0;
T_8 ;
    %wait E_0000013859cfc3a0;
    %load/vec4 v0000013859d87b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000013859d86e60_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000013859d86e60_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000013859d87040_0;
    %load/vec4 v0000013859d88300_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000013859d87040_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000013859d7fed0;
T_9 ;
    %wait E_0000013859cfc3a0;
    %load/vec4 v0000013859d87b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d87680_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000013859d87ae0_0;
    %assign/vec4 v0000013859d87680_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000013859d81320;
T_10 ;
    %wait E_0000013859cfbda0;
    %load/vec4 v0000013859d89d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d8aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d893e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d86f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d870e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000013859d88b20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000013859d86460_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000013859d87360_0;
    %load/vec4 v0000013859d863c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000013859d87540_0;
    %load/vec4 v0000013859d863c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000013859d86fa0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000013859d86dc0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000013859d87360_0;
    %load/vec4 v0000013859d86820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000013859d87540_0;
    %load/vec4 v0000013859d86820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d8a060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d8aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d893e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d86f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d870e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000013859d872c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d8aec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d893e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d86f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d870e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013859d8aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d893e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d86f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d870e0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000013859d7fbb0;
T_11 ;
    %wait E_0000013859cfc220;
    %load/vec4 v0000013859d82df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000013859d827b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d83890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d82710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d82490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d825d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83250_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d823f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d82850_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d832f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d83ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d839d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d82670_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d83f70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d81f90_0, 0;
    %assign/vec4 v0000013859d819f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000013859d83610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000013859d83430_0;
    %assign/vec4 v0000013859d819f0_0, 0;
    %load/vec4 v0000013859d818b0_0;
    %assign/vec4 v0000013859d81f90_0, 0;
    %load/vec4 v0000013859d82cb0_0;
    %assign/vec4 v0000013859d83f70_0, 0;
    %load/vec4 v0000013859d81e50_0;
    %assign/vec4 v0000013859d82670_0, 0;
    %load/vec4 v0000013859d81d10_0;
    %assign/vec4 v0000013859d839d0_0, 0;
    %load/vec4 v0000013859d820d0_0;
    %assign/vec4 v0000013859d83ed0_0, 0;
    %load/vec4 v0000013859d82c10_0;
    %assign/vec4 v0000013859d832f0_0, 0;
    %load/vec4 v0000013859d81bd0_0;
    %assign/vec4 v0000013859d82850_0, 0;
    %load/vec4 v0000013859d83070_0;
    %assign/vec4 v0000013859d83110_0, 0;
    %load/vec4 v0000013859d84010_0;
    %assign/vec4 v0000013859d83cf0_0, 0;
    %load/vec4 v0000013859d828f0_0;
    %assign/vec4 v0000013859d823f0_0, 0;
    %load/vec4 v0000013859d82b70_0;
    %assign/vec4 v0000013859d83250_0, 0;
    %load/vec4 v0000013859d82ad0_0;
    %assign/vec4 v0000013859d83b10_0, 0;
    %load/vec4 v0000013859d83390_0;
    %assign/vec4 v0000013859d825d0_0, 0;
    %load/vec4 v0000013859d82990_0;
    %assign/vec4 v0000013859d82490_0, 0;
    %load/vec4 v0000013859d82a30_0;
    %assign/vec4 v0000013859d83a70_0, 0;
    %load/vec4 v0000013859d83d90_0;
    %assign/vec4 v0000013859d82710_0, 0;
    %load/vec4 v0000013859d83bb0_0;
    %assign/vec4 v0000013859d83890_0, 0;
    %load/vec4 v0000013859d836b0_0;
    %assign/vec4 v0000013859d827b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000013859d827b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d83890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d82710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d82490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d825d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83250_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d823f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d83110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d82850_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d832f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d83ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d839d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d82670_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d83f70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d81f90_0, 0;
    %assign/vec4 v0000013859d819f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000013859d809c0;
T_12 ;
    %wait E_0000013859cfbca0;
    %load/vec4 v0000013859d87d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000013859d84290_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d852d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d855f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d848d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d84330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d84f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d845b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d85550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d85370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d840b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d84790_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d85410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d841f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d84a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d84970_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000013859d854b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84d30_0, 0;
    %assign/vec4 v0000013859d850f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000013859d875e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000013859d82e90_0;
    %assign/vec4 v0000013859d850f0_0, 0;
    %load/vec4 v0000013859d81a90_0;
    %assign/vec4 v0000013859d84d30_0, 0;
    %load/vec4 v0000013859d846f0_0;
    %assign/vec4 v0000013859d854b0_0, 0;
    %load/vec4 v0000013859d85730_0;
    %assign/vec4 v0000013859d84970_0, 0;
    %load/vec4 v0000013859d84150_0;
    %assign/vec4 v0000013859d84a10_0, 0;
    %load/vec4 v0000013859d84470_0;
    %assign/vec4 v0000013859d841f0_0, 0;
    %load/vec4 v0000013859d82f30_0;
    %assign/vec4 v0000013859d85410_0, 0;
    %load/vec4 v0000013859d84650_0;
    %assign/vec4 v0000013859d84b50_0, 0;
    %load/vec4 v0000013859d84830_0;
    %assign/vec4 v0000013859d84ab0_0, 0;
    %load/vec4 v0000013859d85230_0;
    %assign/vec4 v0000013859d84790_0, 0;
    %load/vec4 v0000013859d84bf0_0;
    %assign/vec4 v0000013859d840b0_0, 0;
    %load/vec4 v0000013859d84c90_0;
    %assign/vec4 v0000013859d85370_0, 0;
    %load/vec4 v0000013859d84fb0_0;
    %assign/vec4 v0000013859d85550_0, 0;
    %load/vec4 v0000013859d84e70_0;
    %assign/vec4 v0000013859d845b0_0, 0;
    %load/vec4 v0000013859d85050_0;
    %assign/vec4 v0000013859d84f10_0, 0;
    %load/vec4 v0000013859d85690_0;
    %assign/vec4 v0000013859d84330_0, 0;
    %load/vec4 v0000013859d843d0_0;
    %assign/vec4 v0000013859d848d0_0, 0;
    %load/vec4 v0000013859d84510_0;
    %assign/vec4 v0000013859d855f0_0, 0;
    %load/vec4 v0000013859d82fd0_0;
    %assign/vec4 v0000013859d852d0_0, 0;
    %load/vec4 v0000013859d81b30_0;
    %assign/vec4 v0000013859d84dd0_0, 0;
    %load/vec4 v0000013859d85190_0;
    %assign/vec4 v0000013859d84290_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000013859d84290_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d852d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d855f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d848d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d84330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d84f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d845b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d85550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d85370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d840b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d84790_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d85410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d841f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d84a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d84970_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000013859d854b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d84d30_0, 0;
    %assign/vec4 v0000013859d850f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000013859aa8390;
T_13 ;
    %wait E_0000013859cfc460;
    %load/vec4 v0000013859d75ea0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000013859d75cc0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000013859aa8200;
T_14 ;
    %wait E_0000013859cfc320;
    %load/vec4 v0000013859d77840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000013859d77700_0;
    %pad/u 33;
    %load/vec4 v0000013859d778e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000013859d77160_0, 0;
    %assign/vec4 v0000013859d77200_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000013859d77700_0;
    %pad/u 33;
    %load/vec4 v0000013859d778e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000013859d77160_0, 0;
    %assign/vec4 v0000013859d77200_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000013859d77700_0;
    %pad/u 33;
    %load/vec4 v0000013859d778e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000013859d77160_0, 0;
    %assign/vec4 v0000013859d77200_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000013859d77700_0;
    %pad/u 33;
    %load/vec4 v0000013859d778e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000013859d77160_0, 0;
    %assign/vec4 v0000013859d77200_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000013859d77700_0;
    %pad/u 33;
    %load/vec4 v0000013859d778e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000013859d77160_0, 0;
    %assign/vec4 v0000013859d77200_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000013859d77700_0;
    %pad/u 33;
    %load/vec4 v0000013859d778e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000013859d77160_0, 0;
    %assign/vec4 v0000013859d77200_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000013859d778e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000013859d77200_0;
    %load/vec4 v0000013859d778e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013859d77700_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000013859d778e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000013859d778e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000013859d77200_0, 0;
    %load/vec4 v0000013859d77700_0;
    %ix/getv 4, v0000013859d778e0_0;
    %shiftl 4;
    %assign/vec4 v0000013859d77160_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000013859d778e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000013859d77200_0;
    %load/vec4 v0000013859d778e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000013859d77700_0;
    %load/vec4 v0000013859d778e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000013859d778e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000013859d77200_0, 0;
    %load/vec4 v0000013859d77700_0;
    %ix/getv 4, v0000013859d778e0_0;
    %shiftr 4;
    %assign/vec4 v0000013859d77160_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d77200_0, 0;
    %load/vec4 v0000013859d77700_0;
    %load/vec4 v0000013859d778e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000013859d77160_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013859d77200_0, 0;
    %load/vec4 v0000013859d778e0_0;
    %load/vec4 v0000013859d77700_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000013859d77160_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000013859aa9aa0;
T_15 ;
    %wait E_0000013859cfc6e0;
    %load/vec4 v0000013859d72a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000013859d724d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d72c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d73e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859d72570_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000013859d73bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859d738d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859d72110_0, 0;
    %assign/vec4 v0000013859d72cf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000013859c97cc0_0;
    %assign/vec4 v0000013859d72cf0_0, 0;
    %load/vec4 v0000013859d71d50_0;
    %assign/vec4 v0000013859d72110_0, 0;
    %load/vec4 v0000013859d73dd0_0;
    %assign/vec4 v0000013859d738d0_0, 0;
    %load/vec4 v0000013859c802a0_0;
    %assign/vec4 v0000013859d73bf0_0, 0;
    %load/vec4 v0000013859c96280_0;
    %assign/vec4 v0000013859d72570_0, 0;
    %load/vec4 v0000013859c7ff80_0;
    %assign/vec4 v0000013859d73e70_0, 0;
    %load/vec4 v0000013859d722f0_0;
    %assign/vec4 v0000013859d72c50_0, 0;
    %load/vec4 v0000013859d71df0_0;
    %assign/vec4 v0000013859d724d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000013859d80510;
T_16 ;
    %wait E_0000013859cfbde0;
    %load/vec4 v0000013859da30c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000013859da2da0_0;
    %load/vec4 v0000013859da33e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000013859d80510;
T_17 ;
    %wait E_0000013859cfbde0;
    %load/vec4 v0000013859da33e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000013859da4380, 4;
    %assign/vec4 v0000013859da3980_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000013859d80510;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013859da49c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000013859da49c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013859da49c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %load/vec4 v0000013859da49c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013859da49c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013859da4380, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000013859d80510;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013859da49c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000013859da49c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000013859da49c0_0;
    %load/vec4a v0000013859da4380, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000013859da49c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000013859da49c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013859da49c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000013859d80830;
T_20 ;
    %wait E_0000013859cfbe60;
    %load/vec4 v0000013859da4a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000013859da3840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859da51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859da5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013859da3020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000013859da44c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000013859da37a0_0, 0;
    %assign/vec4 v0000013859da3700_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000013859da3fc0_0;
    %assign/vec4 v0000013859da3700_0, 0;
    %load/vec4 v0000013859da4420_0;
    %assign/vec4 v0000013859da37a0_0, 0;
    %load/vec4 v0000013859da3480_0;
    %assign/vec4 v0000013859da3020_0, 0;
    %load/vec4 v0000013859da3340_0;
    %assign/vec4 v0000013859da44c0_0, 0;
    %load/vec4 v0000013859da46a0_0;
    %assign/vec4 v0000013859da5140_0, 0;
    %load/vec4 v0000013859da2e40_0;
    %assign/vec4 v0000013859da3840_0, 0;
    %load/vec4 v0000013859da32a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000013859da51e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000013859bcd800;
T_21 ;
    %wait E_0000013859cfc0a0;
    %load/vec4 v0000013859db23e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013859db28e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000013859db28e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000013859db28e0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000013859ab9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013859db46e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013859db2ca0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000013859ab9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000013859db46e0_0;
    %inv;
    %assign/vec4 v0000013859db46e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000013859ab9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013859db2ca0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013859db2ca0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000013859db4500_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
