===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.2324 seconds

  ----User Time----  ----Wall Time----  ----Name----
   12.0471 ( 27.4%)   12.0471 ( 36.3%)  FIR Parser
   19.2231 ( 43.7%)   11.3081 ( 34.0%)  'firrtl.circuit' Pipeline
    2.6289 (  6.0%)    1.4627 (  4.4%)    'firrtl.module' Pipeline
    2.6289 (  6.0%)    1.4626 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3072 (  0.7%)    0.3072 (  0.9%)    InferWidths
    1.4473 (  3.3%)    1.4473 (  4.4%)    LowerFIRRTLTypes
   11.5752 ( 26.3%)    6.4523 ( 19.4%)    'firrtl.module' Pipeline
    3.5233 (  8.0%)    1.9396 (  5.8%)      ExpandWhens
    8.0519 ( 18.3%)    4.5127 ( 13.6%)      Canonicalizer
    0.4019 (  0.9%)    0.4019 (  1.2%)    Inliner
    1.2327 (  2.8%)    1.2327 (  3.7%)    IMConstProp
    0.0595 (  0.1%)    0.0595 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    1.9840 (  4.5%)    1.9840 (  6.0%)  LowerFIRRTLToHW
    1.0689 (  2.4%)    1.0689 (  3.2%)  HWMemSimImpl
    4.2547 (  9.7%)    2.2948 (  6.9%)  'hw.module' Pipeline
    0.1512 (  0.3%)    0.0789 (  0.2%)    HWCleanup
    2.0389 (  4.6%)    1.1115 (  3.3%)    CSE
    0.0072 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    2.0186 (  4.6%)    1.0811 (  3.3%)    Canonicalizer
    1.0840 (  2.5%)    1.0840 (  3.3%)  HWLegalizeNames
    1.6106 (  3.7%)    0.8383 (  2.5%)  'hw.module' Pipeline
    1.5881 (  3.6%)    0.8271 (  2.5%)    PrettifyVerilog
    2.5778 (  5.9%)    2.5778 (  7.8%)  Output
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
   43.9455 (100.0%)   33.2324 (100.0%)  Total

{
  totalTime: 33.275,
  maxMemory: 1042731008
}
