Analysis & Synthesis report for part2
Sun Dec 01 18:12:26 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Dec 01 18:12:26 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; part2                                       ;
; Top-level Entity Name       ; part2                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part2              ; part2              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 01 18:12:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v
    Info (12023): Found entity 1: keyboard_scancoderaw_driver File: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v Line: 36
Warning (12125): Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 17 design units and 17 entities in project
    Info (12023): Found entity 1: part2 File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 2
    Info (12023): Found entity 2: testScore File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 240
    Info (12023): Found entity 3: testControl File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 250
    Info (12023): Found entity 4: LeftScoreCounter File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 272
    Info (12023): Found entity 5: RightScoreCounter File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 288
    Info (12023): Found entity 6: LeftScoreDetector File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 308
    Info (12023): Found entity 7: RightScoreDetector File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 338
    Info (12023): Found entity 8: PixelCounter File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 363
    Info (12023): Found entity 9: datapathFSM File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 380
    Info (12023): Found entity 10: drawBorder File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 613
    Info (12023): Found entity 11: squareFSM File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 658
    Info (12023): Found entity 12: paddleFSM File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 673
    Info (12023): Found entity 13: XCounter File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 697
    Info (12023): Found entity 14: YCounter File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 743
    Info (12023): Found entity 15: YPaddle File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 776
    Info (12023): Found entity 16: TimeCounter File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 811
    Info (12023): Found entity 17: hex_decoder File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 857
Warning (10236): Verilog HDL Implicit Net warning at part2.v(101): created implicit net for "PS2_DAT" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 101
Warning (10236): Verilog HDL Implicit Net warning at part2.v(102): created implicit net for "PS2_CLK" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 102
Warning (10236): Verilog HDL Implicit Net warning at part2.v(135): created implicit net for "pause" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at part2.v(182): created implicit net for "lsignal" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 182
Warning (10236): Verilog HDL Implicit Net warning at part2.v(189): created implicit net for "rsignal" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at part2.v(232): created implicit net for "state" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 232
Warning (10236): Verilog HDL Implicit Net warning at part2.v(246): created implicit net for "lsignal" File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 246
Error (10158): Verilog HDL Module Declaration error at part2.v(18): port "PS2_DAT" is not declared as port File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 18
Error (10158): Verilog HDL Module Declaration error at part2.v(20): port "PS2_CLK" is not declared as port File: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v Line: 20
Info (144001): Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings
    Error: Peak virtual memory: 4793 megabytes
    Error: Processing ended: Sun Dec 01 18:12:26 2019
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg.


