onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/pc_in
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/rd_en
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/abort
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/we
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/clk
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/i_rst_n
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/dout
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/dout_valid
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/map_Address
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/i_clk
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/i_rst_n
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/dout
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/dout_valid
add wave -noupdate -group ifq -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/rd_en
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/jmp_branch_address
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/jmp_branch_valid
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_in
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/o_rd_en
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/abort
add wave -noupdate -group ifq -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_out
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/instr
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/empty
add wave -noupdate -group ifq -radix hexadecimal -radixshowbase 0 /risc_v_sp_tb/procesador/ifq_module/pc_out_w
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_out_w_d
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_a
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_b
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_selector
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/out
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/i_clk
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/i_rst_n
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/data_in
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/w_en
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/rd_en
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/flush
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/data_out
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_full
add wave -noupdate -group {ifq fifo} -color Red -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_rp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_wp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/empty
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/wp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/full
add wave -noupdate -group {ifq fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/ifq_module/fifo/fifo
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/overflow
add wave -noupdate -group ffd_pc_out /risc_v_sp_tb/procesador/ifq_module/ffd_pc_out/i_clk
add wave -noupdate -group ffd_pc_out /risc_v_sp_tb/procesador/ifq_module/ffd_pc_out/i_rst_n
add wave -noupdate -group ffd_pc_out /risc_v_sp_tb/procesador/ifq_module/ffd_pc_out/i_en
add wave -noupdate -group ffd_pc_out -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/ffd_pc_out/d
add wave -noupdate -group ffd_pc_out -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/ffd_pc_out/q
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_clk
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_rst_n
add wave -noupdate -expand -group dispatcher -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_pc_plus_4
add wave -noupdate -expand -group dispatcher -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_instruction
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_empty_flag
add wave -noupdate -expand -group dispatcher -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/cdb.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/cdb.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/cdb.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/cdb.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/cdb.cdb_branch_taken -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/cdb.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/cdb.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/cdb.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/cdb.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/cdb.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/cdb
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_jmp_br_addr
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_jmp_valid
add wave -noupdate -expand -group dispatcher -color Pink -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_rd_en
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/jmp_detected
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/i_clk
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/i_rst_n
add wave -noupdate -group rob -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_branch_taken -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/issue_cdb
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo_full
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo_output
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo_empty
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_enable
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_data_input
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_rs1_output
add wave -noupdate -group rob -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_rs2_output
add wave -noupdate -group rob -childformat {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.rd_reg -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.pc -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.calculated_br_target -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.spec_data -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.rd_reg {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.pc {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.calculated_br_target {-height 15 -radix hexadecimal -radixshowbase 0} /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output.spec_data {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rob_rf_retire_output
add wave -noupdate -group {dispatch new if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_w_to_rob_if/dispatch_rd_tag
add wave -noupdate -group {dispatch new if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_w_to_rob_if/dispatch_rd_reg
add wave -noupdate -group {dispatch new if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_w_to_rob_if/dispatch_pc
add wave -noupdate -group {dispatch new if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_w_to_rob_if/dispatch_instr_type
add wave -noupdate -group {dispatch new if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_w_to_rob_if/dispatch_en
add wave -noupdate -group {dispatch new if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_w_to_rob_if/dispatch_need_tag
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs1_reg
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs1_reg_ren
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs1_token
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs1_data_spec
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs1_data_valid
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs2_reg
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs2_reg_ren
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs2_token
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs2_data_spec
add wave -noupdate -group {reg check if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/dispatch_check_rs_status_if/rs2_data_valid
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/rd_tag
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/rd_reg
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/data
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/pc
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/branch
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/branch_taken
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/store_ready
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/valid
add wave -noupdate -expand -group {reture if} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/spec_valid
add wave -noupdate -expand -group {reture if} -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/flush
add wave -noupdate -expand -group {reture if} -radix hexadecimal -radixshowbase 0 /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/calculated_br_target
add wave -noupdate -expand -group {reture if} /risc_v_sp_tb/procesador/dispatcher/rob/retire_bus_if/store_executed
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/i_clk
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/i_rst_n
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/data_in
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/w_en
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/flush
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/retire_completed
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/data_out
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/o_full
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/empty
add wave -noupdate -expand -group rob_fifo -color Pink -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/tail
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/head
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/full
add wave -noupdate -expand -group rob_fifo -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/current_size
add wave -noupdate -expand -group rob_fifo -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[31]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rob_fifo/fifo
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/instr
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rs1
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rs2
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rd
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/opcode
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/func3
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/func7
add wave -noupdate -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/immediate_generator/o_immediate
add wave -noupdate -group decoder /risc_v_sp_tb/procesador/dispatcher/decoder/dispatch_instr_type
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/i_clk
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/i_rst_n
add wave -noupdate -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp
add wave -noupdate -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/cdb_tag_data_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/cdb_tag_valid_tf
add wave -noupdate -group {tag fifo} -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rd_en_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/flush
add wave -noupdate -group {tag fifo} -color Yellow -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/tag_out_tf
add wave -noupdate -group {tag fifo} -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo_full_tf
add wave -noupdate -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[63]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[63]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo
add wave -noupdate -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/empty_fifo_tf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.rd_reg -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.pc -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.calculated_br_target -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.inst_type -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.spec_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.spec_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.branch_prediction -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.valid -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.rd_reg {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.pc {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.calculated_br_target {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.inst_type {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.spec_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.spec_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.branch_prediction {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf.valid {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_data_rf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/write_addr_rf
add wave -noupdate -expand -group rob_rf_temp /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/wen_rf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs1addr_rf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs1data_rf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2addr_rf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.rd_reg -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.pc -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.calculated_br_target -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.inst_type -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.spec_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.spec_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.branch_prediction -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.valid -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.rd_reg {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.pc {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.calculated_br_target {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.inst_type {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.spec_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.spec_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.branch_prediction {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf.valid {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rs2data_rf
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_branch_taken -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_tag {-color Yellow -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/issue_cdb
add wave -noupdate -expand -group rob_rf_temp -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0]} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].rd_reg} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].pc} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].calculated_br_target} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].inst_type} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].spec_data} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].spec_valid} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].branch_taken} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].branch_prediction} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].valid} -radix hexadecimal}}} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1]} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].rd_reg} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].pc} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].calculated_br_target} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].inst_type} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].spec_data} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].spec_valid} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].branch_taken} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].branch_prediction} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].valid} -radix hexadecimal}}} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[63]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0]} {-height 15 -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].rd_reg} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].pc} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].calculated_br_target} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].inst_type} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].spec_data} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].spec_valid} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].branch_taken} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].branch_prediction} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].valid} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].rd_reg} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].pc} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].calculated_br_target} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].inst_type} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].spec_data} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].spec_valid} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].branch_taken} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].branch_prediction} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[0].valid} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1]} {-height 15 -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].rd_reg} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].pc} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].calculated_br_target} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].inst_type} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].spec_data} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].spec_valid} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].branch_taken} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].branch_prediction} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].valid} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].rd_reg} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].pc} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].calculated_br_target} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].inst_type} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].spec_data} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].spec_valid} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].branch_taken} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].branch_prediction} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[1].valid} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[3]} {-color Cyan -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[11]} {-color Yellow -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers[63]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/registers
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_fifo_head
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_rf_retire_valid
add wave -noupdate -expand -group rob_rf_temp -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.rd_reg -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.pc -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.calculated_br_target -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.inst_type -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.spec_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.spec_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.branch_taken -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.branch_prediction -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.valid -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.rd_reg {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.pc {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.calculated_br_target {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.inst_type {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.spec_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.spec_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.branch_taken {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.branch_prediction {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data.valid {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/rob_retire_data
add wave -noupdate -group RST -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/cdb_tag_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/cdb_clear_addr
add wave -noupdate -group RST -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wen0_rst
add wave -noupdate -group RST -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7]} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} -radix hexadecimal}}} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[31]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[5]} {-color Gold -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[6]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7]} {-height 15 -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rst_module/registers
add wave -noupdate -group RST -color White -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[6]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[5]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[4]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[3]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[2]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[1]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[0]} {-color White -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst
add wave -noupdate -group RST -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/waddr0_rst
add wave -noupdate -group RST -color Red -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wen_regfile_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1addr_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1tag_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1valid_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2addr_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2tag_rst
add wave -noupdate -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2valid_rst
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/clk
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/write_data_rf
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/write_addr_rf
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs1addr_rf
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs1data_rf
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs2addr_rf
add wave -noupdate -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs2data_rf
add wave -noupdate -group {register file} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[31]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rf_module/registers
add wave -noupdate -expand -group {rs1 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_a
add wave -noupdate -expand -group {rs1 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_b
add wave -noupdate -expand -group {rs1 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_selector
add wave -noupdate -expand -group {rs1 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/out
add wave -noupdate -expand -group {rs2 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_a
add wave -noupdate -expand -group {rs2 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_b
add wave -noupdate -expand -group {rs2 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_selector
add wave -noupdate -expand -group {rs2 bypass 1} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/out
add wave -noupdate -expand -group {ffd_dispatch_gen pipe} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/i_clk
add wave -noupdate -expand -group {ffd_dispatch_gen pipe} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/i_rst_n
add wave -noupdate -expand -group {ffd_dispatch_gen pipe} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/i_en
add wave -noupdate -expand -group {ffd_dispatch_gen pipe} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/flush
add wave -noupdate -expand -group {ffd_dispatch_gen pipe} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/d
add wave -noupdate -expand -group {ffd_dispatch_gen pipe} -color Cyan -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rd -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.immediate -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rd_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.jmp_br_addr -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1 {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2 {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rd {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1_data {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2_data {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.opcode {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.func3 {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.func7 {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.immediate {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1_valid {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2_valid {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs1_tag {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rs2_tag {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.rd_tag {-color Cyan -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q.jmp_br_addr {-color Cyan -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen/q
add wave -noupdate -group {rs1 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2/i_a
add wave -noupdate -group {rs1 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2/i_b
add wave -noupdate -group {rs1 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2/i_selector
add wave -noupdate -group {rs1 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2/out
add wave -noupdate -group {rs2 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2/i_a
add wave -noupdate -group {rs2 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2/i_b
add wave -noupdate -group {rs2 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2/i_selector
add wave -noupdate -group {rs2 bypass 2} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2/out
add wave -noupdate -expand -group mux_bypass_2_result_if_any /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_result_if_any/i_a
add wave -noupdate -expand -group mux_bypass_2_result_if_any -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_result_if_any/i_b
add wave -noupdate -expand -group mux_bypass_2_result_if_any /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_result_if_any/i_selector
add wave -noupdate -expand -group mux_bypass_2_result_if_any -color Gold -radix hexadecimal -radixshowbase 0 /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_result_if_any/out
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/bypass_2_result_if_any_output
add wave -noupdate -expand -group ffd_dispatch_gen_bp2_if_any /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen_bp2_if_any/i_clk
add wave -noupdate -expand -group ffd_dispatch_gen_bp2_if_any /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen_bp2_if_any/i_rst_n
add wave -noupdate -expand -group ffd_dispatch_gen_bp2_if_any /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen_bp2_if_any/flush
add wave -noupdate -expand -group ffd_dispatch_gen_bp2_if_any /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen_bp2_if_any/i_en
add wave -noupdate -expand -group ffd_dispatch_gen_bp2_if_any -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen_bp2_if_any/d
add wave -noupdate -expand -group ffd_dispatch_gen_bp2_if_any -color Magenta -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ffd_dispatch_gen_bp2_if_any/q
add wave -noupdate -expand -group rs1_cdb_mux_bypass2_1 -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2_1/i_a
add wave -noupdate -expand -group rs1_cdb_mux_bypass2_1 -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2_1/i_b
add wave -noupdate -expand -group rs1_cdb_mux_bypass2_1 /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2_1/i_selector
add wave -noupdate -expand -group rs1_cdb_mux_bypass2_1 /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux_bypass2_1/out
add wave -noupdate -expand -group rs2_cdb_mux_bypass2_1 -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2_1/i_a
add wave -noupdate -expand -group rs2_cdb_mux_bypass2_1 -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2_1/i_b
add wave -noupdate -expand -group rs2_cdb_mux_bypass2_1 /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2_1/i_selector
add wave -noupdate -expand -group rs2_cdb_mux_bypass2_1 /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux_bypass_2_1/out
add wave -noupdate -expand -group mux_bypass_2_1_output -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_1_output/i_a
add wave -noupdate -expand -group mux_bypass_2_1_output -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_1_output/i_b
add wave -noupdate -expand -group mux_bypass_2_1_output /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_1_output/i_selector
add wave -noupdate -expand -group mux_bypass_2_1_output /risc_v_sp_tb/procesador/dispatcher/mux_bypass_2_1_output/out
add wave -noupdate -expand -group {dispatch gen} -color Yellow -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/i_dispatch_gen_str
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/int_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/mult_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/div_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/ld_st_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.ld_st_opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.immediate -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.common_data -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.ld_st_opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.immediate {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.common_data {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rd_tag -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rd_tag {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data
add wave -noupdate /risc_v_sp_tb/procesador/dispatcher/bypass_2_result_if_any_output_floped
add wave -noupdate -group {int fifo} -color Magenta -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[100]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[99]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[98]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[97]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[96]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[95]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[94]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[93]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[92]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[91]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[90]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[89]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[88]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[87]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[86]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[85]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[84]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[83]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[82]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[81]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[80]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[79]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[78]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[77]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[76]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[75]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[74]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[73]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[72]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[71]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[70]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[69]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[68]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[67]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[66]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[65]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[64]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[63]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[62]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[61]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[60]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[59]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[58]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[57]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[56]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[55]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[54]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[53]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[52]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[51]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[50]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[49]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[48]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[47]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[46]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[45]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[44]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[43]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[42]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[41]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[40]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[39]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[38]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[37]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[36]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[35]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[34]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[33]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[32]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[31]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[30]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[29]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[28]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[27]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[26]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[25]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[24]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[23]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[22]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[21]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[20]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[19]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[18]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[17]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[16]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[15]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[14]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[13]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[12]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[11]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[10]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[9]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[8]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[7]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[6]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[5]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[4]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[3]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[2]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[1]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in[0]} {-color Magenta -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_in
add wave -noupdate -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/flush
add wave -noupdate -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/data_out
add wave -noupdate -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/w_en
add wave -noupdate -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/empty
add wave -noupdate -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/full
add wave -noupdate -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/rsv_station
add wave -noupdate -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied
add wave -noupdate -group {int fifo} -color Gold /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/issue_completed
add wave -noupdate -group {int fifo} -color Red -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/issue_queue_rdy
add wave -noupdate -group {int fifo} /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/occupied_mask
add wave -noupdate -group {int fifo} /risc_v_sp_tb/procesador/rsv_stations/int_exec_fifo/shifted
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/issue_queue_rdy
add wave -noupdate -expand -group {mem exec fifo} -color Magenta -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/data_in
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/data_out
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/o_full
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/DEPTH
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/empty
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/full
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/wp
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/rp
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/w_en
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/fifo
add wave -noupdate -expand -group {mem exec fifo} -color Gold /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/issue_completed
add wave -noupdate -expand -group {mem exec fifo} -color Red /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/issue_queue_rdy
add wave -noupdate -expand -group {mem exec fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/ld_st_exec_fifo/current_size
add wave -noupdate -group {mult fifo} -color Magenta -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/data_in
add wave -noupdate -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/flush
add wave -noupdate -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/data_out
add wave -noupdate -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/o_full
add wave -noupdate -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/w_en
add wave -noupdate -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/empty
add wave -noupdate -group {mult fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/rsv_station
add wave -noupdate -group {mult fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/occupied
add wave -noupdate -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/full
add wave -noupdate -group {mult fifo} -color Gold /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/issue_completed
add wave -noupdate -group {mult fifo} -color Red /risc_v_sp_tb/procesador/rsv_stations/mult_exec_fifo/issue_queue_rdy
add wave -noupdate -group {div fifo} -color Magenta -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/data_in
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/flush
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/data_out
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/w_en
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/o_full
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/empty
add wave -noupdate -group {div fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/rsv_station
add wave -noupdate -group {div fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied
add wave -noupdate -group {div fifo} -color Gold /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/issue_completed
add wave -noupdate -group {div fifo} -color Red /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/issue_queue_rdy
add wave -noupdate -group {div fifo} /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/occupied_mask
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/div_exec_fifo/full
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_a
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_b
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_selector
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/out
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_a
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_b
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_selector
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/out
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/pc
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/opcode
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/immediate
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/jmp_br_addr
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/clk
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rst_n
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/exec_int_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal -childformat {{opcode -radix hexadecimal} {func3 -radix hexadecimal} {func7 -radix hexadecimal} {common_data -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/rsv_stations/exec_int_issue_data.rsv_station_data.opcode {-radix hexadecimal} /risc_v_sp_tb/procesador/rsv_stations/exec_int_issue_data.rsv_station_data.func3 {-radix hexadecimal} /risc_v_sp_tb/procesador/rsv_stations/exec_int_issue_data.rsv_station_data.func7 {-radix hexadecimal} /risc_v_sp_tb/procesador/rsv_stations/exec_int_issue_data.rsv_station_data.common_data {-radix hexadecimal}} /risc_v_sp_tb/procesador/rsv_stations/exec_int_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/exec_mem_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/exec_mult_issue_data.rsv_station_data
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rsv_stations/exec_div_issue_data.rsv_station_data
add wave -noupdate -expand -group {int exec unit} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_exec_fifo_data
add wave -noupdate -expand -group {int exec unit} -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/issue_granted
add wave -noupdate -expand -group {int exec unit} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch_taken -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/int_submit
add wave -noupdate -expand -group {int exec unit} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0]} -radix hexadecimal -childformat {{cdb_tag -radix hexadecimal} {cdb_valid -radix hexadecimal} {cdb_result -radix hexadecimal} {cdb_branch -radix hexadecimal} {cdb_branch_taken -radix hexadecimal}}} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[-1]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0]} {-height 15 -radix hexadecimal -childformat {{cdb_tag -radix hexadecimal} {cdb_valid -radix hexadecimal} {cdb_result -radix hexadecimal} {cdb_branch -radix hexadecimal} {cdb_branch_taken -radix hexadecimal}}} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_tag} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_valid} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_result} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_branch} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[0].cdb_branch_taken} {-radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit[-1]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/latency_submit
add wave -noupdate -expand -group {int exec unit} -color Magenta -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch_taken -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_tag {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_valid {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_result {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit.cdb_branch_taken {-color Magenta -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue/o_int_submit
add wave -noupdate -group {mult exec unit} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_exec_fifo_data
add wave -noupdate -group {mult exec unit} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch_taken -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/mult_submit
add wave -noupdate -group {mult exec unit} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[2]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit[2]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/latency_submit
add wave -noupdate -group {mult exec unit} -color Magenta -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch_taken -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_tag {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_valid {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_result {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit.cdb_branch_taken {-color Magenta -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/o_mult_submit
add wave -noupdate -group {mult exec unit} -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue/issue_granted
add wave -noupdate -group {div exec unit} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_exec_fifo_data
add wave -noupdate -group {div exec unit} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch_taken -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/div_submit
add wave -noupdate -group {div exec unit} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[5]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit[5]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/latency_submit
add wave -noupdate -group {div exec unit} -color Magenta -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch_taken -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_tag {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_valid {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_result {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch {-color Magenta -height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit.cdb_branch_taken {-color Magenta -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_div_submit
add wave -noupdate -group {div exec unit} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/o_busy
add wave -noupdate -group {div exec unit} -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue/issue_granted
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_address
add wave -noupdate -expand -group {mem issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.ld_st_opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.immediate -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.ld_st_opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.immediate {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/mem_exec_fifo_data
add wave -noupdate -expand -group {mem issue} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch_taken -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/o_mem_submit
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/issue_granted
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/data_memory_2_slave
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/address_memory_2_slave
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/data_return_ram
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/we_memory_2_ram
add wave -noupdate -expand -group {mem issue} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/re_memory_2_ram
add wave -noupdate -expand -group {mem issue} -childformat {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store.store_ready -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store.mem_address -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store.retire_rs2_data -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store.store_ready {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store.mem_address {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store.retire_rs2_data {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/retire_store
add wave -noupdate -group {issue unit} -expand /risc_v_sp_tb/procesador/issue_unit/exec_int_issue_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/exec_mult_issue_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/exec_div_issue_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/exec_mem_issue_data
add wave -noupdate -group {issue unit} -color Gold /risc_v_sp_tb/procesador/issue_unit/issue_int
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/issue_mult
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/issue_div
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/issue_mem
add wave -noupdate -group {issue unit} -childformat {{/risc_v_sp_tb/procesador/issue_unit/int_submit_data.cdb_result -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/int_submit_data.cdb_result {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/int_submit_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/mult_submit_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/div_submit_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/mem_submit_data
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/div_exec_busy
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/int_cdb_ctrl
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/signal_div
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/div_cdb_ctrl
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/signal_mult
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/mult_cdb_ctrl
add wave -noupdate -group {issue unit} /risc_v_sp_tb/procesador/issue_unit/mem_cdb_ctrl
add wave -noupdate -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_result -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_branch -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_branch_taken -radix hexadecimal}} -subitemconfig {/risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_result {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_branch {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/issue_unit/cdb_output.cdb_branch_taken {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/cdb_output
add wave -noupdate -group cdb_rsv_station -color Gold /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/ready_int
add wave -noupdate -group cdb_rsv_station -color Gold /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/ready_mult
add wave -noupdate -group cdb_rsv_station -color Gold /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/ready_div
add wave -noupdate -group cdb_rsv_station -color Gold /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/ready_mem
add wave -noupdate -group cdb_rsv_station -color Thistle /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/div_exec_busy
add wave -noupdate -group cdb_rsv_station -color Gold /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_int_done
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_mem_done
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_mult_done
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_div_done
add wave -noupdate -group cdb_rsv_station -color Magenta /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/current_op
add wave -noupdate -group cdb_rsv_station -color Magenta /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/rsv_mult
add wave -noupdate -group cdb_rsv_station -color Magenta /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/rsv_div
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_oneclk_write
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_mult_write
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/issue_div_write
add wave -noupdate -group cdb_rsv_station -color Cyan /risc_v_sp_tb/procesador/issue_unit/signal_div
add wave -noupdate -group cdb_rsv_station -color Cyan /risc_v_sp_tb/procesador/issue_unit/signal_mult
add wave -noupdate -group cdb_rsv_station /risc_v_sp_tb/procesador/issue_unit/cdb_rsv_station/lru
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_int_issue_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mult_issue_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_div_issue_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue_data
add wave -noupdate -group {functional units} -expand /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/int_submit_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/mult_submit_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/div_submit_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/mem_submit_data
add wave -noupdate -group {functional units} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/div_exec_busy
add wave -noupdate -expand -group {cdb mux} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_a
add wave -noupdate -expand -group {cdb mux} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_b
add wave -noupdate -expand -group {cdb mux} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_c
add wave -noupdate -expand -group {cdb mux} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_d
add wave -noupdate -expand -group {cdb mux} -color Magenta /risc_v_sp_tb/procesador/issue_unit/cdb_mux/i_selector
add wave -noupdate -expand -group {cdb mux} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/cdb_mux/out
add wave -noupdate /risc_v_sp_tb/procesador/dispatcher/rob/rf_temp/clk
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/clk
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/wc_data
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/w_cache_address
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/wc_en
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/rd_cache_address
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/rd
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/hit
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/store_ready
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/retired_address
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/ram_w_address
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/ram_w_data
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/ram_w_en
add wave -noupdate -expand -group write_cache -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/i
add wave -noupdate -expand -group write_cache -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[48]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache[48]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/write_cache/cache
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/wd
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/w_address
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/r_address
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/we
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/re
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/clk
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/rd
add wave -noupdate -expand -group {data ram} -radix hexadecimal /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/i
add wave -noupdate -expand -group {data ram} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[48]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram[48]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/issue_unit/functional_unit_group/exec_mem_issue/memory_ram/ram
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/i_clk
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/i_rst_n
add wave -noupdate -expand -group {branch prediction} -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/retired_inst_type
add wave -noupdate -expand -group {branch prediction} -color Yellow -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/dispatch_inst_type
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/dispatch_pc
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/retired_branch_taken
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/retired_branch_prediction
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/retired_branch_target
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/retire_pc
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/prediction
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/branch_target
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/prediction_checkout_ex_mem
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHT
add wave -noupdate -expand -group {branch prediction} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/branch_prediction_module/BHB
add wave -noupdate -expand -group br_jmp_addr_calc -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/pc
add wave -noupdate -expand -group br_jmp_addr_calc -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/opcode
add wave -noupdate -expand -group br_jmp_addr_calc -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/immediate
add wave -noupdate -expand -group br_jmp_addr_calc -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/jmp_br_addr
add wave -noupdate -expand -group br_jmp_addr_calc -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/jmp_detected
add wave -noupdate -expand -group br_jmp_addr_calc /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/branch_detected
add wave -noupdate -color Cyan /risc_v_sp_tb/procesador/dispatcher/different_taken_branch
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 3} {691489 ps} 0} {{Cursor 2} {694501 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 609
configure wave -valuecolwidth 225
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {686372 ps} {705343 ps}
