# -AHB-to-APB-Bridge-Verification
This project focuses on the verification of an AHB to APB Bridge using SystemVerilog and UVM. It utilizes a reusable testbench, employs constraint-random testing, integrates assertions, and applies functional coverage to ensure protocol compliance and the overall correctness of the design.
