// Seed: 1752741350
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri0 module_0,
    output wor id_5
);
  always @(posedge -1) if (-1) $signed(25);
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd31
) (
    input wor _id_0,
    input wor id_1,
    output uwire id_2,
    output tri0 id_3,
    output supply0 id_4
);
  logic [1 'b0 : id_0] id_6 = -1 < 1;
  wire id_7;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_4
  );
endmodule
