/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  reg [8:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_7z & celloutsig_0_12z[5]);
  assign celloutsig_0_0z = !(in_data[55] ? in_data[54] : in_data[75]);
  assign celloutsig_1_1z = !(in_data[168] ? celloutsig_1_0z[0] : celloutsig_1_0z[1]);
  assign celloutsig_0_33z = ~((celloutsig_0_11z[2] | celloutsig_0_8z[1]) & celloutsig_0_32z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[100]) & celloutsig_1_0z[2]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z ^ celloutsig_1_0z[0]);
  assign celloutsig_1_15z = ~(celloutsig_1_14z ^ celloutsig_1_12z);
  assign celloutsig_0_1z = ~(in_data[71] ^ celloutsig_0_0z);
  assign celloutsig_0_27z = { celloutsig_0_4z[6:0], celloutsig_0_3z } & celloutsig_0_15z[16:9];
  assign celloutsig_0_7z = { celloutsig_0_4z[5:1], celloutsig_0_3z, celloutsig_0_0z } == { celloutsig_0_4z[4:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z } >= celloutsig_1_5z[8:6];
  assign celloutsig_0_13z = celloutsig_0_5z >= celloutsig_0_4z[4:1];
  assign celloutsig_1_18z = { celloutsig_1_16z[3:2], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z } > { celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_5z[12:4], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z } > { in_data[160:150], celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[2], celloutsig_0_5z } > celloutsig_0_4z[6:2];
  assign celloutsig_0_3z = in_data[11:5] <= { in_data[53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_8z = in_data[165:149] <= { celloutsig_1_5z[19:9], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_6z[4:2], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z } <= { celloutsig_1_5z[12:3], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[142:140] % { 1'h1, in_data[135:134] };
  assign celloutsig_0_15z = { celloutsig_0_5z[2:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[6:0], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_5z[14:10] : in_data[139:135];
  assign celloutsig_0_9z = celloutsig_0_4z[3] ? { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z } : in_data[71:63];
  assign celloutsig_0_10z = celloutsig_0_3z ? { celloutsig_0_4z[5:4], celloutsig_0_6z } : { celloutsig_0_4z[6], celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_12z = celloutsig_0_8z[0] ? in_data[94:89] : { celloutsig_0_10z[1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_32z = { celloutsig_0_27z[5:4], celloutsig_0_9z } != { celloutsig_0_12z[2], celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_1_7z = celloutsig_1_5z[19:9] != { celloutsig_1_5z[17:12], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_5z[17:0], celloutsig_1_7z } != in_data[151:133];
  assign celloutsig_1_12z = in_data[121:118] != { celloutsig_1_0z[2], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_2z = celloutsig_1_0z[2] & celloutsig_1_0z[1];
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> in_data[169:161];
  assign celloutsig_1_5z = { in_data[121:105], celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[121:103], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:5], celloutsig_0_0z, celloutsig_0_0z } <<< in_data[58:55];
  assign celloutsig_0_11z = { celloutsig_0_5z[2:1], celloutsig_0_1z } <<< { celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_15z[13:0], celloutsig_0_2z } >>> in_data[30:16];
  assign celloutsig_0_2z = ~((in_data[53] & celloutsig_0_1z) | in_data[27]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_4z = { in_data[12:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_5z[1:0], celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_25z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_25z = celloutsig_0_20z[12:4];
  assign celloutsig_1_11z = ~((celloutsig_1_6z[4] & celloutsig_1_9z) | (celloutsig_1_10z & celloutsig_1_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
