# RISCV_RV32IM_CPU
This is a RISC-V-RV32IM CPU(32 bit), support 5-stage pipelined, Hazard detection, Fowarding and basic instructions.
The simulation and synthesised was done by Xilinx Vivado.