<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: Class Hierarchy</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li class="current"><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class Hierarchy</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">This inheritance list is sorted roughly, but not completely, alphabetically:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__ftm__edge__mode__t.html" target="_self">_ftm_edge_mode_t</a></td><td class="desc">FlexTimer edge mode </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc.html" target="_self">_hw_adc</a></td><td class="desc">All ADC module registers </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__cfg1.html" target="_self">_hw_adc_cfg1</a></td><td class="desc">HW_ADC_CFG1 - ADC Configuration Register 1 (RW) </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html" target="_self">_hw_adc_cfg1::_hw_adc_cfg1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__cfg2.html" target="_self">_hw_adc_cfg2</a></td><td class="desc">HW_ADC_CFG2 - ADC Configuration Register 2 (RW) </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html" target="_self">_hw_adc_cfg2::_hw_adc_cfg2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clm0.html" target="_self">_hw_adc_clm0</a></td><td class="desc">HW_ADC_CLM0 - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields.html" target="_self">_hw_adc_clm0::_hw_adc_clm0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clm1.html" target="_self">_hw_adc_clm1</a></td><td class="desc">HW_ADC_CLM1 - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields.html" target="_self">_hw_adc_clm1::_hw_adc_clm1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clm2.html" target="_self">_hw_adc_clm2</a></td><td class="desc">HW_ADC_CLM2 - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields.html" target="_self">_hw_adc_clm2::_hw_adc_clm2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clm3.html" target="_self">_hw_adc_clm3</a></td><td class="desc">HW_ADC_CLM3 - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields.html" target="_self">_hw_adc_clm3::_hw_adc_clm3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clm4.html" target="_self">_hw_adc_clm4</a></td><td class="desc">HW_ADC_CLM4 - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields.html" target="_self">_hw_adc_clm4::_hw_adc_clm4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clmd.html" target="_self">_hw_adc_clmd</a></td><td class="desc">HW_ADC_CLMD - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields.html" target="_self">_hw_adc_clmd::_hw_adc_clmd_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clms.html" target="_self">_hw_adc_clms</a></td><td class="desc">HW_ADC_CLMS - ADC Minus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields.html" target="_self">_hw_adc_clms::_hw_adc_clms_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clp0.html" target="_self">_hw_adc_clp0</a></td><td class="desc">HW_ADC_CLP0 - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields.html" target="_self">_hw_adc_clp0::_hw_adc_clp0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clp1.html" target="_self">_hw_adc_clp1</a></td><td class="desc">HW_ADC_CLP1 - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields.html" target="_self">_hw_adc_clp1::_hw_adc_clp1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clp2.html" target="_self">_hw_adc_clp2</a></td><td class="desc">HW_ADC_CLP2 - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields.html" target="_self">_hw_adc_clp2::_hw_adc_clp2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clp3.html" target="_self">_hw_adc_clp3</a></td><td class="desc">HW_ADC_CLP3 - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields.html" target="_self">_hw_adc_clp3::_hw_adc_clp3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clp4.html" target="_self">_hw_adc_clp4</a></td><td class="desc">HW_ADC_CLP4 - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields.html" target="_self">_hw_adc_clp4::_hw_adc_clp4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clpd.html" target="_self">_hw_adc_clpd</a></td><td class="desc">HW_ADC_CLPD - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields.html" target="_self">_hw_adc_clpd::_hw_adc_clpd_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__clps.html" target="_self">_hw_adc_clps</a></td><td class="desc">HW_ADC_CLPS - ADC Plus-Side General Calibration Value Register (RW) </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields.html" target="_self">_hw_adc_clps::_hw_adc_clps_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__cv1.html" target="_self">_hw_adc_cv1</a></td><td class="desc">HW_ADC_CV1 - Compare Value Registers (RW) </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields.html" target="_self">_hw_adc_cv1::_hw_adc_cv1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__cv2.html" target="_self">_hw_adc_cv2</a></td><td class="desc">HW_ADC_CV2 - Compare Value Registers (RW) </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields.html" target="_self">_hw_adc_cv2::_hw_adc_cv2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__mg.html" target="_self">_hw_adc_mg</a></td><td class="desc">HW_ADC_MG - ADC Minus-Side Gain Register (RW) </td></tr>
<tr id="row_39_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields.html" target="_self">_hw_adc_mg::_hw_adc_mg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_40_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__ofs.html" target="_self">_hw_adc_ofs</a></td><td class="desc">HW_ADC_OFS - ADC Offset Correction Register (RW) </td></tr>
<tr id="row_41_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields.html" target="_self">_hw_adc_ofs::_hw_adc_ofs_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_42_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__pg.html" target="_self">_hw_adc_pg</a></td><td class="desc">HW_ADC_PG - ADC Plus-Side Gain Register (RW) </td></tr>
<tr id="row_43_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields.html" target="_self">_hw_adc_pg::_hw_adc_pg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_44_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__rn.html" target="_self">_hw_adc_rn</a></td><td class="desc">HW_ADC_Rn - ADC Data Result Register (RO) </td></tr>
<tr id="row_45_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields.html" target="_self">_hw_adc_rn::_hw_adc_rn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_46_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__sc1n.html" target="_self">_hw_adc_sc1n</a></td><td class="desc">HW_ADC_SC1n - ADC Status and Control Registers 1 (RW) </td></tr>
<tr id="row_47_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html" target="_self">_hw_adc_sc1n::_hw_adc_sc1n_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_48_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__sc2.html" target="_self">_hw_adc_sc2</a></td><td class="desc">HW_ADC_SC2 - Status and Control Register 2 (RW) </td></tr>
<tr id="row_49_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html" target="_self">_hw_adc_sc2::_hw_adc_sc2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_50_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__adc__sc3.html" target="_self">_hw_adc_sc3</a></td><td class="desc">HW_ADC_SC3 - Status and Control Register 3 (RW) </td></tr>
<tr id="row_51_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html" target="_self">_hw_adc_sc3::_hw_adc_sc3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_52_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips.html" target="_self">_hw_aips</a></td><td class="desc">All AIPS module registers </td></tr>
<tr id="row_53_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__mpra.html" target="_self">_hw_aips_mpra</a></td><td class="desc">HW_AIPS_MPRA - Master Privilege Register A (RW) </td></tr>
<tr id="row_54_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html" target="_self">_hw_aips_mpra::_hw_aips_mpra_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_55_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacra.html" target="_self">_hw_aips_pacra</a></td><td class="desc">HW_AIPS_PACRA - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_56_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html" target="_self">_hw_aips_pacra::_hw_aips_pacra_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_57_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrb.html" target="_self">_hw_aips_pacrb</a></td><td class="desc">HW_AIPS_PACRB - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_58_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html" target="_self">_hw_aips_pacrb::_hw_aips_pacrb_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_59_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrc.html" target="_self">_hw_aips_pacrc</a></td><td class="desc">HW_AIPS_PACRC - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_60_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html" target="_self">_hw_aips_pacrc::_hw_aips_pacrc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_61_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrd.html" target="_self">_hw_aips_pacrd</a></td><td class="desc">HW_AIPS_PACRD - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_62_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html" target="_self">_hw_aips_pacrd::_hw_aips_pacrd_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_63_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacre.html" target="_self">_hw_aips_pacre</a></td><td class="desc">HW_AIPS_PACRE - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_64_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html" target="_self">_hw_aips_pacre::_hw_aips_pacre_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_65_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrf.html" target="_self">_hw_aips_pacrf</a></td><td class="desc">HW_AIPS_PACRF - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_66_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html" target="_self">_hw_aips_pacrf::_hw_aips_pacrf_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_67_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrg.html" target="_self">_hw_aips_pacrg</a></td><td class="desc">HW_AIPS_PACRG - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_68_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html" target="_self">_hw_aips_pacrg::_hw_aips_pacrg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_69_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrh.html" target="_self">_hw_aips_pacrh</a></td><td class="desc">HW_AIPS_PACRH - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_70_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html" target="_self">_hw_aips_pacrh::_hw_aips_pacrh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_71_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacri.html" target="_self">_hw_aips_pacri</a></td><td class="desc">HW_AIPS_PACRI - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_72_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html" target="_self">_hw_aips_pacri::_hw_aips_pacri_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_73_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrj.html" target="_self">_hw_aips_pacrj</a></td><td class="desc">HW_AIPS_PACRJ - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_74_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html" target="_self">_hw_aips_pacrj::_hw_aips_pacrj_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_75_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrk.html" target="_self">_hw_aips_pacrk</a></td><td class="desc">HW_AIPS_PACRK - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_76_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html" target="_self">_hw_aips_pacrk::_hw_aips_pacrk_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_77_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrl.html" target="_self">_hw_aips_pacrl</a></td><td class="desc">HW_AIPS_PACRL - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_78_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html" target="_self">_hw_aips_pacrl::_hw_aips_pacrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_79_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrm.html" target="_self">_hw_aips_pacrm</a></td><td class="desc">HW_AIPS_PACRM - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_80_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html" target="_self">_hw_aips_pacrm::_hw_aips_pacrm_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_81_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrn.html" target="_self">_hw_aips_pacrn</a></td><td class="desc">HW_AIPS_PACRN - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_82_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html" target="_self">_hw_aips_pacrn::_hw_aips_pacrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_83_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacro.html" target="_self">_hw_aips_pacro</a></td><td class="desc">HW_AIPS_PACRO - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_84_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html" target="_self">_hw_aips_pacro::_hw_aips_pacro_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_85_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacrp.html" target="_self">_hw_aips_pacrp</a></td><td class="desc">HW_AIPS_PACRP - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_86_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html" target="_self">_hw_aips_pacrp::_hw_aips_pacrp_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_87_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__aips__pacru.html" target="_self">_hw_aips_pacru</a></td><td class="desc">HW_AIPS_PACRU - Peripheral Access Control Register (RW) </td></tr>
<tr id="row_88_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html" target="_self">_hw_aips_pacru::_hw_aips_pacru_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_89_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs.html" target="_self">_hw_axbs</a></td><td class="desc">All AXBS module registers </td></tr>
<tr id="row_90_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__crsn.html" target="_self">_hw_axbs_crsn</a></td><td class="desc">HW_AXBS_CRSn - Control Register (RW) </td></tr>
<tr id="row_91_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__crsn_1_1__hw__axbs__crsn__bitfields.html" target="_self">_hw_axbs_crsn::_hw_axbs_crsn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_92_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__mgpcr0.html" target="_self">_hw_axbs_mgpcr0</a></td><td class="desc">HW_AXBS_MGPCR0 - Master General Purpose Control Register (RW) </td></tr>
<tr id="row_93_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__mgpcr0_1_1__hw__axbs__mgpcr0__bitfields.html" target="_self">_hw_axbs_mgpcr0::_hw_axbs_mgpcr0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_94_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__mgpcr1.html" target="_self">_hw_axbs_mgpcr1</a></td><td class="desc">HW_AXBS_MGPCR1 - Master General Purpose Control Register (RW) </td></tr>
<tr id="row_95_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__mgpcr1_1_1__hw__axbs__mgpcr1__bitfields.html" target="_self">_hw_axbs_mgpcr1::_hw_axbs_mgpcr1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_96_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__mgpcr2.html" target="_self">_hw_axbs_mgpcr2</a></td><td class="desc">HW_AXBS_MGPCR2 - Master General Purpose Control Register (RW) </td></tr>
<tr id="row_97_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__mgpcr2_1_1__hw__axbs__mgpcr2__bitfields.html" target="_self">_hw_axbs_mgpcr2::_hw_axbs_mgpcr2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_98_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__mgpcr3.html" target="_self">_hw_axbs_mgpcr3</a></td><td class="desc">HW_AXBS_MGPCR3 - Master General Purpose Control Register (RW) </td></tr>
<tr id="row_99_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields.html" target="_self">_hw_axbs_mgpcr3::_hw_axbs_mgpcr3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_100_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__mgpcr4.html" target="_self">_hw_axbs_mgpcr4</a></td><td class="desc">HW_AXBS_MGPCR4 - Master General Purpose Control Register (RW) </td></tr>
<tr id="row_101_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields.html" target="_self">_hw_axbs_mgpcr4::_hw_axbs_mgpcr4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_102_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__mgpcr5.html" target="_self">_hw_axbs_mgpcr5</a></td><td class="desc">HW_AXBS_MGPCR5 - Master General Purpose Control Register (RW) </td></tr>
<tr id="row_103_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__mgpcr5_1_1__hw__axbs__mgpcr5__bitfields.html" target="_self">_hw_axbs_mgpcr5::_hw_axbs_mgpcr5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_104_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__axbs__prsn.html" target="_self">_hw_axbs_prsn</a></td><td class="desc">HW_AXBS_PRSn - Priority Registers Slave (RW) </td></tr>
<tr id="row_105_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields.html" target="_self">_hw_axbs_prsn::_hw_axbs_prsn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_106_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can.html" target="_self">_hw_can</a></td><td class="desc">All CAN module registers </td></tr>
<tr id="row_107_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__crcr.html" target="_self">_hw_can_crcr</a></td><td class="desc">HW_CAN_CRCR - CRC Register (RO) </td></tr>
<tr id="row_108_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__crcr_1_1__hw__can__crcr__bitfields.html" target="_self">_hw_can_crcr::_hw_can_crcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_109_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__csn.html" target="_self">_hw_can_csn</a></td><td class="desc">HW_CAN_CSn - Message Buffer 0 CS Register (RW) </td></tr>
<tr id="row_110_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__csn_1_1__hw__can__csn__bitfields.html" target="_self">_hw_can_csn::_hw_can_csn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_111_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__ctrl1.html" target="_self">_hw_can_ctrl1</a></td><td class="desc">HW_CAN_CTRL1 - Control 1 register (RW) </td></tr>
<tr id="row_112_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields.html" target="_self">_hw_can_ctrl1::_hw_can_ctrl1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_113_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__ctrl2.html" target="_self">_hw_can_ctrl2</a></td><td class="desc">HW_CAN_CTRL2 - Control 2 register (RW) </td></tr>
<tr id="row_114_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields.html" target="_self">_hw_can_ctrl2::_hw_can_ctrl2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_115_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__ecr.html" target="_self">_hw_can_ecr</a></td><td class="desc">HW_CAN_ECR - Error Counter (RW) </td></tr>
<tr id="row_116_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__ecr_1_1__hw__can__ecr__bitfields.html" target="_self">_hw_can_ecr::_hw_can_ecr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_117_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__esr1.html" target="_self">_hw_can_esr1</a></td><td class="desc">HW_CAN_ESR1 - Error and Status 1 register (RW) </td></tr>
<tr id="row_118_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__esr1_1_1__hw__can__esr1__bitfields.html" target="_self">_hw_can_esr1::_hw_can_esr1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_119_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__esr2.html" target="_self">_hw_can_esr2</a></td><td class="desc">HW_CAN_ESR2 - Error and Status 2 register (RO) </td></tr>
<tr id="row_120_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__esr2_1_1__hw__can__esr2__bitfields.html" target="_self">_hw_can_esr2::_hw_can_esr2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_121_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__idn.html" target="_self">_hw_can_idn</a></td><td class="desc">HW_CAN_IDn - Message Buffer 0 ID Register (RW) </td></tr>
<tr id="row_122_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__idn_1_1__hw__can__idn__bitfields.html" target="_self">_hw_can_idn::_hw_can_idn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_123_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__iflag1.html" target="_self">_hw_can_iflag1</a></td><td class="desc">HW_CAN_IFLAG1 - Interrupt Flags 1 register (W1C) </td></tr>
<tr id="row_124_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__iflag1_1_1__hw__can__iflag1__bitfields.html" target="_self">_hw_can_iflag1::_hw_can_iflag1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_125_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__imask1.html" target="_self">_hw_can_imask1</a></td><td class="desc">HW_CAN_IMASK1 - Interrupt Masks 1 register (RW) </td></tr>
<tr id="row_126_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__imask1_1_1__hw__can__imask1__bitfields.html" target="_self">_hw_can_imask1::_hw_can_imask1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_127_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__mcr.html" target="_self">_hw_can_mcr</a></td><td class="desc">HW_CAN_MCR - Module Configuration Register (RW) </td></tr>
<tr id="row_128_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__mcr_1_1__hw__can__mcr__bitfields.html" target="_self">_hw_can_mcr::_hw_can_mcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_129_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__rx14mask.html" target="_self">_hw_can_rx14mask</a></td><td class="desc">HW_CAN_RX14MASK - Rx 14 Mask register (RW) </td></tr>
<tr id="row_130_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__rx14mask_1_1__hw__can__rx14mask__bitfields.html" target="_self">_hw_can_rx14mask::_hw_can_rx14mask_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_131_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__rx15mask.html" target="_self">_hw_can_rx15mask</a></td><td class="desc">HW_CAN_RX15MASK - Rx 15 Mask register (RW) </td></tr>
<tr id="row_132_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__rx15mask_1_1__hw__can__rx15mask__bitfields.html" target="_self">_hw_can_rx15mask::_hw_can_rx15mask_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_133_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__rxfgmask.html" target="_self">_hw_can_rxfgmask</a></td><td class="desc">HW_CAN_RXFGMASK - Rx FIFO Global Mask register (RW) </td></tr>
<tr id="row_134_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__rxfgmask_1_1__hw__can__rxfgmask__bitfields.html" target="_self">_hw_can_rxfgmask::_hw_can_rxfgmask_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_135_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__rxfir.html" target="_self">_hw_can_rxfir</a></td><td class="desc">HW_CAN_RXFIR - Rx FIFO Information Register (RO) </td></tr>
<tr id="row_136_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__rxfir_1_1__hw__can__rxfir__bitfields.html" target="_self">_hw_can_rxfir::_hw_can_rxfir_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_137_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__rximrn.html" target="_self">_hw_can_rximrn</a></td><td class="desc">HW_CAN_RXIMRn - Rx Individual Mask Registers (RW) </td></tr>
<tr id="row_138_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__rximrn_1_1__hw__can__rximrn__bitfields.html" target="_self">_hw_can_rximrn::_hw_can_rximrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_139_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__rxmgmask.html" target="_self">_hw_can_rxmgmask</a></td><td class="desc">HW_CAN_RXMGMASK - Rx Mailboxes Global Mask Register (RW) </td></tr>
<tr id="row_140_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__rxmgmask_1_1__hw__can__rxmgmask__bitfields.html" target="_self">_hw_can_rxmgmask::_hw_can_rxmgmask_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_141_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__timer.html" target="_self">_hw_can_timer</a></td><td class="desc">HW_CAN_TIMER - Free Running Timer (RW) </td></tr>
<tr id="row_142_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__timer_1_1__hw__can__timer__bitfields.html" target="_self">_hw_can_timer::_hw_can_timer_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_143_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__word0n.html" target="_self">_hw_can_word0n</a></td><td class="desc">HW_CAN_WORD0n - Message Buffer 0 WORD0 Register (RW) </td></tr>
<tr id="row_144_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__word0n_1_1__hw__can__word0n__bitfields.html" target="_self">_hw_can_word0n::_hw_can_word0n_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_145_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__can__word1n.html" target="_self">_hw_can_word1n</a></td><td class="desc">HW_CAN_WORD1n - Message Buffer 0 WORD1 Register (RW) </td></tr>
<tr id="row_146_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__can__word1n_1_1__hw__can__word1n__bitfields.html" target="_self">_hw_can_word1n::_hw_can_word1n_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_147_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau.html" target="_self">_hw_cau</a></td><td class="desc">All CAU module registers </td></tr>
<tr id="row_148_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca0.html" target="_self">_hw_cau_adr_ca0</a></td><td class="desc">HW_CAU_ADR_CA0 - General Purpose Register 0 - Add to register command (WO) </td></tr>
<tr id="row_149_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca0_1_1__hw__cau__adr__ca0__bitfields.html" target="_self">_hw_cau_adr_ca0::_hw_cau_adr_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_150_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca1.html" target="_self">_hw_cau_adr_ca1</a></td><td class="desc">HW_CAU_ADR_CA1 - General Purpose Register 1 - Add to register command (WO) </td></tr>
<tr id="row_151_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca1_1_1__hw__cau__adr__ca1__bitfields.html" target="_self">_hw_cau_adr_ca1::_hw_cau_adr_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_152_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca2.html" target="_self">_hw_cau_adr_ca2</a></td><td class="desc">HW_CAU_ADR_CA2 - General Purpose Register 2 - Add to register command (WO) </td></tr>
<tr id="row_153_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca2_1_1__hw__cau__adr__ca2__bitfields.html" target="_self">_hw_cau_adr_ca2::_hw_cau_adr_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_154_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca3.html" target="_self">_hw_cau_adr_ca3</a></td><td class="desc">HW_CAU_ADR_CA3 - General Purpose Register 3 - Add to register command (WO) </td></tr>
<tr id="row_155_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca3_1_1__hw__cau__adr__ca3__bitfields.html" target="_self">_hw_cau_adr_ca3::_hw_cau_adr_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_156_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca4.html" target="_self">_hw_cau_adr_ca4</a></td><td class="desc">HW_CAU_ADR_CA4 - General Purpose Register 4 - Add to register command (WO) </td></tr>
<tr id="row_157_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca4_1_1__hw__cau__adr__ca4__bitfields.html" target="_self">_hw_cau_adr_ca4::_hw_cau_adr_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_158_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca5.html" target="_self">_hw_cau_adr_ca5</a></td><td class="desc">HW_CAU_ADR_CA5 - General Purpose Register 5 - Add to register command (WO) </td></tr>
<tr id="row_159_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca5_1_1__hw__cau__adr__ca5__bitfields.html" target="_self">_hw_cau_adr_ca5::_hw_cau_adr_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_160_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca6.html" target="_self">_hw_cau_adr_ca6</a></td><td class="desc">HW_CAU_ADR_CA6 - General Purpose Register 6 - Add to register command (WO) </td></tr>
<tr id="row_161_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca6_1_1__hw__cau__adr__ca6__bitfields.html" target="_self">_hw_cau_adr_ca6::_hw_cau_adr_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_162_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca7.html" target="_self">_hw_cau_adr_ca7</a></td><td class="desc">HW_CAU_ADR_CA7 - General Purpose Register 7 - Add to register command (WO) </td></tr>
<tr id="row_163_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca7_1_1__hw__cau__adr__ca7__bitfields.html" target="_self">_hw_cau_adr_ca7::_hw_cau_adr_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_164_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__ca8.html" target="_self">_hw_cau_adr_ca8</a></td><td class="desc">HW_CAU_ADR_CA8 - General Purpose Register 8 - Add to register command (WO) </td></tr>
<tr id="row_165_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__ca8_1_1__hw__cau__adr__ca8__bitfields.html" target="_self">_hw_cau_adr_ca8::_hw_cau_adr_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_166_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__caa.html" target="_self">_hw_cau_adr_caa</a></td><td class="desc">HW_CAU_ADR_CAA - Accumulator register - Add to register command (WO) </td></tr>
<tr id="row_167_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__caa_1_1__hw__cau__adr__caa__bitfields.html" target="_self">_hw_cau_adr_caa::_hw_cau_adr_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_168_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__adr__casr.html" target="_self">_hw_cau_adr_casr</a></td><td class="desc">HW_CAU_ADR_CASR - Status register - Add Register command (WO) </td></tr>
<tr id="row_169_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__adr__casr_1_1__hw__cau__adr__casr__bitfields.html" target="_self">_hw_cau_adr_casr::_hw_cau_adr_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_170_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca0.html" target="_self">_hw_cau_aesc_ca0</a></td><td class="desc">HW_CAU_AESC_CA0 - General Purpose Register 0 - AES Column Operation command (WO) </td></tr>
<tr id="row_171_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca0_1_1__hw__cau__aesc__ca0__bitfields.html" target="_self">_hw_cau_aesc_ca0::_hw_cau_aesc_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_172_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca1.html" target="_self">_hw_cau_aesc_ca1</a></td><td class="desc">HW_CAU_AESC_CA1 - General Purpose Register 1 - AES Column Operation command (WO) </td></tr>
<tr id="row_173_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca1_1_1__hw__cau__aesc__ca1__bitfields.html" target="_self">_hw_cau_aesc_ca1::_hw_cau_aesc_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_174_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca2.html" target="_self">_hw_cau_aesc_ca2</a></td><td class="desc">HW_CAU_AESC_CA2 - General Purpose Register 2 - AES Column Operation command (WO) </td></tr>
<tr id="row_175_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca2_1_1__hw__cau__aesc__ca2__bitfields.html" target="_self">_hw_cau_aesc_ca2::_hw_cau_aesc_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_176_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca3.html" target="_self">_hw_cau_aesc_ca3</a></td><td class="desc">HW_CAU_AESC_CA3 - General Purpose Register 3 - AES Column Operation command (WO) </td></tr>
<tr id="row_177_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca3_1_1__hw__cau__aesc__ca3__bitfields.html" target="_self">_hw_cau_aesc_ca3::_hw_cau_aesc_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_178_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca4.html" target="_self">_hw_cau_aesc_ca4</a></td><td class="desc">HW_CAU_AESC_CA4 - General Purpose Register 4 - AES Column Operation command (WO) </td></tr>
<tr id="row_179_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca4_1_1__hw__cau__aesc__ca4__bitfields.html" target="_self">_hw_cau_aesc_ca4::_hw_cau_aesc_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_180_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca5.html" target="_self">_hw_cau_aesc_ca5</a></td><td class="desc">HW_CAU_AESC_CA5 - General Purpose Register 5 - AES Column Operation command (WO) </td></tr>
<tr id="row_181_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca5_1_1__hw__cau__aesc__ca5__bitfields.html" target="_self">_hw_cau_aesc_ca5::_hw_cau_aesc_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_182_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca6.html" target="_self">_hw_cau_aesc_ca6</a></td><td class="desc">HW_CAU_AESC_CA6 - General Purpose Register 6 - AES Column Operation command (WO) </td></tr>
<tr id="row_183_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca6_1_1__hw__cau__aesc__ca6__bitfields.html" target="_self">_hw_cau_aesc_ca6::_hw_cau_aesc_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_184_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca7.html" target="_self">_hw_cau_aesc_ca7</a></td><td class="desc">HW_CAU_AESC_CA7 - General Purpose Register 7 - AES Column Operation command (WO) </td></tr>
<tr id="row_185_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca7_1_1__hw__cau__aesc__ca7__bitfields.html" target="_self">_hw_cau_aesc_ca7::_hw_cau_aesc_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_186_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__ca8.html" target="_self">_hw_cau_aesc_ca8</a></td><td class="desc">HW_CAU_AESC_CA8 - General Purpose Register 8 - AES Column Operation command (WO) </td></tr>
<tr id="row_187_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__ca8_1_1__hw__cau__aesc__ca8__bitfields.html" target="_self">_hw_cau_aesc_ca8::_hw_cau_aesc_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_188_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__caa.html" target="_self">_hw_cau_aesc_caa</a></td><td class="desc">HW_CAU_AESC_CAA - Accumulator register - AES Column Operation command (WO) </td></tr>
<tr id="row_189_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__caa_1_1__hw__cau__aesc__caa__bitfields.html" target="_self">_hw_cau_aesc_caa::_hw_cau_aesc_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_190_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesc__casr.html" target="_self">_hw_cau_aesc_casr</a></td><td class="desc">HW_CAU_AESC_CASR - Status register - AES Column Operation command (WO) </td></tr>
<tr id="row_191_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesc__casr_1_1__hw__cau__aesc__casr__bitfields.html" target="_self">_hw_cau_aesc_casr::_hw_cau_aesc_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_192_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca0.html" target="_self">_hw_cau_aesic_ca0</a></td><td class="desc">HW_CAU_AESIC_CA0 - General Purpose Register 0 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_193_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca0_1_1__hw__cau__aesic__ca0__bitfields.html" target="_self">_hw_cau_aesic_ca0::_hw_cau_aesic_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_194_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca1.html" target="_self">_hw_cau_aesic_ca1</a></td><td class="desc">HW_CAU_AESIC_CA1 - General Purpose Register 1 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_195_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca1_1_1__hw__cau__aesic__ca1__bitfields.html" target="_self">_hw_cau_aesic_ca1::_hw_cau_aesic_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_196_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca2.html" target="_self">_hw_cau_aesic_ca2</a></td><td class="desc">HW_CAU_AESIC_CA2 - General Purpose Register 2 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_197_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca2_1_1__hw__cau__aesic__ca2__bitfields.html" target="_self">_hw_cau_aesic_ca2::_hw_cau_aesic_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_198_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca3.html" target="_self">_hw_cau_aesic_ca3</a></td><td class="desc">HW_CAU_AESIC_CA3 - General Purpose Register 3 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_199_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca3_1_1__hw__cau__aesic__ca3__bitfields.html" target="_self">_hw_cau_aesic_ca3::_hw_cau_aesic_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_200_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca4.html" target="_self">_hw_cau_aesic_ca4</a></td><td class="desc">HW_CAU_AESIC_CA4 - General Purpose Register 4 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_201_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca4_1_1__hw__cau__aesic__ca4__bitfields.html" target="_self">_hw_cau_aesic_ca4::_hw_cau_aesic_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_202_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca5.html" target="_self">_hw_cau_aesic_ca5</a></td><td class="desc">HW_CAU_AESIC_CA5 - General Purpose Register 5 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_203_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca5_1_1__hw__cau__aesic__ca5__bitfields.html" target="_self">_hw_cau_aesic_ca5::_hw_cau_aesic_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_204_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca6.html" target="_self">_hw_cau_aesic_ca6</a></td><td class="desc">HW_CAU_AESIC_CA6 - General Purpose Register 6 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_205_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca6_1_1__hw__cau__aesic__ca6__bitfields.html" target="_self">_hw_cau_aesic_ca6::_hw_cau_aesic_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_206_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca7.html" target="_self">_hw_cau_aesic_ca7</a></td><td class="desc">HW_CAU_AESIC_CA7 - General Purpose Register 7 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_207_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca7_1_1__hw__cau__aesic__ca7__bitfields.html" target="_self">_hw_cau_aesic_ca7::_hw_cau_aesic_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_208_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__ca8.html" target="_self">_hw_cau_aesic_ca8</a></td><td class="desc">HW_CAU_AESIC_CA8 - General Purpose Register 8 - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_209_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__ca8_1_1__hw__cau__aesic__ca8__bitfields.html" target="_self">_hw_cau_aesic_ca8::_hw_cau_aesic_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_210_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__caa.html" target="_self">_hw_cau_aesic_caa</a></td><td class="desc">HW_CAU_AESIC_CAA - Accumulator register - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_211_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__caa_1_1__hw__cau__aesic__caa__bitfields.html" target="_self">_hw_cau_aesic_caa::_hw_cau_aesic_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_212_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__aesic__casr.html" target="_self">_hw_cau_aesic_casr</a></td><td class="desc">HW_CAU_AESIC_CASR - Status register - AES Inverse Column Operation command (WO) </td></tr>
<tr id="row_213_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__aesic__casr_1_1__hw__cau__aesic__casr__bitfields.html" target="_self">_hw_cau_aesic_casr::_hw_cau_aesic_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_214_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct0.html" target="_self">_hw_cau_direct0</a></td><td class="desc">HW_CAU_DIRECT0 - Direct access register 0 (WO) </td></tr>
<tr id="row_215_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields.html" target="_self">_hw_cau_direct0::_hw_cau_direct0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_216_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct1.html" target="_self">_hw_cau_direct1</a></td><td class="desc">HW_CAU_DIRECT1 - Direct access register 1 (WO) </td></tr>
<tr id="row_217_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct10.html" target="_self">_hw_cau_direct10</a></td><td class="desc">HW_CAU_DIRECT10 - Direct access register 10 (WO) </td></tr>
<tr id="row_218_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct10_1_1__hw__cau__direct10__bitfields.html" target="_self">_hw_cau_direct10::_hw_cau_direct10_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_219_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct11.html" target="_self">_hw_cau_direct11</a></td><td class="desc">HW_CAU_DIRECT11 - Direct access register 11 (WO) </td></tr>
<tr id="row_220_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct11_1_1__hw__cau__direct11__bitfields.html" target="_self">_hw_cau_direct11::_hw_cau_direct11_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_221_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct12.html" target="_self">_hw_cau_direct12</a></td><td class="desc">HW_CAU_DIRECT12 - Direct access register 12 (WO) </td></tr>
<tr id="row_222_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct12_1_1__hw__cau__direct12__bitfields.html" target="_self">_hw_cau_direct12::_hw_cau_direct12_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_223_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct13.html" target="_self">_hw_cau_direct13</a></td><td class="desc">HW_CAU_DIRECT13 - Direct access register 13 (WO) </td></tr>
<tr id="row_224_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct13_1_1__hw__cau__direct13__bitfields.html" target="_self">_hw_cau_direct13::_hw_cau_direct13_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_225_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct14.html" target="_self">_hw_cau_direct14</a></td><td class="desc">HW_CAU_DIRECT14 - Direct access register 14 (WO) </td></tr>
<tr id="row_226_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct14_1_1__hw__cau__direct14__bitfields.html" target="_self">_hw_cau_direct14::_hw_cau_direct14_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_227_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct15.html" target="_self">_hw_cau_direct15</a></td><td class="desc">HW_CAU_DIRECT15 - Direct access register 15 (WO) </td></tr>
<tr id="row_228_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct15_1_1__hw__cau__direct15__bitfields.html" target="_self">_hw_cau_direct15::_hw_cau_direct15_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_229_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct1_1_1__hw__cau__direct1__bitfields.html" target="_self">_hw_cau_direct1::_hw_cau_direct1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_230_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct2.html" target="_self">_hw_cau_direct2</a></td><td class="desc">HW_CAU_DIRECT2 - Direct access register 2 (WO) </td></tr>
<tr id="row_231_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct2_1_1__hw__cau__direct2__bitfields.html" target="_self">_hw_cau_direct2::_hw_cau_direct2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_232_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct3.html" target="_self">_hw_cau_direct3</a></td><td class="desc">HW_CAU_DIRECT3 - Direct access register 3 (WO) </td></tr>
<tr id="row_233_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct3_1_1__hw__cau__direct3__bitfields.html" target="_self">_hw_cau_direct3::_hw_cau_direct3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_234_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct4.html" target="_self">_hw_cau_direct4</a></td><td class="desc">HW_CAU_DIRECT4 - Direct access register 4 (WO) </td></tr>
<tr id="row_235_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct4_1_1__hw__cau__direct4__bitfields.html" target="_self">_hw_cau_direct4::_hw_cau_direct4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_236_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct5.html" target="_self">_hw_cau_direct5</a></td><td class="desc">HW_CAU_DIRECT5 - Direct access register 5 (WO) </td></tr>
<tr id="row_237_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct5_1_1__hw__cau__direct5__bitfields.html" target="_self">_hw_cau_direct5::_hw_cau_direct5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_238_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct6.html" target="_self">_hw_cau_direct6</a></td><td class="desc">HW_CAU_DIRECT6 - Direct access register 6 (WO) </td></tr>
<tr id="row_239_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct6_1_1__hw__cau__direct6__bitfields.html" target="_self">_hw_cau_direct6::_hw_cau_direct6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_240_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct7.html" target="_self">_hw_cau_direct7</a></td><td class="desc">HW_CAU_DIRECT7 - Direct access register 7 (WO) </td></tr>
<tr id="row_241_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct7_1_1__hw__cau__direct7__bitfields.html" target="_self">_hw_cau_direct7::_hw_cau_direct7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_242_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct8.html" target="_self">_hw_cau_direct8</a></td><td class="desc">HW_CAU_DIRECT8 - Direct access register 8 (WO) </td></tr>
<tr id="row_243_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct8_1_1__hw__cau__direct8__bitfields.html" target="_self">_hw_cau_direct8::_hw_cau_direct8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_244_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__direct9.html" target="_self">_hw_cau_direct9</a></td><td class="desc">HW_CAU_DIRECT9 - Direct access register 9 (WO) </td></tr>
<tr id="row_245_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__direct9_1_1__hw__cau__direct9__bitfields.html" target="_self">_hw_cau_direct9::_hw_cau_direct9_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_246_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca0.html" target="_self">_hw_cau_ldr_ca0</a></td><td class="desc">HW_CAU_LDR_CA0 - General Purpose Register 0 - Load Register command (WO) </td></tr>
<tr id="row_247_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca0_1_1__hw__cau__ldr__ca0__bitfields.html" target="_self">_hw_cau_ldr_ca0::_hw_cau_ldr_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_248_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca1.html" target="_self">_hw_cau_ldr_ca1</a></td><td class="desc">HW_CAU_LDR_CA1 - General Purpose Register 1 - Load Register command (WO) </td></tr>
<tr id="row_249_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca1_1_1__hw__cau__ldr__ca1__bitfields.html" target="_self">_hw_cau_ldr_ca1::_hw_cau_ldr_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_250_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca2.html" target="_self">_hw_cau_ldr_ca2</a></td><td class="desc">HW_CAU_LDR_CA2 - General Purpose Register 2 - Load Register command (WO) </td></tr>
<tr id="row_251_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca2_1_1__hw__cau__ldr__ca2__bitfields.html" target="_self">_hw_cau_ldr_ca2::_hw_cau_ldr_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_252_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca3.html" target="_self">_hw_cau_ldr_ca3</a></td><td class="desc">HW_CAU_LDR_CA3 - General Purpose Register 3 - Load Register command (WO) </td></tr>
<tr id="row_253_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca3_1_1__hw__cau__ldr__ca3__bitfields.html" target="_self">_hw_cau_ldr_ca3::_hw_cau_ldr_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_254_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca4.html" target="_self">_hw_cau_ldr_ca4</a></td><td class="desc">HW_CAU_LDR_CA4 - General Purpose Register 4 - Load Register command (WO) </td></tr>
<tr id="row_255_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca4_1_1__hw__cau__ldr__ca4__bitfields.html" target="_self">_hw_cau_ldr_ca4::_hw_cau_ldr_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_256_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca5.html" target="_self">_hw_cau_ldr_ca5</a></td><td class="desc">HW_CAU_LDR_CA5 - General Purpose Register 5 - Load Register command (WO) </td></tr>
<tr id="row_257_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca5_1_1__hw__cau__ldr__ca5__bitfields.html" target="_self">_hw_cau_ldr_ca5::_hw_cau_ldr_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_258_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca6.html" target="_self">_hw_cau_ldr_ca6</a></td><td class="desc">HW_CAU_LDR_CA6 - General Purpose Register 6 - Load Register command (WO) </td></tr>
<tr id="row_259_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca6_1_1__hw__cau__ldr__ca6__bitfields.html" target="_self">_hw_cau_ldr_ca6::_hw_cau_ldr_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_260_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca7.html" target="_self">_hw_cau_ldr_ca7</a></td><td class="desc">HW_CAU_LDR_CA7 - General Purpose Register 7 - Load Register command (WO) </td></tr>
<tr id="row_261_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca7_1_1__hw__cau__ldr__ca7__bitfields.html" target="_self">_hw_cau_ldr_ca7::_hw_cau_ldr_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_262_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__ca8.html" target="_self">_hw_cau_ldr_ca8</a></td><td class="desc">HW_CAU_LDR_CA8 - General Purpose Register 8 - Load Register command (WO) </td></tr>
<tr id="row_263_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__ca8_1_1__hw__cau__ldr__ca8__bitfields.html" target="_self">_hw_cau_ldr_ca8::_hw_cau_ldr_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_264_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__caa.html" target="_self">_hw_cau_ldr_caa</a></td><td class="desc">HW_CAU_LDR_CAA - Accumulator register - Load Register command (WO) </td></tr>
<tr id="row_265_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__caa_1_1__hw__cau__ldr__caa__bitfields.html" target="_self">_hw_cau_ldr_caa::_hw_cau_ldr_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_266_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__ldr__casr.html" target="_self">_hw_cau_ldr_casr</a></td><td class="desc">HW_CAU_LDR_CASR - Status register - Load Register command (WO) </td></tr>
<tr id="row_267_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields.html" target="_self">_hw_cau_ldr_casr::_hw_cau_ldr_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_268_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca0.html" target="_self">_hw_cau_radr_ca0</a></td><td class="desc">HW_CAU_RADR_CA0 - General Purpose Register 0 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_269_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca0_1_1__hw__cau__radr__ca0__bitfields.html" target="_self">_hw_cau_radr_ca0::_hw_cau_radr_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_270_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca1.html" target="_self">_hw_cau_radr_ca1</a></td><td class="desc">HW_CAU_RADR_CA1 - General Purpose Register 1 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_271_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca1_1_1__hw__cau__radr__ca1__bitfields.html" target="_self">_hw_cau_radr_ca1::_hw_cau_radr_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_272_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca2.html" target="_self">_hw_cau_radr_ca2</a></td><td class="desc">HW_CAU_RADR_CA2 - General Purpose Register 2 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_273_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca2_1_1__hw__cau__radr__ca2__bitfields.html" target="_self">_hw_cau_radr_ca2::_hw_cau_radr_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_274_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca3.html" target="_self">_hw_cau_radr_ca3</a></td><td class="desc">HW_CAU_RADR_CA3 - General Purpose Register 3 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_275_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca3_1_1__hw__cau__radr__ca3__bitfields.html" target="_self">_hw_cau_radr_ca3::_hw_cau_radr_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_276_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca4.html" target="_self">_hw_cau_radr_ca4</a></td><td class="desc">HW_CAU_RADR_CA4 - General Purpose Register 4 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_277_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca4_1_1__hw__cau__radr__ca4__bitfields.html" target="_self">_hw_cau_radr_ca4::_hw_cau_radr_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_278_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca5.html" target="_self">_hw_cau_radr_ca5</a></td><td class="desc">HW_CAU_RADR_CA5 - General Purpose Register 5 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_279_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca5_1_1__hw__cau__radr__ca5__bitfields.html" target="_self">_hw_cau_radr_ca5::_hw_cau_radr_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_280_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca6.html" target="_self">_hw_cau_radr_ca6</a></td><td class="desc">HW_CAU_RADR_CA6 - General Purpose Register 6 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_281_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca6_1_1__hw__cau__radr__ca6__bitfields.html" target="_self">_hw_cau_radr_ca6::_hw_cau_radr_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_282_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca7.html" target="_self">_hw_cau_radr_ca7</a></td><td class="desc">HW_CAU_RADR_CA7 - General Purpose Register 7 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_283_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca7_1_1__hw__cau__radr__ca7__bitfields.html" target="_self">_hw_cau_radr_ca7::_hw_cau_radr_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_284_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__ca8.html" target="_self">_hw_cau_radr_ca8</a></td><td class="desc">HW_CAU_RADR_CA8 - General Purpose Register 8 - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_285_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__ca8_1_1__hw__cau__radr__ca8__bitfields.html" target="_self">_hw_cau_radr_ca8::_hw_cau_radr_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_286_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__caa.html" target="_self">_hw_cau_radr_caa</a></td><td class="desc">HW_CAU_RADR_CAA - Accumulator register - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_287_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__caa_1_1__hw__cau__radr__caa__bitfields.html" target="_self">_hw_cau_radr_caa::_hw_cau_radr_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_288_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__radr__casr.html" target="_self">_hw_cau_radr_casr</a></td><td class="desc">HW_CAU_RADR_CASR - Status register - Reverse and Add to Register command (WO) </td></tr>
<tr id="row_289_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__radr__casr_1_1__hw__cau__radr__casr__bitfields.html" target="_self">_hw_cau_radr_casr::_hw_cau_radr_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_290_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca0.html" target="_self">_hw_cau_rotl_ca0</a></td><td class="desc">HW_CAU_ROTL_CA0 - General Purpose Register 0 - Rotate Left command (WO) </td></tr>
<tr id="row_291_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca0_1_1__hw__cau__rotl__ca0__bitfields.html" target="_self">_hw_cau_rotl_ca0::_hw_cau_rotl_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_292_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca1.html" target="_self">_hw_cau_rotl_ca1</a></td><td class="desc">HW_CAU_ROTL_CA1 - General Purpose Register 1 - Rotate Left command (WO) </td></tr>
<tr id="row_293_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca1_1_1__hw__cau__rotl__ca1__bitfields.html" target="_self">_hw_cau_rotl_ca1::_hw_cau_rotl_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_294_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca2.html" target="_self">_hw_cau_rotl_ca2</a></td><td class="desc">HW_CAU_ROTL_CA2 - General Purpose Register 2 - Rotate Left command (WO) </td></tr>
<tr id="row_295_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca2_1_1__hw__cau__rotl__ca2__bitfields.html" target="_self">_hw_cau_rotl_ca2::_hw_cau_rotl_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_296_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca3.html" target="_self">_hw_cau_rotl_ca3</a></td><td class="desc">HW_CAU_ROTL_CA3 - General Purpose Register 3 - Rotate Left command (WO) </td></tr>
<tr id="row_297_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca3_1_1__hw__cau__rotl__ca3__bitfields.html" target="_self">_hw_cau_rotl_ca3::_hw_cau_rotl_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_298_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca4.html" target="_self">_hw_cau_rotl_ca4</a></td><td class="desc">HW_CAU_ROTL_CA4 - General Purpose Register 4 - Rotate Left command (WO) </td></tr>
<tr id="row_299_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca4_1_1__hw__cau__rotl__ca4__bitfields.html" target="_self">_hw_cau_rotl_ca4::_hw_cau_rotl_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_300_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca5.html" target="_self">_hw_cau_rotl_ca5</a></td><td class="desc">HW_CAU_ROTL_CA5 - General Purpose Register 5 - Rotate Left command (WO) </td></tr>
<tr id="row_301_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca5_1_1__hw__cau__rotl__ca5__bitfields.html" target="_self">_hw_cau_rotl_ca5::_hw_cau_rotl_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_302_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca6.html" target="_self">_hw_cau_rotl_ca6</a></td><td class="desc">HW_CAU_ROTL_CA6 - General Purpose Register 6 - Rotate Left command (WO) </td></tr>
<tr id="row_303_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca6_1_1__hw__cau__rotl__ca6__bitfields.html" target="_self">_hw_cau_rotl_ca6::_hw_cau_rotl_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_304_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca7.html" target="_self">_hw_cau_rotl_ca7</a></td><td class="desc">HW_CAU_ROTL_CA7 - General Purpose Register 7 - Rotate Left command (WO) </td></tr>
<tr id="row_305_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca7_1_1__hw__cau__rotl__ca7__bitfields.html" target="_self">_hw_cau_rotl_ca7::_hw_cau_rotl_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_306_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__ca8.html" target="_self">_hw_cau_rotl_ca8</a></td><td class="desc">HW_CAU_ROTL_CA8 - General Purpose Register 8 - Rotate Left command (WO) </td></tr>
<tr id="row_307_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__ca8_1_1__hw__cau__rotl__ca8__bitfields.html" target="_self">_hw_cau_rotl_ca8::_hw_cau_rotl_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_308_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__caa.html" target="_self">_hw_cau_rotl_caa</a></td><td class="desc">HW_CAU_ROTL_CAA - Accumulator register - Rotate Left command (WO) </td></tr>
<tr id="row_309_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__caa_1_1__hw__cau__rotl__caa__bitfields.html" target="_self">_hw_cau_rotl_caa::_hw_cau_rotl_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_310_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__rotl__casr.html" target="_self">_hw_cau_rotl_casr</a></td><td class="desc">HW_CAU_ROTL_CASR - Status register - Rotate Left command (WO) </td></tr>
<tr id="row_311_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__rotl__casr_1_1__hw__cau__rotl__casr__bitfields.html" target="_self">_hw_cau_rotl_casr::_hw_cau_rotl_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_312_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca0.html" target="_self">_hw_cau_str_ca0</a></td><td class="desc">HW_CAU_STR_CA0 - General Purpose Register 0 - Store Register command (RO) </td></tr>
<tr id="row_313_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca0_1_1__hw__cau__str__ca0__bitfields.html" target="_self">_hw_cau_str_ca0::_hw_cau_str_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_314_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca1.html" target="_self">_hw_cau_str_ca1</a></td><td class="desc">HW_CAU_STR_CA1 - General Purpose Register 1 - Store Register command (RO) </td></tr>
<tr id="row_315_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca1_1_1__hw__cau__str__ca1__bitfields.html" target="_self">_hw_cau_str_ca1::_hw_cau_str_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_316_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca2.html" target="_self">_hw_cau_str_ca2</a></td><td class="desc">HW_CAU_STR_CA2 - General Purpose Register 2 - Store Register command (RO) </td></tr>
<tr id="row_317_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca2_1_1__hw__cau__str__ca2__bitfields.html" target="_self">_hw_cau_str_ca2::_hw_cau_str_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_318_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca3.html" target="_self">_hw_cau_str_ca3</a></td><td class="desc">HW_CAU_STR_CA3 - General Purpose Register 3 - Store Register command (RO) </td></tr>
<tr id="row_319_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca3_1_1__hw__cau__str__ca3__bitfields.html" target="_self">_hw_cau_str_ca3::_hw_cau_str_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_320_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca4.html" target="_self">_hw_cau_str_ca4</a></td><td class="desc">HW_CAU_STR_CA4 - General Purpose Register 4 - Store Register command (RO) </td></tr>
<tr id="row_321_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca4_1_1__hw__cau__str__ca4__bitfields.html" target="_self">_hw_cau_str_ca4::_hw_cau_str_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_322_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca5.html" target="_self">_hw_cau_str_ca5</a></td><td class="desc">HW_CAU_STR_CA5 - General Purpose Register 5 - Store Register command (RO) </td></tr>
<tr id="row_323_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca5_1_1__hw__cau__str__ca5__bitfields.html" target="_self">_hw_cau_str_ca5::_hw_cau_str_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_324_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca6.html" target="_self">_hw_cau_str_ca6</a></td><td class="desc">HW_CAU_STR_CA6 - General Purpose Register 6 - Store Register command (RO) </td></tr>
<tr id="row_325_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca6_1_1__hw__cau__str__ca6__bitfields.html" target="_self">_hw_cau_str_ca6::_hw_cau_str_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_326_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca7.html" target="_self">_hw_cau_str_ca7</a></td><td class="desc">HW_CAU_STR_CA7 - General Purpose Register 7 - Store Register command (RO) </td></tr>
<tr id="row_327_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca7_1_1__hw__cau__str__ca7__bitfields.html" target="_self">_hw_cau_str_ca7::_hw_cau_str_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_328_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__ca8.html" target="_self">_hw_cau_str_ca8</a></td><td class="desc">HW_CAU_STR_CA8 - General Purpose Register 8 - Store Register command (RO) </td></tr>
<tr id="row_329_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__ca8_1_1__hw__cau__str__ca8__bitfields.html" target="_self">_hw_cau_str_ca8::_hw_cau_str_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_330_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__caa.html" target="_self">_hw_cau_str_caa</a></td><td class="desc">HW_CAU_STR_CAA - Accumulator register - Store Register command (RO) </td></tr>
<tr id="row_331_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__caa_1_1__hw__cau__str__caa__bitfields.html" target="_self">_hw_cau_str_caa::_hw_cau_str_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_332_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__str__casr.html" target="_self">_hw_cau_str_casr</a></td><td class="desc">HW_CAU_STR_CASR - Status register - Store Register command (RO) </td></tr>
<tr id="row_333_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__str__casr_1_1__hw__cau__str__casr__bitfields.html" target="_self">_hw_cau_str_casr::_hw_cau_str_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_334_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca0.html" target="_self">_hw_cau_xor_ca0</a></td><td class="desc">HW_CAU_XOR_CA0 - General Purpose Register 0 - Exclusive Or command (WO) </td></tr>
<tr id="row_335_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca0_1_1__hw__cau__xor__ca0__bitfields.html" target="_self">_hw_cau_xor_ca0::_hw_cau_xor_ca0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_336_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca1.html" target="_self">_hw_cau_xor_ca1</a></td><td class="desc">HW_CAU_XOR_CA1 - General Purpose Register 1 - Exclusive Or command (WO) </td></tr>
<tr id="row_337_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca1_1_1__hw__cau__xor__ca1__bitfields.html" target="_self">_hw_cau_xor_ca1::_hw_cau_xor_ca1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_338_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca2.html" target="_self">_hw_cau_xor_ca2</a></td><td class="desc">HW_CAU_XOR_CA2 - General Purpose Register 2 - Exclusive Or command (WO) </td></tr>
<tr id="row_339_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca2_1_1__hw__cau__xor__ca2__bitfields.html" target="_self">_hw_cau_xor_ca2::_hw_cau_xor_ca2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_340_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca3.html" target="_self">_hw_cau_xor_ca3</a></td><td class="desc">HW_CAU_XOR_CA3 - General Purpose Register 3 - Exclusive Or command (WO) </td></tr>
<tr id="row_341_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca3_1_1__hw__cau__xor__ca3__bitfields.html" target="_self">_hw_cau_xor_ca3::_hw_cau_xor_ca3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_342_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca4.html" target="_self">_hw_cau_xor_ca4</a></td><td class="desc">HW_CAU_XOR_CA4 - General Purpose Register 4 - Exclusive Or command (WO) </td></tr>
<tr id="row_343_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca4_1_1__hw__cau__xor__ca4__bitfields.html" target="_self">_hw_cau_xor_ca4::_hw_cau_xor_ca4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_344_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca5.html" target="_self">_hw_cau_xor_ca5</a></td><td class="desc">HW_CAU_XOR_CA5 - General Purpose Register 5 - Exclusive Or command (WO) </td></tr>
<tr id="row_345_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca5_1_1__hw__cau__xor__ca5__bitfields.html" target="_self">_hw_cau_xor_ca5::_hw_cau_xor_ca5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_346_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca6.html" target="_self">_hw_cau_xor_ca6</a></td><td class="desc">HW_CAU_XOR_CA6 - General Purpose Register 6 - Exclusive Or command (WO) </td></tr>
<tr id="row_347_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca6_1_1__hw__cau__xor__ca6__bitfields.html" target="_self">_hw_cau_xor_ca6::_hw_cau_xor_ca6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_348_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca7.html" target="_self">_hw_cau_xor_ca7</a></td><td class="desc">HW_CAU_XOR_CA7 - General Purpose Register 7 - Exclusive Or command (WO) </td></tr>
<tr id="row_349_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca7_1_1__hw__cau__xor__ca7__bitfields.html" target="_self">_hw_cau_xor_ca7::_hw_cau_xor_ca7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_350_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__ca8.html" target="_self">_hw_cau_xor_ca8</a></td><td class="desc">HW_CAU_XOR_CA8 - General Purpose Register 8 - Exclusive Or command (WO) </td></tr>
<tr id="row_351_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__ca8_1_1__hw__cau__xor__ca8__bitfields.html" target="_self">_hw_cau_xor_ca8::_hw_cau_xor_ca8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_352_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__caa.html" target="_self">_hw_cau_xor_caa</a></td><td class="desc">HW_CAU_XOR_CAA - Accumulator register - Exclusive Or command (WO) </td></tr>
<tr id="row_353_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__caa_1_1__hw__cau__xor__caa__bitfields.html" target="_self">_hw_cau_xor_caa::_hw_cau_xor_caa_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_354_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cau__xor__casr.html" target="_self">_hw_cau_xor_casr</a></td><td class="desc">HW_CAU_XOR_CASR - Status register - Exclusive Or command (WO) </td></tr>
<tr id="row_355_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cau__xor__casr_1_1__hw__cau__xor__casr__bitfields.html" target="_self">_hw_cau_xor_casr::_hw_cau_xor_casr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_356_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp.html" target="_self">_hw_cmp</a></td><td class="desc">All CMP module registers </td></tr>
<tr id="row_357_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmp__cr0.html" target="_self">_hw_cmp_cr0</a></td><td class="desc">HW_CMP_CR0 - CMP Control Register 0 (RW) </td></tr>
<tr id="row_358_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields.html" target="_self">_hw_cmp_cr0::_hw_cmp_cr0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_359_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmp__cr1.html" target="_self">_hw_cmp_cr1</a></td><td class="desc">HW_CMP_CR1 - CMP Control Register 1 (RW) </td></tr>
<tr id="row_360_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields.html" target="_self">_hw_cmp_cr1::_hw_cmp_cr1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_361_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmp__daccr.html" target="_self">_hw_cmp_daccr</a></td><td class="desc">HW_CMP_DACCR - DAC Control Register (RW) </td></tr>
<tr id="row_362_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp__daccr_1_1__hw__cmp__daccr__bitfields.html" target="_self">_hw_cmp_daccr::_hw_cmp_daccr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_363_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmp__fpr.html" target="_self">_hw_cmp_fpr</a></td><td class="desc">HW_CMP_FPR - CMP Filter Period Register (RW) </td></tr>
<tr id="row_364_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp__fpr_1_1__hw__cmp__fpr__bitfields.html" target="_self">_hw_cmp_fpr::_hw_cmp_fpr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_365_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmp__muxcr.html" target="_self">_hw_cmp_muxcr</a></td><td class="desc">HW_CMP_MUXCR - MUX Control Register (RW) </td></tr>
<tr id="row_366_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp__muxcr_1_1__hw__cmp__muxcr__bitfields.html" target="_self">_hw_cmp_muxcr::_hw_cmp_muxcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_367_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmp__scr.html" target="_self">_hw_cmp_scr</a></td><td class="desc">HW_CMP_SCR - CMP Status and Control Register (RW) </td></tr>
<tr id="row_368_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields.html" target="_self">_hw_cmp_scr::_hw_cmp_scr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_369_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt.html" target="_self">_hw_cmt</a></td><td class="desc">All CMT module registers </td></tr>
<tr id="row_370_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cgh1.html" target="_self">_hw_cmt_cgh1</a></td><td class="desc">HW_CMT_CGH1 - CMT Carrier Generator High Data Register 1 (RW) </td></tr>
<tr id="row_371_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html" target="_self">_hw_cmt_cgh1::_hw_cmt_cgh1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_372_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cgh2.html" target="_self">_hw_cmt_cgh2</a></td><td class="desc">HW_CMT_CGH2 - CMT Carrier Generator High Data Register 2 (RW) </td></tr>
<tr id="row_373_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cgh2_1_1__hw__cmt__cgh2__bitfields.html" target="_self">_hw_cmt_cgh2::_hw_cmt_cgh2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_374_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cgl1.html" target="_self">_hw_cmt_cgl1</a></td><td class="desc">HW_CMT_CGL1 - CMT Carrier Generator Low Data Register 1 (RW) </td></tr>
<tr id="row_375_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields.html" target="_self">_hw_cmt_cgl1::_hw_cmt_cgl1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_376_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cgl2.html" target="_self">_hw_cmt_cgl2</a></td><td class="desc">HW_CMT_CGL2 - CMT Carrier Generator Low Data Register 2 (RW) </td></tr>
<tr id="row_377_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cgl2_1_1__hw__cmt__cgl2__bitfields.html" target="_self">_hw_cmt_cgl2::_hw_cmt_cgl2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_378_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cmd1.html" target="_self">_hw_cmt_cmd1</a></td><td class="desc">HW_CMT_CMD1 - CMT Modulator Data Register Mark High (RW) </td></tr>
<tr id="row_379_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cmd1_1_1__hw__cmt__cmd1__bitfields.html" target="_self">_hw_cmt_cmd1::_hw_cmt_cmd1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_380_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cmd2.html" target="_self">_hw_cmt_cmd2</a></td><td class="desc">HW_CMT_CMD2 - CMT Modulator Data Register Mark Low (RW) </td></tr>
<tr id="row_381_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cmd2_1_1__hw__cmt__cmd2__bitfields.html" target="_self">_hw_cmt_cmd2::_hw_cmt_cmd2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_382_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cmd3.html" target="_self">_hw_cmt_cmd3</a></td><td class="desc">HW_CMT_CMD3 - CMT Modulator Data Register Space High (RW) </td></tr>
<tr id="row_383_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cmd3_1_1__hw__cmt__cmd3__bitfields.html" target="_self">_hw_cmt_cmd3::_hw_cmt_cmd3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_384_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__cmd4.html" target="_self">_hw_cmt_cmd4</a></td><td class="desc">HW_CMT_CMD4 - CMT Modulator Data Register Space Low (RW) </td></tr>
<tr id="row_385_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__cmd4_1_1__hw__cmt__cmd4__bitfields.html" target="_self">_hw_cmt_cmd4::_hw_cmt_cmd4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_386_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__dma.html" target="_self">_hw_cmt_dma</a></td><td class="desc">HW_CMT_DMA - CMT Direct Memory Access Register (RW) </td></tr>
<tr id="row_387_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields.html" target="_self">_hw_cmt_dma::_hw_cmt_dma_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_388_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__msc.html" target="_self">_hw_cmt_msc</a></td><td class="desc">HW_CMT_MSC - CMT Modulator Status and Control Register (RW) </td></tr>
<tr id="row_389_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html" target="_self">_hw_cmt_msc::_hw_cmt_msc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_390_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__oc.html" target="_self">_hw_cmt_oc</a></td><td class="desc">HW_CMT_OC - CMT Output Control Register (RW) </td></tr>
<tr id="row_391_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html" target="_self">_hw_cmt_oc::_hw_cmt_oc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_392_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__cmt__pps.html" target="_self">_hw_cmt_pps</a></td><td class="desc">HW_CMT_PPS - CMT Primary Prescaler Register (RW) </td></tr>
<tr id="row_393_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields.html" target="_self">_hw_cmt_pps::_hw_cmt_pps_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_394_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc.html" target="_self">_hw_crc</a></td><td class="desc">All CRC module registers </td></tr>
<tr id="row_395_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__ctrl.html" target="_self">_hw_crc_ctrl</a></td><td class="desc">HW_CRC_CTRL - CRC Control register (RW) </td></tr>
<tr id="row_396_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__ctrl_1_1__hw__crc__ctrl__bitfields.html" target="_self">_hw_crc_ctrl::_hw_crc_ctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_397_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__ctrlhu.html" target="_self">_hw_crc_ctrlhu</a></td><td class="desc">HW_CRC_CTRLHU - CRC_CTRLHU register. (RW) </td></tr>
<tr id="row_398_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__ctrlhu_1_1__hw__crc__ctrlhu__bitfields.html" target="_self">_hw_crc_ctrlhu::_hw_crc_ctrlhu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_399_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__data.html" target="_self">_hw_crc_data</a></td><td class="desc">HW_CRC_DATA - CRC Data register (RW) </td></tr>
<tr id="row_400_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__data_1_1__hw__crc__data__bitfields.html" target="_self">_hw_crc_data::_hw_crc_data_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_401_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__datah.html" target="_self">_hw_crc_datah</a></td><td class="desc">HW_CRC_DATAH - CRC_DATAH register. (RW) </td></tr>
<tr id="row_402_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__datah_1_1__hw__crc__datah__bitfields.html" target="_self">_hw_crc_datah::_hw_crc_datah_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_403_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__datahl.html" target="_self">_hw_crc_datahl</a></td><td class="desc">HW_CRC_DATAHL - CRC_DATAHL register. (RW) </td></tr>
<tr id="row_404_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__datahl_1_1__hw__crc__datahl__bitfields.html" target="_self">_hw_crc_datahl::_hw_crc_datahl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_405_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__datahu.html" target="_self">_hw_crc_datahu</a></td><td class="desc">HW_CRC_DATAHU - CRC_DATAHU register. (RW) </td></tr>
<tr id="row_406_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__datahu_1_1__hw__crc__datahu__bitfields.html" target="_self">_hw_crc_datahu::_hw_crc_datahu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_407_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__datal.html" target="_self">_hw_crc_datal</a></td><td class="desc">HW_CRC_DATAL - CRC_DATAL register. (RW) </td></tr>
<tr id="row_408_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__datal_1_1__hw__crc__datal__bitfields.html" target="_self">_hw_crc_datal::_hw_crc_datal_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_409_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__datall.html" target="_self">_hw_crc_datall</a></td><td class="desc">HW_CRC_DATALL - CRC_DATALL register. (RW) </td></tr>
<tr id="row_410_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__datall_1_1__hw__crc__datall__bitfields.html" target="_self">_hw_crc_datall::_hw_crc_datall_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_411_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__datalu.html" target="_self">_hw_crc_datalu</a></td><td class="desc">HW_CRC_DATALU - CRC_DATALU register. (RW) </td></tr>
<tr id="row_412_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__datalu_1_1__hw__crc__datalu__bitfields.html" target="_self">_hw_crc_datalu::_hw_crc_datalu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_413_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpoly.html" target="_self">_hw_crc_gpoly</a></td><td class="desc">HW_CRC_GPOLY - CRC Polynomial register (RW) </td></tr>
<tr id="row_414_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpoly_1_1__hw__crc__gpoly__bitfields.html" target="_self">_hw_crc_gpoly::_hw_crc_gpoly_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_415_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpolyh.html" target="_self">_hw_crc_gpolyh</a></td><td class="desc">HW_CRC_GPOLYH - CRC_GPOLYH register. (RW) </td></tr>
<tr id="row_416_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpolyh_1_1__hw__crc__gpolyh__bitfields.html" target="_self">_hw_crc_gpolyh::_hw_crc_gpolyh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_417_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpolyhl.html" target="_self">_hw_crc_gpolyhl</a></td><td class="desc">HW_CRC_GPOLYHL - CRC_GPOLYHL register. (RW) </td></tr>
<tr id="row_418_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpolyhl_1_1__hw__crc__gpolyhl__bitfields.html" target="_self">_hw_crc_gpolyhl::_hw_crc_gpolyhl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_419_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpolyhu.html" target="_self">_hw_crc_gpolyhu</a></td><td class="desc">HW_CRC_GPOLYHU - CRC_GPOLYHU register. (RW) </td></tr>
<tr id="row_420_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpolyhu_1_1__hw__crc__gpolyhu__bitfields.html" target="_self">_hw_crc_gpolyhu::_hw_crc_gpolyhu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_421_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpolyl.html" target="_self">_hw_crc_gpolyl</a></td><td class="desc">HW_CRC_GPOLYL - CRC_GPOLYL register. (RW) </td></tr>
<tr id="row_422_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpolyl_1_1__hw__crc__gpolyl__bitfields.html" target="_self">_hw_crc_gpolyl::_hw_crc_gpolyl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_423_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpolyll.html" target="_self">_hw_crc_gpolyll</a></td><td class="desc">HW_CRC_GPOLYLL - CRC_GPOLYLL register. (RW) </td></tr>
<tr id="row_424_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpolyll_1_1__hw__crc__gpolyll__bitfields.html" target="_self">_hw_crc_gpolyll::_hw_crc_gpolyll_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_425_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__crc__gpolylu.html" target="_self">_hw_crc_gpolylu</a></td><td class="desc">HW_CRC_GPOLYLU - CRC_GPOLYLU register. (RW) </td></tr>
<tr id="row_426_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__crc__gpolylu_1_1__hw__crc__gpolylu__bitfields.html" target="_self">_hw_crc_gpolylu::_hw_crc_gpolylu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_427_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac.html" target="_self">_hw_dac</a></td><td class="desc">All DAC module registers </td></tr>
<tr id="row_428_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dac__c0.html" target="_self">_hw_dac_c0</a></td><td class="desc">HW_DAC_C0 - DAC Control Register (RW) </td></tr>
<tr id="row_429_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html" target="_self">_hw_dac_c0::_hw_dac_c0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_430_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dac__c1.html" target="_self">_hw_dac_c1</a></td><td class="desc">HW_DAC_C1 - DAC Control Register 1 (RW) </td></tr>
<tr id="row_431_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html" target="_self">_hw_dac_c1::_hw_dac_c1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_432_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dac__c2.html" target="_self">_hw_dac_c2</a></td><td class="desc">HW_DAC_C2 - DAC Control Register 2 (RW) </td></tr>
<tr id="row_433_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields.html" target="_self">_hw_dac_c2::_hw_dac_c2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_434_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dac__datnh.html" target="_self">_hw_dac_datnh</a></td><td class="desc">HW_DAC_DATnH - DAC Data High Register (RW) </td></tr>
<tr id="row_435_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields.html" target="_self">_hw_dac_datnh::_hw_dac_datnh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_436_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dac__datnl.html" target="_self">_hw_dac_datnl</a></td><td class="desc">HW_DAC_DATnL - DAC Data Low Register (RW) </td></tr>
<tr id="row_437_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html" target="_self">_hw_dac_datnl::_hw_dac_datnl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_438_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dac__sr.html" target="_self">_hw_dac_sr</a></td><td class="desc">HW_DAC_SR - DAC Status Register (RW) </td></tr>
<tr id="row_439_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html" target="_self">_hw_dac_sr::_hw_dac_sr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_440_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma.html" target="_self">_hw_dma</a></td><td class="desc">All DMA module registers </td></tr>
<tr id="row_441_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__cdne.html" target="_self">_hw_dma_cdne</a></td><td class="desc">HW_DMA_CDNE - Clear DONE Status Bit Register (WO) </td></tr>
<tr id="row_442_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html" target="_self">_hw_dma_cdne::_hw_dma_cdne_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_443_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__ceei.html" target="_self">_hw_dma_ceei</a></td><td class="desc">HW_DMA_CEEI - Clear Enable Error Interrupt Register (WO) </td></tr>
<tr id="row_444_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html" target="_self">_hw_dma_ceei::_hw_dma_ceei_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_445_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__cerq.html" target="_self">_hw_dma_cerq</a></td><td class="desc">HW_DMA_CERQ - Clear Enable Request Register (WO) </td></tr>
<tr id="row_446_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html" target="_self">_hw_dma_cerq::_hw_dma_cerq_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_447_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__cerr.html" target="_self">_hw_dma_cerr</a></td><td class="desc">HW_DMA_CERR - Clear Error Register (WO) </td></tr>
<tr id="row_448_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html" target="_self">_hw_dma_cerr::_hw_dma_cerr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_449_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__cint.html" target="_self">_hw_dma_cint</a></td><td class="desc">HW_DMA_CINT - Clear Interrupt Request Register (WO) </td></tr>
<tr id="row_450_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html" target="_self">_hw_dma_cint::_hw_dma_cint_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_451_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__cr.html" target="_self">_hw_dma_cr</a></td><td class="desc">HW_DMA_CR - Control Register (RW) </td></tr>
<tr id="row_452_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html" target="_self">_hw_dma_cr::_hw_dma_cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_453_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__dchprin.html" target="_self">_hw_dma_dchprin</a></td><td class="desc">HW_DMA_DCHPRIn - Channel n Priority Register (RW) </td></tr>
<tr id="row_454_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html" target="_self">_hw_dma_dchprin::_hw_dma_dchprin_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_455_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__eei.html" target="_self">_hw_dma_eei</a></td><td class="desc">HW_DMA_EEI - Enable Error Interrupt Register (RW) </td></tr>
<tr id="row_456_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html" target="_self">_hw_dma_eei::_hw_dma_eei_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_457_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__erq.html" target="_self">_hw_dma_erq</a></td><td class="desc">HW_DMA_ERQ - Enable Request Register (RW) </td></tr>
<tr id="row_458_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html" target="_self">_hw_dma_erq::_hw_dma_erq_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_459_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__err.html" target="_self">_hw_dma_err</a></td><td class="desc">HW_DMA_ERR - Error Register (RW) </td></tr>
<tr id="row_460_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html" target="_self">_hw_dma_err::_hw_dma_err_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_461_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__es.html" target="_self">_hw_dma_es</a></td><td class="desc">HW_DMA_ES - Error Status Register (RO) </td></tr>
<tr id="row_462_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html" target="_self">_hw_dma_es::_hw_dma_es_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_463_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__hrs.html" target="_self">_hw_dma_hrs</a></td><td class="desc">HW_DMA_HRS - Hardware Request Status Register (RO) </td></tr>
<tr id="row_464_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html" target="_self">_hw_dma_hrs::_hw_dma_hrs_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_465_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__int.html" target="_self">_hw_dma_int</a></td><td class="desc">HW_DMA_INT - Interrupt Request Register (RW) </td></tr>
<tr id="row_466_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html" target="_self">_hw_dma_int::_hw_dma_int_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_467_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__seei.html" target="_self">_hw_dma_seei</a></td><td class="desc">HW_DMA_SEEI - Set Enable Error Interrupt Register (WO) </td></tr>
<tr id="row_468_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html" target="_self">_hw_dma_seei::_hw_dma_seei_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_469_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__serq.html" target="_self">_hw_dma_serq</a></td><td class="desc">HW_DMA_SERQ - Set Enable Request Register (WO) </td></tr>
<tr id="row_470_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html" target="_self">_hw_dma_serq::_hw_dma_serq_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_471_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__ssrt.html" target="_self">_hw_dma_ssrt</a></td><td class="desc">HW_DMA_SSRT - Set START Bit Register (WO) </td></tr>
<tr id="row_472_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html" target="_self">_hw_dma_ssrt::_hw_dma_ssrt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_473_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__attr.html" target="_self">_hw_dma_tcdn_attr</a></td><td class="desc">HW_DMA_TCDn_ATTR - TCD Transfer Attributes (RW) </td></tr>
<tr id="row_474_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html" target="_self">_hw_dma_tcdn_attr::_hw_dma_tcdn_attr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_475_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__biter__elinkno.html" target="_self">_hw_dma_tcdn_biter_elinkno</a></td><td class="desc">HW_DMA_TCDn_BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (RW) </td></tr>
<tr id="row_476_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields.html" target="_self">_hw_dma_tcdn_biter_elinkno::_hw_dma_tcdn_biter_elinkno_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_477_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__biter__elinkyes.html" target="_self">_hw_dma_tcdn_biter_elinkyes</a></td><td class="desc">HW_DMA_TCDn_BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (RW) </td></tr>
<tr id="row_478_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html" target="_self">_hw_dma_tcdn_biter_elinkyes::_hw_dma_tcdn_biter_elinkyes_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_479_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__citer__elinkno.html" target="_self">_hw_dma_tcdn_citer_elinkno</a></td><td class="desc">HW_DMA_TCDn_CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (RW) </td></tr>
<tr id="row_480_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields.html" target="_self">_hw_dma_tcdn_citer_elinkno::_hw_dma_tcdn_citer_elinkno_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_481_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__citer__elinkyes.html" target="_self">_hw_dma_tcdn_citer_elinkyes</a></td><td class="desc">HW_DMA_TCDn_CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (RW) </td></tr>
<tr id="row_482_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html" target="_self">_hw_dma_tcdn_citer_elinkyes::_hw_dma_tcdn_citer_elinkyes_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_483_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__csr.html" target="_self">_hw_dma_tcdn_csr</a></td><td class="desc">HW_DMA_TCDn_CSR - TCD Control and Status (RW) </td></tr>
<tr id="row_484_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html" target="_self">_hw_dma_tcdn_csr::_hw_dma_tcdn_csr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_485_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__daddr.html" target="_self">_hw_dma_tcdn_daddr</a></td><td class="desc">HW_DMA_TCDn_DADDR - TCD Destination Address (RW) </td></tr>
<tr id="row_486_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__daddr_1_1__hw__dma__tcdn__daddr__bitfields.html" target="_self">_hw_dma_tcdn_daddr::_hw_dma_tcdn_daddr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_487_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__dlastsga.html" target="_self">_hw_dma_tcdn_dlastsga</a></td><td class="desc">HW_DMA_TCDn_DLASTSGA - TCD Last Destination Address Adjustment/Scatter Gather Address (RW) </td></tr>
<tr id="row_488_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__dlastsga_1_1__hw__dma__tcdn__dlastsga__bitfields.html" target="_self">_hw_dma_tcdn_dlastsga::_hw_dma_tcdn_dlastsga_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_489_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__doff.html" target="_self">_hw_dma_tcdn_doff</a></td><td class="desc">HW_DMA_TCDn_DOFF - TCD Signed Destination Address Offset (RW) </td></tr>
<tr id="row_490_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__doff_1_1__hw__dma__tcdn__doff__bitfields.html" target="_self">_hw_dma_tcdn_doff::_hw_dma_tcdn_doff_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_491_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__nbytes__mlno.html" target="_self">_hw_dma_tcdn_nbytes_mlno</a></td><td class="desc">HW_DMA_TCDn_NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Disabled) (RW) </td></tr>
<tr id="row_492_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__nbytes__mlno_1_1__hw__dma__tcdn__nbytes__mlno__bitfields.html" target="_self">_hw_dma_tcdn_nbytes_mlno::_hw_dma_tcdn_nbytes_mlno_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_493_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__nbytes__mloffno.html" target="_self">_hw_dma_tcdn_nbytes_mloffno</a></td><td class="desc">HW_DMA_TCDn_NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (RW) </td></tr>
<tr id="row_494_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html" target="_self">_hw_dma_tcdn_nbytes_mloffno::_hw_dma_tcdn_nbytes_mloffno_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_495_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__nbytes__mloffyes.html" target="_self">_hw_dma_tcdn_nbytes_mloffyes</a></td><td class="desc">HW_DMA_TCDn_NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (RW) </td></tr>
<tr id="row_496_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html" target="_self">_hw_dma_tcdn_nbytes_mloffyes::_hw_dma_tcdn_nbytes_mloffyes_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_497_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__saddr.html" target="_self">_hw_dma_tcdn_saddr</a></td><td class="desc">HW_DMA_TCDn_SADDR - TCD Source Address (RW) </td></tr>
<tr id="row_498_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__saddr_1_1__hw__dma__tcdn__saddr__bitfields.html" target="_self">_hw_dma_tcdn_saddr::_hw_dma_tcdn_saddr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_499_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__slast.html" target="_self">_hw_dma_tcdn_slast</a></td><td class="desc">HW_DMA_TCDn_SLAST - TCD Last Source Address Adjustment (RW) </td></tr>
<tr id="row_500_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__slast_1_1__hw__dma__tcdn__slast__bitfields.html" target="_self">_hw_dma_tcdn_slast::_hw_dma_tcdn_slast_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_501_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dma__tcdn__soff.html" target="_self">_hw_dma_tcdn_soff</a></td><td class="desc">HW_DMA_TCDn_SOFF - TCD Signed Source Address Offset (RW) </td></tr>
<tr id="row_502_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields.html" target="_self">_hw_dma_tcdn_soff::_hw_dma_tcdn_soff_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_503_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dmamux.html" target="_self">_hw_dmamux</a></td><td class="desc">All DMAMUX module registers </td></tr>
<tr id="row_504_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__dmamux__chcfgn.html" target="_self">_hw_dmamux_chcfgn</a></td><td class="desc">HW_DMAMUX_CHCFGn - Channel Configuration register (RW) </td></tr>
<tr id="row_505_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields.html" target="_self">_hw_dmamux_chcfgn::_hw_dmamux_chcfgn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_506_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet.html" target="_self">_hw_enet</a></td><td class="desc">All ENET module registers </td></tr>
<tr id="row_507_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atcor.html" target="_self">_hw_enet_atcor</a></td><td class="desc">HW_ENET_ATCOR - Timer Correction Register (RW) </td></tr>
<tr id="row_508_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields.html" target="_self">_hw_enet_atcor::_hw_enet_atcor_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_509_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atcr.html" target="_self">_hw_enet_atcr</a></td><td class="desc">HW_ENET_ATCR - Adjustable Timer Control Register (RW) </td></tr>
<tr id="row_510_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html" target="_self">_hw_enet_atcr::_hw_enet_atcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_511_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atinc.html" target="_self">_hw_enet_atinc</a></td><td class="desc">HW_ENET_ATINC - Time-Stamping Clock Period Register (RW) </td></tr>
<tr id="row_512_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html" target="_self">_hw_enet_atinc::_hw_enet_atinc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_513_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atoff.html" target="_self">_hw_enet_atoff</a></td><td class="desc">HW_ENET_ATOFF - Timer Offset Register (RW) </td></tr>
<tr id="row_514_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields.html" target="_self">_hw_enet_atoff::_hw_enet_atoff_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_515_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atper.html" target="_self">_hw_enet_atper</a></td><td class="desc">HW_ENET_ATPER - Timer Period Register (RW) </td></tr>
<tr id="row_516_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atper_1_1__hw__enet__atper__bitfields.html" target="_self">_hw_enet_atper::_hw_enet_atper_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_517_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atstmp.html" target="_self">_hw_enet_atstmp</a></td><td class="desc">HW_ENET_ATSTMP - Timestamp of Last Transmitted Frame (RO) </td></tr>
<tr id="row_518_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atstmp_1_1__hw__enet__atstmp__bitfields.html" target="_self">_hw_enet_atstmp::_hw_enet_atstmp_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_519_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__atvr.html" target="_self">_hw_enet_atvr</a></td><td class="desc">HW_ENET_ATVR - Timer Value Register (RW) </td></tr>
<tr id="row_520_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__atvr_1_1__hw__enet__atvr__bitfields.html" target="_self">_hw_enet_atvr::_hw_enet_atvr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_521_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ecr.html" target="_self">_hw_enet_ecr</a></td><td class="desc">HW_ENET_ECR - Ethernet Control Register (RW) </td></tr>
<tr id="row_522_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html" target="_self">_hw_enet_ecr::_hw_enet_ecr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_523_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__eimr.html" target="_self">_hw_enet_eimr</a></td><td class="desc">HW_ENET_EIMR - Interrupt Mask Register (RW) </td></tr>
<tr id="row_524_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html" target="_self">_hw_enet_eimr::_hw_enet_eimr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_525_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__eir.html" target="_self">_hw_enet_eir</a></td><td class="desc">HW_ENET_EIR - Interrupt Event Register (RW) </td></tr>
<tr id="row_526_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html" target="_self">_hw_enet_eir::_hw_enet_eir_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_527_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ftrl.html" target="_self">_hw_enet_ftrl</a></td><td class="desc">HW_ENET_FTRL - Frame Truncation Length (RW) </td></tr>
<tr id="row_528_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields.html" target="_self">_hw_enet_ftrl::_hw_enet_ftrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_529_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__galr.html" target="_self">_hw_enet_galr</a></td><td class="desc">HW_ENET_GALR - Descriptor Group Lower Address Register (RW) </td></tr>
<tr id="row_530_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__galr_1_1__hw__enet__galr__bitfields.html" target="_self">_hw_enet_galr::_hw_enet_galr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_531_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__gaur.html" target="_self">_hw_enet_gaur</a></td><td class="desc">HW_ENET_GAUR - Descriptor Group Upper Address Register (RW) </td></tr>
<tr id="row_532_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields.html" target="_self">_hw_enet_gaur::_hw_enet_gaur_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_533_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ialr.html" target="_self">_hw_enet_ialr</a></td><td class="desc">HW_ENET_IALR - Descriptor Individual Lower Address Register (RW) </td></tr>
<tr id="row_534_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields.html" target="_self">_hw_enet_ialr::_hw_enet_ialr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_535_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__iaur.html" target="_self">_hw_enet_iaur</a></td><td class="desc">HW_ENET_IAUR - Descriptor Individual Upper Address Register (RW) </td></tr>
<tr id="row_536_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields.html" target="_self">_hw_enet_iaur::_hw_enet_iaur_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_537_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__align.html" target="_self">_hw_enet_ieee_r_align</a></td><td class="desc">HW_ENET_IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register (RO) </td></tr>
<tr id="row_538_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields.html" target="_self">_hw_enet_ieee_r_align::_hw_enet_ieee_r_align_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_539_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__crc.html" target="_self">_hw_enet_ieee_r_crc</a></td><td class="desc">HW_ENET_IEEE_R_CRC - Frames Received with CRC Error Statistic Register (RO) </td></tr>
<tr id="row_540_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields.html" target="_self">_hw_enet_ieee_r_crc::_hw_enet_ieee_r_crc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_541_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__drop.html" target="_self">_hw_enet_ieee_r_drop</a></td><td class="desc">HW_ENET_IEEE_R_DROP - Frames not Counted Correctly Statistic Register (RO) </td></tr>
<tr id="row_542_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields.html" target="_self">_hw_enet_ieee_r_drop::_hw_enet_ieee_r_drop_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_543_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__fdxfc.html" target="_self">_hw_enet_ieee_r_fdxfc</a></td><td class="desc">HW_ENET_IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register (RO) </td></tr>
<tr id="row_544_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields.html" target="_self">_hw_enet_ieee_r_fdxfc::_hw_enet_ieee_r_fdxfc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_545_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__frame__ok.html" target="_self">_hw_enet_ieee_r_frame_ok</a></td><td class="desc">HW_ENET_IEEE_R_FRAME_OK - Frames Received OK Statistic Register (RO) </td></tr>
<tr id="row_546_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields.html" target="_self">_hw_enet_ieee_r_frame_ok::_hw_enet_ieee_r_frame_ok_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_547_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__macerr.html" target="_self">_hw_enet_ieee_r_macerr</a></td><td class="desc">HW_ENET_IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register (RO) </td></tr>
<tr id="row_548_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields.html" target="_self">_hw_enet_ieee_r_macerr::_hw_enet_ieee_r_macerr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_549_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__r__octets__ok.html" target="_self">_hw_enet_ieee_r_octets_ok</a></td><td class="desc">HW_ENET_IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register (RO) </td></tr>
<tr id="row_550_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__r__octets__ok_1_1__hw__enet__ieee__r__octets__ok__bitfields.html" target="_self">_hw_enet_ieee_r_octets_ok::_hw_enet_ieee_r_octets_ok_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_551_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__1col.html" target="_self">_hw_enet_ieee_t_1col</a></td><td class="desc">HW_ENET_IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register (RO) </td></tr>
<tr id="row_552_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields.html" target="_self">_hw_enet_ieee_t_1col::_hw_enet_ieee_t_1col_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_553_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__cserr.html" target="_self">_hw_enet_ieee_t_cserr</a></td><td class="desc">HW_ENET_IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register (RO) </td></tr>
<tr id="row_554_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields.html" target="_self">_hw_enet_ieee_t_cserr::_hw_enet_ieee_t_cserr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_555_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__def.html" target="_self">_hw_enet_ieee_t_def</a></td><td class="desc">HW_ENET_IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register (RO) </td></tr>
<tr id="row_556_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields.html" target="_self">_hw_enet_ieee_t_def::_hw_enet_ieee_t_def_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_557_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__excol.html" target="_self">_hw_enet_ieee_t_excol</a></td><td class="desc">HW_ENET_IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register (RO) </td></tr>
<tr id="row_558_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields.html" target="_self">_hw_enet_ieee_t_excol::_hw_enet_ieee_t_excol_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_559_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__fdxfc.html" target="_self">_hw_enet_ieee_t_fdxfc</a></td><td class="desc">HW_ENET_IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register (RO) </td></tr>
<tr id="row_560_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields.html" target="_self">_hw_enet_ieee_t_fdxfc::_hw_enet_ieee_t_fdxfc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_561_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__frame__ok.html" target="_self">_hw_enet_ieee_t_frame_ok</a></td><td class="desc">HW_ENET_IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register (RO) </td></tr>
<tr id="row_562_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields.html" target="_self">_hw_enet_ieee_t_frame_ok::_hw_enet_ieee_t_frame_ok_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_563_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__lcol.html" target="_self">_hw_enet_ieee_t_lcol</a></td><td class="desc">HW_ENET_IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register (RO) </td></tr>
<tr id="row_564_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields.html" target="_self">_hw_enet_ieee_t_lcol::_hw_enet_ieee_t_lcol_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_565_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__macerr.html" target="_self">_hw_enet_ieee_t_macerr</a></td><td class="desc">HW_ENET_IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register (RO) </td></tr>
<tr id="row_566_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields.html" target="_self">_hw_enet_ieee_t_macerr::_hw_enet_ieee_t_macerr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_567_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__mcol.html" target="_self">_hw_enet_ieee_t_mcol</a></td><td class="desc">HW_ENET_IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register (RO) </td></tr>
<tr id="row_568_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields.html" target="_self">_hw_enet_ieee_t_mcol::_hw_enet_ieee_t_mcol_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_569_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__ieee__t__octets__ok.html" target="_self">_hw_enet_ieee_t_octets_ok</a></td><td class="desc">HW_ENET_IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register (RO) </td></tr>
<tr id="row_570_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__ieee__t__octets__ok_1_1__hw__enet__ieee__t__octets__ok__bitfields.html" target="_self">_hw_enet_ieee_t_octets_ok::_hw_enet_ieee_t_octets_ok_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_571_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__mibc.html" target="_self">_hw_enet_mibc</a></td><td class="desc">HW_ENET_MIBC - MIB Control Register (RW) </td></tr>
<tr id="row_572_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html" target="_self">_hw_enet_mibc::_hw_enet_mibc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_573_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__mmfr.html" target="_self">_hw_enet_mmfr</a></td><td class="desc">HW_ENET_MMFR - MII Management Frame Register (RW) </td></tr>
<tr id="row_574_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html" target="_self">_hw_enet_mmfr::_hw_enet_mmfr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_575_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__mrbr.html" target="_self">_hw_enet_mrbr</a></td><td class="desc">HW_ENET_MRBR - Maximum Receive Buffer Size Register (RW) </td></tr>
<tr id="row_576_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html" target="_self">_hw_enet_mrbr::_hw_enet_mrbr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_577_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__mscr.html" target="_self">_hw_enet_mscr</a></td><td class="desc">HW_ENET_MSCR - MII Speed Control Register (RW) </td></tr>
<tr id="row_578_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html" target="_self">_hw_enet_mscr::_hw_enet_mscr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_579_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__opd.html" target="_self">_hw_enet_opd</a></td><td class="desc">HW_ENET_OPD - Opcode/Pause Duration Register (RW) </td></tr>
<tr id="row_580_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields.html" target="_self">_hw_enet_opd::_hw_enet_opd_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_581_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__palr.html" target="_self">_hw_enet_palr</a></td><td class="desc">HW_ENET_PALR - Physical Address Lower Register (RW) </td></tr>
<tr id="row_582_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__palr_1_1__hw__enet__palr__bitfields.html" target="_self">_hw_enet_palr::_hw_enet_palr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_583_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__paur.html" target="_self">_hw_enet_paur</a></td><td class="desc">HW_ENET_PAUR - Physical Address Upper Register (RW) </td></tr>
<tr id="row_584_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields.html" target="_self">_hw_enet_paur::_hw_enet_paur_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_585_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__racc.html" target="_self">_hw_enet_racc</a></td><td class="desc">HW_ENET_RACC - Receive Accelerator Function Configuration (RW) </td></tr>
<tr id="row_586_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html" target="_self">_hw_enet_racc::_hw_enet_racc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_587_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__raem.html" target="_self">_hw_enet_raem</a></td><td class="desc">HW_ENET_RAEM - Receive FIFO Almost Empty Threshold (RW) </td></tr>
<tr id="row_588_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields.html" target="_self">_hw_enet_raem::_hw_enet_raem_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_589_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rafl.html" target="_self">_hw_enet_rafl</a></td><td class="desc">HW_ENET_RAFL - Receive FIFO Almost Full Threshold (RW) </td></tr>
<tr id="row_590_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields.html" target="_self">_hw_enet_rafl::_hw_enet_rafl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_591_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rcr.html" target="_self">_hw_enet_rcr</a></td><td class="desc">HW_ENET_RCR - Receive Control Register (RW) </td></tr>
<tr id="row_592_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html" target="_self">_hw_enet_rcr::_hw_enet_rcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_593_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rdar.html" target="_self">_hw_enet_rdar</a></td><td class="desc">HW_ENET_RDAR - Receive Descriptor Active Register (RW) </td></tr>
<tr id="row_594_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html" target="_self">_hw_enet_rdar::_hw_enet_rdar_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_595_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rdsr.html" target="_self">_hw_enet_rdsr</a></td><td class="desc">HW_ENET_RDSR - Receive Descriptor Ring Start Register (RW) </td></tr>
<tr id="row_596_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields.html" target="_self">_hw_enet_rdsr::_hw_enet_rdsr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_597_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__bc__pkt.html" target="_self">_hw_enet_rmon_r_bc_pkt</a></td><td class="desc">HW_ENET_RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register (RO) </td></tr>
<tr id="row_598_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields.html" target="_self">_hw_enet_rmon_r_bc_pkt::_hw_enet_rmon_r_bc_pkt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_599_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__crc__align.html" target="_self">_hw_enet_rmon_r_crc_align</a></td><td class="desc">HW_ENET_RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register (RO) </td></tr>
<tr id="row_600_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields.html" target="_self">_hw_enet_rmon_r_crc_align::_hw_enet_rmon_r_crc_align_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_601_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__frag.html" target="_self">_hw_enet_rmon_r_frag</a></td><td class="desc">HW_ENET_RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register (RO) </td></tr>
<tr id="row_602_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields.html" target="_self">_hw_enet_rmon_r_frag::_hw_enet_rmon_r_frag_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_603_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__jab.html" target="_self">_hw_enet_rmon_r_jab</a></td><td class="desc">HW_ENET_RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register (RO) </td></tr>
<tr id="row_604_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields.html" target="_self">_hw_enet_rmon_r_jab::_hw_enet_rmon_r_jab_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_605_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__mc__pkt.html" target="_self">_hw_enet_rmon_r_mc_pkt</a></td><td class="desc">HW_ENET_RMON_R_MC_PKT - Rx Multicast Packets Statistic Register (RO) </td></tr>
<tr id="row_606_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields.html" target="_self">_hw_enet_rmon_r_mc_pkt::_hw_enet_rmon_r_mc_pkt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_607_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__octets.html" target="_self">_hw_enet_rmon_r_octets</a></td><td class="desc">HW_ENET_RMON_R_OCTETS - Rx Octets Statistic Register (RO) </td></tr>
<tr id="row_608_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__octets_1_1__hw__enet__rmon__r__octets__bitfields.html" target="_self">_hw_enet_rmon_r_octets::_hw_enet_rmon_r_octets_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_609_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__oversize.html" target="_self">_hw_enet_rmon_r_oversize</a></td><td class="desc">HW_ENET_RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register (RO) </td></tr>
<tr id="row_610_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields.html" target="_self">_hw_enet_rmon_r_oversize::_hw_enet_rmon_r_oversize_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_611_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p1024to2047.html" target="_self">_hw_enet_rmon_r_p1024to2047</a></td><td class="desc">HW_ENET_RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_612_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields.html" target="_self">_hw_enet_rmon_r_p1024to2047::_hw_enet_rmon_r_p1024to2047_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_613_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p128to255.html" target="_self">_hw_enet_rmon_r_p128to255</a></td><td class="desc">HW_ENET_RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_614_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields.html" target="_self">_hw_enet_rmon_r_p128to255::_hw_enet_rmon_r_p128to255_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_615_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p256to511.html" target="_self">_hw_enet_rmon_r_p256to511</a></td><td class="desc">HW_ENET_RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_616_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields.html" target="_self">_hw_enet_rmon_r_p256to511::_hw_enet_rmon_r_p256to511_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_617_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p512to1023.html" target="_self">_hw_enet_rmon_r_p512to1023</a></td><td class="desc">HW_ENET_RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_618_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields.html" target="_self">_hw_enet_rmon_r_p512to1023::_hw_enet_rmon_r_p512to1023_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_619_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p64.html" target="_self">_hw_enet_rmon_r_p64</a></td><td class="desc">HW_ENET_RMON_R_P64 - Rx 64-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_620_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields.html" target="_self">_hw_enet_rmon_r_p64::_hw_enet_rmon_r_p64_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_621_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p65to127.html" target="_self">_hw_enet_rmon_r_p65to127</a></td><td class="desc">HW_ENET_RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_622_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields.html" target="_self">_hw_enet_rmon_r_p65to127::_hw_enet_rmon_r_p65to127_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_623_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__p__gte2048.html" target="_self">_hw_enet_rmon_r_p_gte2048</a></td><td class="desc">HW_ENET_RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register (RO) </td></tr>
<tr id="row_624_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields.html" target="_self">_hw_enet_rmon_r_p_gte2048::_hw_enet_rmon_r_p_gte2048_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_625_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__packets.html" target="_self">_hw_enet_rmon_r_packets</a></td><td class="desc">HW_ENET_RMON_R_PACKETS - Rx Packet Count Statistic Register (RO) </td></tr>
<tr id="row_626_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields.html" target="_self">_hw_enet_rmon_r_packets::_hw_enet_rmon_r_packets_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_627_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__r__undersize.html" target="_self">_hw_enet_rmon_r_undersize</a></td><td class="desc">HW_ENET_RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register (RO) </td></tr>
<tr id="row_628_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields.html" target="_self">_hw_enet_rmon_r_undersize::_hw_enet_rmon_r_undersize_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_629_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__bc__pkt.html" target="_self">_hw_enet_rmon_t_bc_pkt</a></td><td class="desc">HW_ENET_RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register (RO) </td></tr>
<tr id="row_630_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields.html" target="_self">_hw_enet_rmon_t_bc_pkt::_hw_enet_rmon_t_bc_pkt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_631_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__col.html" target="_self">_hw_enet_rmon_t_col</a></td><td class="desc">HW_ENET_RMON_T_COL - Tx Collision Count Statistic Register (RO) </td></tr>
<tr id="row_632_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields.html" target="_self">_hw_enet_rmon_t_col::_hw_enet_rmon_t_col_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_633_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__crc__align.html" target="_self">_hw_enet_rmon_t_crc_align</a></td><td class="desc">HW_ENET_RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register (RO) </td></tr>
<tr id="row_634_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields.html" target="_self">_hw_enet_rmon_t_crc_align::_hw_enet_rmon_t_crc_align_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_635_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__frag.html" target="_self">_hw_enet_rmon_t_frag</a></td><td class="desc">HW_ENET_RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register (RO) </td></tr>
<tr id="row_636_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields.html" target="_self">_hw_enet_rmon_t_frag::_hw_enet_rmon_t_frag_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_637_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__jab.html" target="_self">_hw_enet_rmon_t_jab</a></td><td class="desc">HW_ENET_RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register (RO) </td></tr>
<tr id="row_638_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields.html" target="_self">_hw_enet_rmon_t_jab::_hw_enet_rmon_t_jab_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_639_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__mc__pkt.html" target="_self">_hw_enet_rmon_t_mc_pkt</a></td><td class="desc">HW_ENET_RMON_T_MC_PKT - Tx Multicast Packets Statistic Register (RO) </td></tr>
<tr id="row_640_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields.html" target="_self">_hw_enet_rmon_t_mc_pkt::_hw_enet_rmon_t_mc_pkt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_641_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__octets.html" target="_self">_hw_enet_rmon_t_octets</a></td><td class="desc">HW_ENET_RMON_T_OCTETS - Tx Octets Statistic Register (RO) </td></tr>
<tr id="row_642_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__octets_1_1__hw__enet__rmon__t__octets__bitfields.html" target="_self">_hw_enet_rmon_t_octets::_hw_enet_rmon_t_octets_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_643_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__oversize.html" target="_self">_hw_enet_rmon_t_oversize</a></td><td class="desc">HW_ENET_RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register (RO) </td></tr>
<tr id="row_644_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields.html" target="_self">_hw_enet_rmon_t_oversize::_hw_enet_rmon_t_oversize_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_645_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p1024to2047.html" target="_self">_hw_enet_rmon_t_p1024to2047</a></td><td class="desc">HW_ENET_RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register (RO) </td></tr>
<tr id="row_646_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields.html" target="_self">_hw_enet_rmon_t_p1024to2047::_hw_enet_rmon_t_p1024to2047_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_647_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p128to255.html" target="_self">_hw_enet_rmon_t_p128to255</a></td><td class="desc">HW_ENET_RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register (RO) </td></tr>
<tr id="row_648_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields.html" target="_self">_hw_enet_rmon_t_p128to255::_hw_enet_rmon_t_p128to255_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_649_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p256to511.html" target="_self">_hw_enet_rmon_t_p256to511</a></td><td class="desc">HW_ENET_RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register (RO) </td></tr>
<tr id="row_650_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields.html" target="_self">_hw_enet_rmon_t_p256to511::_hw_enet_rmon_t_p256to511_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_651_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p512to1023.html" target="_self">_hw_enet_rmon_t_p512to1023</a></td><td class="desc">HW_ENET_RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register (RO) </td></tr>
<tr id="row_652_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields.html" target="_self">_hw_enet_rmon_t_p512to1023::_hw_enet_rmon_t_p512to1023_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_653_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p64.html" target="_self">_hw_enet_rmon_t_p64</a></td><td class="desc">HW_ENET_RMON_T_P64 - Tx 64-Byte Packets Statistic Register (RO) </td></tr>
<tr id="row_654_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields.html" target="_self">_hw_enet_rmon_t_p64::_hw_enet_rmon_t_p64_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_655_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p65to127.html" target="_self">_hw_enet_rmon_t_p65to127</a></td><td class="desc">HW_ENET_RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register (RO) </td></tr>
<tr id="row_656_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields.html" target="_self">_hw_enet_rmon_t_p65to127::_hw_enet_rmon_t_p65to127_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_657_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__p__gte2048.html" target="_self">_hw_enet_rmon_t_p_gte2048</a></td><td class="desc">HW_ENET_RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register (RO) </td></tr>
<tr id="row_658_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields.html" target="_self">_hw_enet_rmon_t_p_gte2048::_hw_enet_rmon_t_p_gte2048_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_659_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__packets.html" target="_self">_hw_enet_rmon_t_packets</a></td><td class="desc">HW_ENET_RMON_T_PACKETS - Tx Packet Count Statistic Register (RO) </td></tr>
<tr id="row_660_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields.html" target="_self">_hw_enet_rmon_t_packets::_hw_enet_rmon_t_packets_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_661_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rmon__t__undersize.html" target="_self">_hw_enet_rmon_t_undersize</a></td><td class="desc">HW_ENET_RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register (RO) </td></tr>
<tr id="row_662_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields.html" target="_self">_hw_enet_rmon_t_undersize::_hw_enet_rmon_t_undersize_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_663_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rsem.html" target="_self">_hw_enet_rsem</a></td><td class="desc">HW_ENET_RSEM - Receive FIFO Section Empty Threshold (RW) </td></tr>
<tr id="row_664_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html" target="_self">_hw_enet_rsem::_hw_enet_rsem_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_665_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__rsfl.html" target="_self">_hw_enet_rsfl</a></td><td class="desc">HW_ENET_RSFL - Receive FIFO Section Full Threshold (RW) </td></tr>
<tr id="row_666_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields.html" target="_self">_hw_enet_rsfl::_hw_enet_rsfl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_667_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tacc.html" target="_self">_hw_enet_tacc</a></td><td class="desc">HW_ENET_TACC - Transmit Accelerator Function Configuration (RW) </td></tr>
<tr id="row_668_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html" target="_self">_hw_enet_tacc::_hw_enet_tacc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_669_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__taem.html" target="_self">_hw_enet_taem</a></td><td class="desc">HW_ENET_TAEM - Transmit FIFO Almost Empty Threshold (RW) </td></tr>
<tr id="row_670_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields.html" target="_self">_hw_enet_taem::_hw_enet_taem_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_671_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tafl.html" target="_self">_hw_enet_tafl</a></td><td class="desc">HW_ENET_TAFL - Transmit FIFO Almost Full Threshold (RW) </td></tr>
<tr id="row_672_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields.html" target="_self">_hw_enet_tafl::_hw_enet_tafl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_673_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tccrn.html" target="_self">_hw_enet_tccrn</a></td><td class="desc">HW_ENET_TCCRn - Timer Compare Capture Register (RW) </td></tr>
<tr id="row_674_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tccrn_1_1__hw__enet__tccrn__bitfields.html" target="_self">_hw_enet_tccrn::_hw_enet_tccrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_675_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tcr.html" target="_self">_hw_enet_tcr</a></td><td class="desc">HW_ENET_TCR - Transmit Control Register (RW) </td></tr>
<tr id="row_676_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html" target="_self">_hw_enet_tcr::_hw_enet_tcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_677_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tcsrn.html" target="_self">_hw_enet_tcsrn</a></td><td class="desc">HW_ENET_TCSRn - Timer Control Status Register (RW) </td></tr>
<tr id="row_678_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html" target="_self">_hw_enet_tcsrn::_hw_enet_tcsrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_679_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tdar.html" target="_self">_hw_enet_tdar</a></td><td class="desc">HW_ENET_TDAR - Transmit Descriptor Active Register (RW) </td></tr>
<tr id="row_680_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html" target="_self">_hw_enet_tdar::_hw_enet_tdar_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_681_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tdsr.html" target="_self">_hw_enet_tdsr</a></td><td class="desc">HW_ENET_TDSR - Transmit Buffer Descriptor Ring Start Register (RW) </td></tr>
<tr id="row_682_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields.html" target="_self">_hw_enet_tdsr::_hw_enet_tdsr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_683_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tfwr.html" target="_self">_hw_enet_tfwr</a></td><td class="desc">HW_ENET_TFWR - Transmit FIFO Watermark Register (RW) </td></tr>
<tr id="row_684_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html" target="_self">_hw_enet_tfwr::_hw_enet_tfwr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_685_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tgsr.html" target="_self">_hw_enet_tgsr</a></td><td class="desc">HW_ENET_TGSR - Timer Global Status Register (RW) </td></tr>
<tr id="row_686_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html" target="_self">_hw_enet_tgsr::_hw_enet_tgsr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_687_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tipg.html" target="_self">_hw_enet_tipg</a></td><td class="desc">HW_ENET_TIPG - Transmit Inter-Packet Gap (RW) </td></tr>
<tr id="row_688_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields.html" target="_self">_hw_enet_tipg::_hw_enet_tipg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_689_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__enet__tsem.html" target="_self">_hw_enet_tsem</a></td><td class="desc">HW_ENET_TSEM - Transmit FIFO Section Empty Threshold (RW) </td></tr>
<tr id="row_690_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields.html" target="_self">_hw_enet_tsem::_hw_enet_tsem_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_691_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ewm.html" target="_self">_hw_ewm</a></td><td class="desc">All EWM module registers </td></tr>
<tr id="row_692_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ewm__cmph.html" target="_self">_hw_ewm_cmph</a></td><td class="desc">HW_EWM_CMPH - Compare High Register (RW) </td></tr>
<tr id="row_693_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ewm__cmph_1_1__hw__ewm__cmph__bitfields.html" target="_self">_hw_ewm_cmph::_hw_ewm_cmph_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_694_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ewm__cmpl.html" target="_self">_hw_ewm_cmpl</a></td><td class="desc">HW_EWM_CMPL - Compare Low Register (RW) </td></tr>
<tr id="row_695_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ewm__cmpl_1_1__hw__ewm__cmpl__bitfields.html" target="_self">_hw_ewm_cmpl::_hw_ewm_cmpl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_696_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ewm__ctrl.html" target="_self">_hw_ewm_ctrl</a></td><td class="desc">HW_EWM_CTRL - Control Register (RW) </td></tr>
<tr id="row_697_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ewm__ctrl_1_1__hw__ewm__ctrl__bitfields.html" target="_self">_hw_ewm_ctrl::_hw_ewm_ctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_698_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ewm__serv.html" target="_self">_hw_ewm_serv</a></td><td class="desc">HW_EWM_SERV - Service Register (WORZ) </td></tr>
<tr id="row_699_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ewm__serv_1_1__hw__ewm__serv__bitfields.html" target="_self">_hw_ewm_serv::_hw_ewm_serv_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_700_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fb.html" target="_self">_hw_fb</a></td><td class="desc">All FB module registers </td></tr>
<tr id="row_701_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fb__csarn.html" target="_self">_hw_fb_csarn</a></td><td class="desc">HW_FB_CSARn - Chip Select Address Register (RW) </td></tr>
<tr id="row_702_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html" target="_self">_hw_fb_csarn::_hw_fb_csarn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_703_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fb__cscrn.html" target="_self">_hw_fb_cscrn</a></td><td class="desc">HW_FB_CSCRn - Chip Select Control Register (RW) </td></tr>
<tr id="row_704_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html" target="_self">_hw_fb_cscrn::_hw_fb_cscrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_705_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fb__csmrn.html" target="_self">_hw_fb_csmrn</a></td><td class="desc">HW_FB_CSMRn - Chip Select Mask Register (RW) </td></tr>
<tr id="row_706_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html" target="_self">_hw_fb_csmrn::_hw_fb_csmrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_707_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fb__cspmcr.html" target="_self">_hw_fb_cspmcr</a></td><td class="desc">HW_FB_CSPMCR - Chip Select port Multiplexing Control Register (RW) </td></tr>
<tr id="row_708_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html" target="_self">_hw_fb_cspmcr::_hw_fb_cspmcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_709_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc.html" target="_self">_hw_fmc</a></td><td class="desc">All FMC module registers </td></tr>
<tr id="row_710_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw0snl.html" target="_self">_hw_fmc_dataw0snl</a></td><td class="desc">HW_FMC_DATAW0SnL - Cache Data Storage (lower word) (RW) </td></tr>
<tr id="row_711_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw0snl_1_1__hw__fmc__dataw0snl__bitfields.html" target="_self">_hw_fmc_dataw0snl::_hw_fmc_dataw0snl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_712_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw0snu.html" target="_self">_hw_fmc_dataw0snu</a></td><td class="desc">HW_FMC_DATAW0SnU - Cache Data Storage (upper word) (RW) </td></tr>
<tr id="row_713_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw0snu_1_1__hw__fmc__dataw0snu__bitfields.html" target="_self">_hw_fmc_dataw0snu::_hw_fmc_dataw0snu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_714_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw1snl.html" target="_self">_hw_fmc_dataw1snl</a></td><td class="desc">HW_FMC_DATAW1SnL - Cache Data Storage (lower word) (RW) </td></tr>
<tr id="row_715_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw1snl_1_1__hw__fmc__dataw1snl__bitfields.html" target="_self">_hw_fmc_dataw1snl::_hw_fmc_dataw1snl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_716_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw1snu.html" target="_self">_hw_fmc_dataw1snu</a></td><td class="desc">HW_FMC_DATAW1SnU - Cache Data Storage (upper word) (RW) </td></tr>
<tr id="row_717_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw1snu_1_1__hw__fmc__dataw1snu__bitfields.html" target="_self">_hw_fmc_dataw1snu::_hw_fmc_dataw1snu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_718_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw2snl.html" target="_self">_hw_fmc_dataw2snl</a></td><td class="desc">HW_FMC_DATAW2SnL - Cache Data Storage (lower word) (RW) </td></tr>
<tr id="row_719_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw2snl_1_1__hw__fmc__dataw2snl__bitfields.html" target="_self">_hw_fmc_dataw2snl::_hw_fmc_dataw2snl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_720_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw2snu.html" target="_self">_hw_fmc_dataw2snu</a></td><td class="desc">HW_FMC_DATAW2SnU - Cache Data Storage (upper word) (RW) </td></tr>
<tr id="row_721_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw2snu_1_1__hw__fmc__dataw2snu__bitfields.html" target="_self">_hw_fmc_dataw2snu::_hw_fmc_dataw2snu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_722_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw3snl.html" target="_self">_hw_fmc_dataw3snl</a></td><td class="desc">HW_FMC_DATAW3SnL - Cache Data Storage (lower word) (RW) </td></tr>
<tr id="row_723_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw3snl_1_1__hw__fmc__dataw3snl__bitfields.html" target="_self">_hw_fmc_dataw3snl::_hw_fmc_dataw3snl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_724_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__dataw3snu.html" target="_self">_hw_fmc_dataw3snu</a></td><td class="desc">HW_FMC_DATAW3SnU - Cache Data Storage (upper word) (RW) </td></tr>
<tr id="row_725_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__dataw3snu_1_1__hw__fmc__dataw3snu__bitfields.html" target="_self">_hw_fmc_dataw3snu::_hw_fmc_dataw3snu_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_726_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__pfapr.html" target="_self">_hw_fmc_pfapr</a></td><td class="desc">HW_FMC_PFAPR - Flash Access Protection Register (RW) </td></tr>
<tr id="row_727_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html" target="_self">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_728_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__pfb0cr.html" target="_self">_hw_fmc_pfb0cr</a></td><td class="desc">HW_FMC_PFB0CR - Flash Bank 0 Control Register (RW) </td></tr>
<tr id="row_729_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html" target="_self">_hw_fmc_pfb0cr::_hw_fmc_pfb0cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_730_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__pfb1cr.html" target="_self">_hw_fmc_pfb1cr</a></td><td class="desc">HW_FMC_PFB1CR - Flash Bank 1 Control Register (RW) </td></tr>
<tr id="row_731_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html" target="_self">_hw_fmc_pfb1cr::_hw_fmc_pfb1cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_732_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__tagvdw0sn.html" target="_self">_hw_fmc_tagvdw0sn</a></td><td class="desc">HW_FMC_TAGVDW0Sn - Cache Tag Storage (RW) </td></tr>
<tr id="row_733_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html" target="_self">_hw_fmc_tagvdw0sn::_hw_fmc_tagvdw0sn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_734_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__tagvdw1sn.html" target="_self">_hw_fmc_tagvdw1sn</a></td><td class="desc">HW_FMC_TAGVDW1Sn - Cache Tag Storage (RW) </td></tr>
<tr id="row_735_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html" target="_self">_hw_fmc_tagvdw1sn::_hw_fmc_tagvdw1sn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_736_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__tagvdw2sn.html" target="_self">_hw_fmc_tagvdw2sn</a></td><td class="desc">HW_FMC_TAGVDW2Sn - Cache Tag Storage (RW) </td></tr>
<tr id="row_737_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html" target="_self">_hw_fmc_tagvdw2sn::_hw_fmc_tagvdw2sn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_738_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__fmc__tagvdw3sn.html" target="_self">_hw_fmc_tagvdw3sn</a></td><td class="desc">HW_FMC_TAGVDW3Sn - Cache Tag Storage (RW) </td></tr>
<tr id="row_739_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html" target="_self">_hw_fmc_tagvdw3sn::_hw_fmc_tagvdw3sn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_740_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe.html" target="_self">_hw_ftfe</a></td><td class="desc">All FTFE module registers </td></tr>
<tr id="row_741_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob0.html" target="_self">_hw_ftfe_fccob0</a></td><td class="desc">HW_FTFE_FCCOB0 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_742_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob0_1_1__hw__ftfe__fccob0__bitfields.html" target="_self">_hw_ftfe_fccob0::_hw_ftfe_fccob0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_743_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob1.html" target="_self">_hw_ftfe_fccob1</a></td><td class="desc">HW_FTFE_FCCOB1 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_744_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob1_1_1__hw__ftfe__fccob1__bitfields.html" target="_self">_hw_ftfe_fccob1::_hw_ftfe_fccob1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_745_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob2.html" target="_self">_hw_ftfe_fccob2</a></td><td class="desc">HW_FTFE_FCCOB2 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_746_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob2_1_1__hw__ftfe__fccob2__bitfields.html" target="_self">_hw_ftfe_fccob2::_hw_ftfe_fccob2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_747_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob3.html" target="_self">_hw_ftfe_fccob3</a></td><td class="desc">HW_FTFE_FCCOB3 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_748_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob3_1_1__hw__ftfe__fccob3__bitfields.html" target="_self">_hw_ftfe_fccob3::_hw_ftfe_fccob3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_749_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob4.html" target="_self">_hw_ftfe_fccob4</a></td><td class="desc">HW_FTFE_FCCOB4 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_750_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob4_1_1__hw__ftfe__fccob4__bitfields.html" target="_self">_hw_ftfe_fccob4::_hw_ftfe_fccob4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_751_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob5.html" target="_self">_hw_ftfe_fccob5</a></td><td class="desc">HW_FTFE_FCCOB5 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_752_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob5_1_1__hw__ftfe__fccob5__bitfields.html" target="_self">_hw_ftfe_fccob5::_hw_ftfe_fccob5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_753_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob6.html" target="_self">_hw_ftfe_fccob6</a></td><td class="desc">HW_FTFE_FCCOB6 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_754_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob6_1_1__hw__ftfe__fccob6__bitfields.html" target="_self">_hw_ftfe_fccob6::_hw_ftfe_fccob6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_755_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob7.html" target="_self">_hw_ftfe_fccob7</a></td><td class="desc">HW_FTFE_FCCOB7 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_756_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob7_1_1__hw__ftfe__fccob7__bitfields.html" target="_self">_hw_ftfe_fccob7::_hw_ftfe_fccob7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_757_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob8.html" target="_self">_hw_ftfe_fccob8</a></td><td class="desc">HW_FTFE_FCCOB8 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_758_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob8_1_1__hw__ftfe__fccob8__bitfields.html" target="_self">_hw_ftfe_fccob8::_hw_ftfe_fccob8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_759_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccob9.html" target="_self">_hw_ftfe_fccob9</a></td><td class="desc">HW_FTFE_FCCOB9 - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_760_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccob9_1_1__hw__ftfe__fccob9__bitfields.html" target="_self">_hw_ftfe_fccob9::_hw_ftfe_fccob9_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_761_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccoba.html" target="_self">_hw_ftfe_fccoba</a></td><td class="desc">HW_FTFE_FCCOBA - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_762_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccoba_1_1__hw__ftfe__fccoba__bitfields.html" target="_self">_hw_ftfe_fccoba::_hw_ftfe_fccoba_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_763_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fccobb.html" target="_self">_hw_ftfe_fccobb</a></td><td class="desc">HW_FTFE_FCCOBB - Flash Common Command Object Registers (RW) </td></tr>
<tr id="row_764_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fccobb_1_1__hw__ftfe__fccobb__bitfields.html" target="_self">_hw_ftfe_fccobb::_hw_ftfe_fccobb_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_765_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fcnfg.html" target="_self">_hw_ftfe_fcnfg</a></td><td class="desc">HW_FTFE_FCNFG - Flash Configuration Register (RW) </td></tr>
<tr id="row_766_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fcnfg_1_1__hw__ftfe__fcnfg__bitfields.html" target="_self">_hw_ftfe_fcnfg::_hw_ftfe_fcnfg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_767_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fdprot.html" target="_self">_hw_ftfe_fdprot</a></td><td class="desc">HW_FTFE_FDPROT - Data Flash Protection Register (RW) </td></tr>
<tr id="row_768_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fdprot_1_1__hw__ftfe__fdprot__bitfields.html" target="_self">_hw_ftfe_fdprot::_hw_ftfe_fdprot_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_769_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__feprot.html" target="_self">_hw_ftfe_feprot</a></td><td class="desc">HW_FTFE_FEPROT - EEPROM Protection Register (RW) </td></tr>
<tr id="row_770_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__feprot_1_1__hw__ftfe__feprot__bitfields.html" target="_self">_hw_ftfe_feprot::_hw_ftfe_feprot_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_771_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fopt.html" target="_self">_hw_ftfe_fopt</a></td><td class="desc">HW_FTFE_FOPT - Flash Option Register (RO) </td></tr>
<tr id="row_772_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fopt_1_1__hw__ftfe__fopt__bitfields.html" target="_self">_hw_ftfe_fopt::_hw_ftfe_fopt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_773_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fprot0.html" target="_self">_hw_ftfe_fprot0</a></td><td class="desc">HW_FTFE_FPROT0 - Program Flash Protection Registers (RW) </td></tr>
<tr id="row_774_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fprot0_1_1__hw__ftfe__fprot0__bitfields.html" target="_self">_hw_ftfe_fprot0::_hw_ftfe_fprot0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_775_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fprot1.html" target="_self">_hw_ftfe_fprot1</a></td><td class="desc">HW_FTFE_FPROT1 - Program Flash Protection Registers (RW) </td></tr>
<tr id="row_776_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fprot1_1_1__hw__ftfe__fprot1__bitfields.html" target="_self">_hw_ftfe_fprot1::_hw_ftfe_fprot1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_777_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fprot2.html" target="_self">_hw_ftfe_fprot2</a></td><td class="desc">HW_FTFE_FPROT2 - Program Flash Protection Registers (RW) </td></tr>
<tr id="row_778_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fprot2_1_1__hw__ftfe__fprot2__bitfields.html" target="_self">_hw_ftfe_fprot2::_hw_ftfe_fprot2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_779_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fprot3.html" target="_self">_hw_ftfe_fprot3</a></td><td class="desc">HW_FTFE_FPROT3 - Program Flash Protection Registers (RW) </td></tr>
<tr id="row_780_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fprot3_1_1__hw__ftfe__fprot3__bitfields.html" target="_self">_hw_ftfe_fprot3::_hw_ftfe_fprot3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_781_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fsec.html" target="_self">_hw_ftfe_fsec</a></td><td class="desc">HW_FTFE_FSEC - Flash Security Register (RO) </td></tr>
<tr id="row_782_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fsec_1_1__hw__ftfe__fsec__bitfields.html" target="_self">_hw_ftfe_fsec::_hw_ftfe_fsec_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_783_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftfe__fstat.html" target="_self">_hw_ftfe_fstat</a></td><td class="desc">HW_FTFE_FSTAT - Flash Status Register (RW) </td></tr>
<tr id="row_784_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftfe__fstat_1_1__hw__ftfe__fstat__bitfields.html" target="_self">_hw_ftfe_fstat::_hw_ftfe_fstat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_785_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm.html" target="_self">_hw_ftm</a></td><td class="desc">All FTM module registers </td></tr>
<tr id="row_786_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__cnsc.html" target="_self">_hw_ftm_cnsc</a></td><td class="desc">HW_FTM_CnSC - Channel (n) Status And Control (RW) </td></tr>
<tr id="row_787_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html" target="_self">_hw_ftm_cnsc::_hw_ftm_cnsc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_788_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__cnt.html" target="_self">_hw_ftm_cnt</a></td><td class="desc">HW_FTM_CNT - Counter (RW) </td></tr>
<tr id="row_789_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields.html" target="_self">_hw_ftm_cnt::_hw_ftm_cnt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_790_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__cntin.html" target="_self">_hw_ftm_cntin</a></td><td class="desc">HW_FTM_CNTIN - Counter Initial Value (RW) </td></tr>
<tr id="row_791_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields.html" target="_self">_hw_ftm_cntin::_hw_ftm_cntin_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_792_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__cnv.html" target="_self">_hw_ftm_cnv</a></td><td class="desc">HW_FTM_CnV - Channel (n) Value (RW) </td></tr>
<tr id="row_793_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields.html" target="_self">_hw_ftm_cnv::_hw_ftm_cnv_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_794_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__combine.html" target="_self">_hw_ftm_combine</a></td><td class="desc">HW_FTM_COMBINE - Function For Linked Channels (RW) </td></tr>
<tr id="row_795_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html" target="_self">_hw_ftm_combine::_hw_ftm_combine_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_796_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__conf.html" target="_self">_hw_ftm_conf</a></td><td class="desc">HW_FTM_CONF - Configuration (RW) </td></tr>
<tr id="row_797_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html" target="_self">_hw_ftm_conf::_hw_ftm_conf_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_798_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__deadtime.html" target="_self">_hw_ftm_deadtime</a></td><td class="desc">HW_FTM_DEADTIME - Deadtime Insertion Control (RW) </td></tr>
<tr id="row_799_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html" target="_self">_hw_ftm_deadtime::_hw_ftm_deadtime_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_800_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__exttrig.html" target="_self">_hw_ftm_exttrig</a></td><td class="desc">HW_FTM_EXTTRIG - FTM External Trigger (RW) </td></tr>
<tr id="row_801_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html" target="_self">_hw_ftm_exttrig::_hw_ftm_exttrig_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_802_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__filter.html" target="_self">_hw_ftm_filter</a></td><td class="desc">HW_FTM_FILTER - Input Capture Filter Control (RW) </td></tr>
<tr id="row_803_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html" target="_self">_hw_ftm_filter::_hw_ftm_filter_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_804_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__fltctrl.html" target="_self">_hw_ftm_fltctrl</a></td><td class="desc">HW_FTM_FLTCTRL - Fault Control (RW) </td></tr>
<tr id="row_805_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html" target="_self">_hw_ftm_fltctrl::_hw_ftm_fltctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_806_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__fltpol.html" target="_self">_hw_ftm_fltpol</a></td><td class="desc">HW_FTM_FLTPOL - FTM Fault Input Polarity (RW) </td></tr>
<tr id="row_807_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html" target="_self">_hw_ftm_fltpol::_hw_ftm_fltpol_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_808_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__fms.html" target="_self">_hw_ftm_fms</a></td><td class="desc">HW_FTM_FMS - Fault Mode Status (RW) </td></tr>
<tr id="row_809_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html" target="_self">_hw_ftm_fms::_hw_ftm_fms_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_810_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__invctrl.html" target="_self">_hw_ftm_invctrl</a></td><td class="desc">HW_FTM_INVCTRL - FTM Inverting Control (RW) </td></tr>
<tr id="row_811_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html" target="_self">_hw_ftm_invctrl::_hw_ftm_invctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_812_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__mod.html" target="_self">_hw_ftm_mod</a></td><td class="desc">HW_FTM_MOD - Modulo (RW) </td></tr>
<tr id="row_813_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields.html" target="_self">_hw_ftm_mod::_hw_ftm_mod_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_814_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__mode.html" target="_self">_hw_ftm_mode</a></td><td class="desc">HW_FTM_MODE - Features Mode Selection (RW) </td></tr>
<tr id="row_815_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html" target="_self">_hw_ftm_mode::_hw_ftm_mode_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_816_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__outinit.html" target="_self">_hw_ftm_outinit</a></td><td class="desc">HW_FTM_OUTINIT - Initial State For Channels Output (RW) </td></tr>
<tr id="row_817_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html" target="_self">_hw_ftm_outinit::_hw_ftm_outinit_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_818_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__outmask.html" target="_self">_hw_ftm_outmask</a></td><td class="desc">HW_FTM_OUTMASK - Output Mask (RW) </td></tr>
<tr id="row_819_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html" target="_self">_hw_ftm_outmask::_hw_ftm_outmask_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_820_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__pol.html" target="_self">_hw_ftm_pol</a></td><td class="desc">HW_FTM_POL - Channels Polarity (RW) </td></tr>
<tr id="row_821_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html" target="_self">_hw_ftm_pol::_hw_ftm_pol_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_822_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__pwmload.html" target="_self">_hw_ftm_pwmload</a></td><td class="desc">HW_FTM_PWMLOAD - FTM PWM Load (RW) </td></tr>
<tr id="row_823_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html" target="_self">_hw_ftm_pwmload::_hw_ftm_pwmload_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_824_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__qdctrl.html" target="_self">_hw_ftm_qdctrl</a></td><td class="desc">HW_FTM_QDCTRL - Quadrature Decoder Control And Status (RW) </td></tr>
<tr id="row_825_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html" target="_self">_hw_ftm_qdctrl::_hw_ftm_qdctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_826_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__sc.html" target="_self">_hw_ftm_sc</a></td><td class="desc">HW_FTM_SC - Status And Control (RW) </td></tr>
<tr id="row_827_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html" target="_self">_hw_ftm_sc::_hw_ftm_sc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_828_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__status.html" target="_self">_hw_ftm_status</a></td><td class="desc">HW_FTM_STATUS - Capture And Compare Status (RW) </td></tr>
<tr id="row_829_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html" target="_self">_hw_ftm_status::_hw_ftm_status_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_830_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__swoctrl.html" target="_self">_hw_ftm_swoctrl</a></td><td class="desc">HW_FTM_SWOCTRL - FTM Software Output Control (RW) </td></tr>
<tr id="row_831_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html" target="_self">_hw_ftm_swoctrl::_hw_ftm_swoctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_832_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__sync.html" target="_self">_hw_ftm_sync</a></td><td class="desc">HW_FTM_SYNC - Synchronization (RW) </td></tr>
<tr id="row_833_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html" target="_self">_hw_ftm_sync::_hw_ftm_sync_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_834_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__ftm__synconf.html" target="_self">_hw_ftm_synconf</a></td><td class="desc">HW_FTM_SYNCONF - Synchronization Configuration (RW) </td></tr>
<tr id="row_835_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html" target="_self">_hw_ftm_synconf::_hw_ftm_synconf_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_836_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio.html" target="_self">_hw_gpio</a></td><td class="desc">All GPIO module registers </td></tr>
<tr id="row_837_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__gpio__pcor.html" target="_self">_hw_gpio_pcor</a></td><td class="desc">HW_GPIO_PCOR - Port Clear Output Register (WORZ) </td></tr>
<tr id="row_838_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields.html" target="_self">_hw_gpio_pcor::_hw_gpio_pcor_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_839_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__gpio__pddr.html" target="_self">_hw_gpio_pddr</a></td><td class="desc">HW_GPIO_PDDR - Port Data Direction Register (RW) </td></tr>
<tr id="row_840_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields.html" target="_self">_hw_gpio_pddr::_hw_gpio_pddr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_841_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__gpio__pdir.html" target="_self">_hw_gpio_pdir</a></td><td class="desc">HW_GPIO_PDIR - Port Data Input Register (RO) </td></tr>
<tr id="row_842_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields.html" target="_self">_hw_gpio_pdir::_hw_gpio_pdir_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_843_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__gpio__pdor.html" target="_self">_hw_gpio_pdor</a></td><td class="desc">HW_GPIO_PDOR - Port Data Output Register (RW) </td></tr>
<tr id="row_844_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html" target="_self">_hw_gpio_pdor::_hw_gpio_pdor_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_845_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__gpio__psor.html" target="_self">_hw_gpio_psor</a></td><td class="desc">HW_GPIO_PSOR - Port Set Output Register (WORZ) </td></tr>
<tr id="row_846_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields.html" target="_self">_hw_gpio_psor::_hw_gpio_psor_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_847_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__gpio__ptor.html" target="_self">_hw_gpio_ptor</a></td><td class="desc">HW_GPIO_PTOR - Port Toggle Output Register (WORZ) </td></tr>
<tr id="row_848_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__gpio__ptor_1_1__hw__gpio__ptor__bitfields.html" target="_self">_hw_gpio_ptor::_hw_gpio_ptor_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_849_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c.html" target="_self">_hw_i2c</a></td><td class="desc">All I2C module registers </td></tr>
<tr id="row_850_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__a1.html" target="_self">_hw_i2c_a1</a></td><td class="desc">HW_I2C_A1 - I2C Address Register 1 (RW) </td></tr>
<tr id="row_851_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__a1_1_1__hw__i2c__a1__bitfields.html" target="_self">_hw_i2c_a1::_hw_i2c_a1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_852_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__a2.html" target="_self">_hw_i2c_a2</a></td><td class="desc">HW_I2C_A2 - I2C Address Register 2 (RW) </td></tr>
<tr id="row_853_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__a2_1_1__hw__i2c__a2__bitfields.html" target="_self">_hw_i2c_a2::_hw_i2c_a2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_854_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__c1.html" target="_self">_hw_i2c_c1</a></td><td class="desc">HW_I2C_C1 - I2C Control Register 1 (RW) </td></tr>
<tr id="row_855_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__c1_1_1__hw__i2c__c1__bitfields.html" target="_self">_hw_i2c_c1::_hw_i2c_c1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_856_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__c2.html" target="_self">_hw_i2c_c2</a></td><td class="desc">HW_I2C_C2 - I2C Control Register 2 (RW) </td></tr>
<tr id="row_857_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__c2_1_1__hw__i2c__c2__bitfields.html" target="_self">_hw_i2c_c2::_hw_i2c_c2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_858_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__d.html" target="_self">_hw_i2c_d</a></td><td class="desc">HW_I2C_D - I2C Data I/O register (RW) </td></tr>
<tr id="row_859_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__d_1_1__hw__i2c__d__bitfields.html" target="_self">_hw_i2c_d::_hw_i2c_d_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_860_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__f.html" target="_self">_hw_i2c_f</a></td><td class="desc">HW_I2C_F - I2C Frequency Divider register (RW) </td></tr>
<tr id="row_861_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__f_1_1__hw__i2c__f__bitfields.html" target="_self">_hw_i2c_f::_hw_i2c_f_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_862_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__flt.html" target="_self">_hw_i2c_flt</a></td><td class="desc">HW_I2C_FLT - I2C Programmable Input Glitch Filter register (RW) </td></tr>
<tr id="row_863_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__flt_1_1__hw__i2c__flt__bitfields.html" target="_self">_hw_i2c_flt::_hw_i2c_flt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_864_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__ra.html" target="_self">_hw_i2c_ra</a></td><td class="desc">HW_I2C_RA - I2C Range Address register (RW) </td></tr>
<tr id="row_865_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__ra_1_1__hw__i2c__ra__bitfields.html" target="_self">_hw_i2c_ra::_hw_i2c_ra_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_866_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__s.html" target="_self">_hw_i2c_s</a></td><td class="desc">HW_I2C_S - I2C Status register (RW) </td></tr>
<tr id="row_867_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__s_1_1__hw__i2c__s__bitfields.html" target="_self">_hw_i2c_s::_hw_i2c_s_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_868_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__slth.html" target="_self">_hw_i2c_slth</a></td><td class="desc">HW_I2C_SLTH - I2C SCL Low Timeout Register High (RW) </td></tr>
<tr id="row_869_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__slth_1_1__hw__i2c__slth__bitfields.html" target="_self">_hw_i2c_slth::_hw_i2c_slth_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_870_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__sltl.html" target="_self">_hw_i2c_sltl</a></td><td class="desc">HW_I2C_SLTL - I2C SCL Low Timeout Register Low (RW) </td></tr>
<tr id="row_871_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__sltl_1_1__hw__i2c__sltl__bitfields.html" target="_self">_hw_i2c_sltl::_hw_i2c_sltl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_872_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2c__smb.html" target="_self">_hw_i2c_smb</a></td><td class="desc">HW_I2C_SMB - I2C SMBus Control and Status register (RW) </td></tr>
<tr id="row_873_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields.html" target="_self">_hw_i2c_smb::_hw_i2c_smb_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_874_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s.html" target="_self">_hw_i2s</a></td><td class="desc">All I2S module registers </td></tr>
<tr id="row_875_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__mcr.html" target="_self">_hw_i2s_mcr</a></td><td class="desc">HW_I2S_MCR - SAI MCLK Control Register (RW) </td></tr>
<tr id="row_876_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html" target="_self">_hw_i2s_mcr::_hw_i2s_mcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_877_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__mdr.html" target="_self">_hw_i2s_mdr</a></td><td class="desc">HW_I2S_MDR - SAI MCLK Divide Register (RW) </td></tr>
<tr id="row_878_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html" target="_self">_hw_i2s_mdr::_hw_i2s_mdr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_879_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rcr1.html" target="_self">_hw_i2s_rcr1</a></td><td class="desc">HW_I2S_RCR1 - SAI Receive Configuration 1 Register (RW) </td></tr>
<tr id="row_880_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields.html" target="_self">_hw_i2s_rcr1::_hw_i2s_rcr1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_881_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rcr2.html" target="_self">_hw_i2s_rcr2</a></td><td class="desc">HW_I2S_RCR2 - SAI Receive Configuration 2 Register (RW) </td></tr>
<tr id="row_882_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html" target="_self">_hw_i2s_rcr2::_hw_i2s_rcr2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_883_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rcr3.html" target="_self">_hw_i2s_rcr3</a></td><td class="desc">HW_I2S_RCR3 - SAI Receive Configuration 3 Register (RW) </td></tr>
<tr id="row_884_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html" target="_self">_hw_i2s_rcr3::_hw_i2s_rcr3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_885_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rcr4.html" target="_self">_hw_i2s_rcr4</a></td><td class="desc">HW_I2S_RCR4 - SAI Receive Configuration 4 Register (RW) </td></tr>
<tr id="row_886_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html" target="_self">_hw_i2s_rcr4::_hw_i2s_rcr4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_887_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rcr5.html" target="_self">_hw_i2s_rcr5</a></td><td class="desc">HW_I2S_RCR5 - SAI Receive Configuration 5 Register (RW) </td></tr>
<tr id="row_888_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html" target="_self">_hw_i2s_rcr5::_hw_i2s_rcr5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_889_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rcsr.html" target="_self">_hw_i2s_rcsr</a></td><td class="desc">HW_I2S_RCSR - SAI Receive Control Register (RW) </td></tr>
<tr id="row_890_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html" target="_self">_hw_i2s_rcsr::_hw_i2s_rcsr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_891_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rdrn.html" target="_self">_hw_i2s_rdrn</a></td><td class="desc">HW_I2S_RDRn - SAI Receive Data Register (RO) </td></tr>
<tr id="row_892_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields.html" target="_self">_hw_i2s_rdrn::_hw_i2s_rdrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_893_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rfrn.html" target="_self">_hw_i2s_rfrn</a></td><td class="desc">HW_I2S_RFRn - SAI Receive FIFO Register (RO) </td></tr>
<tr id="row_894_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html" target="_self">_hw_i2s_rfrn::_hw_i2s_rfrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_895_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__rmr.html" target="_self">_hw_i2s_rmr</a></td><td class="desc">HW_I2S_RMR - SAI Receive Mask Register (RW) </td></tr>
<tr id="row_896_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__rmr_1_1__hw__i2s__rmr__bitfields.html" target="_self">_hw_i2s_rmr::_hw_i2s_rmr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_897_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tcr1.html" target="_self">_hw_i2s_tcr1</a></td><td class="desc">HW_I2S_TCR1 - SAI Transmit Configuration 1 Register (RW) </td></tr>
<tr id="row_898_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields.html" target="_self">_hw_i2s_tcr1::_hw_i2s_tcr1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_899_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tcr2.html" target="_self">_hw_i2s_tcr2</a></td><td class="desc">HW_I2S_TCR2 - SAI Transmit Configuration 2 Register (RW) </td></tr>
<tr id="row_900_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html" target="_self">_hw_i2s_tcr2::_hw_i2s_tcr2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_901_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tcr3.html" target="_self">_hw_i2s_tcr3</a></td><td class="desc">HW_I2S_TCR3 - SAI Transmit Configuration 3 Register (RW) </td></tr>
<tr id="row_902_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html" target="_self">_hw_i2s_tcr3::_hw_i2s_tcr3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_903_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tcr4.html" target="_self">_hw_i2s_tcr4</a></td><td class="desc">HW_I2S_TCR4 - SAI Transmit Configuration 4 Register (RW) </td></tr>
<tr id="row_904_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html" target="_self">_hw_i2s_tcr4::_hw_i2s_tcr4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_905_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tcr5.html" target="_self">_hw_i2s_tcr5</a></td><td class="desc">HW_I2S_TCR5 - SAI Transmit Configuration 5 Register (RW) </td></tr>
<tr id="row_906_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html" target="_self">_hw_i2s_tcr5::_hw_i2s_tcr5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_907_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tcsr.html" target="_self">_hw_i2s_tcsr</a></td><td class="desc">HW_I2S_TCSR - SAI Transmit Control Register (RW) </td></tr>
<tr id="row_908_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html" target="_self">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_909_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tdrn.html" target="_self">_hw_i2s_tdrn</a></td><td class="desc">HW_I2S_TDRn - SAI Transmit Data Register (WORZ) </td></tr>
<tr id="row_910_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tdrn_1_1__hw__i2s__tdrn__bitfields.html" target="_self">_hw_i2s_tdrn::_hw_i2s_tdrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_911_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tfrn.html" target="_self">_hw_i2s_tfrn</a></td><td class="desc">HW_I2S_TFRn - SAI Transmit FIFO Register (RO) </td></tr>
<tr id="row_912_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html" target="_self">_hw_i2s_tfrn::_hw_i2s_tfrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_913_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__i2s__tmr.html" target="_self">_hw_i2s_tmr</a></td><td class="desc">HW_I2S_TMR - SAI Transmit Mask Register (RW) </td></tr>
<tr id="row_914_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__i2s__tmr_1_1__hw__i2s__tmr__bitfields.html" target="_self">_hw_i2s_tmr::_hw_i2s_tmr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_915_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu.html" target="_self">_hw_llwu</a></td><td class="desc">All LLWU module registers </td></tr>
<tr id="row_916_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__f1.html" target="_self">_hw_llwu_f1</a></td><td class="desc">HW_LLWU_F1 - LLWU Flag 1 register (W1C) </td></tr>
<tr id="row_917_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html" target="_self">_hw_llwu_f1::_hw_llwu_f1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_918_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__f2.html" target="_self">_hw_llwu_f2</a></td><td class="desc">HW_LLWU_F2 - LLWU Flag 2 register (W1C) </td></tr>
<tr id="row_919_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html" target="_self">_hw_llwu_f2::_hw_llwu_f2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_920_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__f3.html" target="_self">_hw_llwu_f3</a></td><td class="desc">HW_LLWU_F3 - LLWU Flag 3 register (RO) </td></tr>
<tr id="row_921_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html" target="_self">_hw_llwu_f3::_hw_llwu_f3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_922_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__filt1.html" target="_self">_hw_llwu_filt1</a></td><td class="desc">HW_LLWU_FILT1 - LLWU Pin Filter 1 register (RW) </td></tr>
<tr id="row_923_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html" target="_self">_hw_llwu_filt1::_hw_llwu_filt1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_924_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__filt2.html" target="_self">_hw_llwu_filt2</a></td><td class="desc">HW_LLWU_FILT2 - LLWU Pin Filter 2 register (RW) </td></tr>
<tr id="row_925_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html" target="_self">_hw_llwu_filt2::_hw_llwu_filt2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_926_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__me.html" target="_self">_hw_llwu_me</a></td><td class="desc">HW_LLWU_ME - LLWU Module Enable register (RW) </td></tr>
<tr id="row_927_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html" target="_self">_hw_llwu_me::_hw_llwu_me_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_928_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__pe1.html" target="_self">_hw_llwu_pe1</a></td><td class="desc">HW_LLWU_PE1 - LLWU Pin Enable 1 register (RW) </td></tr>
<tr id="row_929_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html" target="_self">_hw_llwu_pe1::_hw_llwu_pe1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_930_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__pe2.html" target="_self">_hw_llwu_pe2</a></td><td class="desc">HW_LLWU_PE2 - LLWU Pin Enable 2 register (RW) </td></tr>
<tr id="row_931_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html" target="_self">_hw_llwu_pe2::_hw_llwu_pe2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_932_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__pe3.html" target="_self">_hw_llwu_pe3</a></td><td class="desc">HW_LLWU_PE3 - LLWU Pin Enable 3 register (RW) </td></tr>
<tr id="row_933_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html" target="_self">_hw_llwu_pe3::_hw_llwu_pe3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_934_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__pe4.html" target="_self">_hw_llwu_pe4</a></td><td class="desc">HW_LLWU_PE4 - LLWU Pin Enable 4 register (RW) </td></tr>
<tr id="row_935_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html" target="_self">_hw_llwu_pe4::_hw_llwu_pe4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_936_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__llwu__rst.html" target="_self">_hw_llwu_rst</a></td><td class="desc">HW_LLWU_RST - LLWU Reset Enable register (RW) </td></tr>
<tr id="row_937_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html" target="_self">_hw_llwu_rst::_hw_llwu_rst_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_938_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__lptmr.html" target="_self">_hw_lptmr</a></td><td class="desc">All LPTMR module registers </td></tr>
<tr id="row_939_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__lptmr__cmr.html" target="_self">_hw_lptmr_cmr</a></td><td class="desc">HW_LPTMR_CMR - Low Power Timer Compare Register (RW) </td></tr>
<tr id="row_940_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__lptmr__cmr_1_1__hw__lptmr__cmr__bitfields.html" target="_self">_hw_lptmr_cmr::_hw_lptmr_cmr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_941_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__lptmr__cnr.html" target="_self">_hw_lptmr_cnr</a></td><td class="desc">HW_LPTMR_CNR - Low Power Timer Counter Register (RW) </td></tr>
<tr id="row_942_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields.html" target="_self">_hw_lptmr_cnr::_hw_lptmr_cnr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_943_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__lptmr__csr.html" target="_self">_hw_lptmr_csr</a></td><td class="desc">HW_LPTMR_CSR - Low Power Timer Control Status Register (RW) </td></tr>
<tr id="row_944_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields.html" target="_self">_hw_lptmr_csr::_hw_lptmr_csr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_945_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__lptmr__psr.html" target="_self">_hw_lptmr_psr</a></td><td class="desc">HW_LPTMR_PSR - Low Power Timer Prescale Register (RW) </td></tr>
<tr id="row_946_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields.html" target="_self">_hw_lptmr_psr::_hw_lptmr_psr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_947_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg.html" target="_self">_hw_mcg</a></td><td class="desc">All MCG module registers </td></tr>
<tr id="row_948_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__atcvh.html" target="_self">_hw_mcg_atcvh</a></td><td class="desc">HW_MCG_ATCVH - MCG Auto Trim Compare Value High Register (RW) </td></tr>
<tr id="row_949_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__atcvh_1_1__hw__mcg__atcvh__bitfields.html" target="_self">_hw_mcg_atcvh::_hw_mcg_atcvh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_950_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__atcvl.html" target="_self">_hw_mcg_atcvl</a></td><td class="desc">HW_MCG_ATCVL - MCG Auto Trim Compare Value Low Register (RW) </td></tr>
<tr id="row_951_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__atcvl_1_1__hw__mcg__atcvl__bitfields.html" target="_self">_hw_mcg_atcvl::_hw_mcg_atcvl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_952_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c1.html" target="_self">_hw_mcg_c1</a></td><td class="desc">HW_MCG_C1 - MCG Control 1 Register (RW) </td></tr>
<tr id="row_953_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html" target="_self">_hw_mcg_c1::_hw_mcg_c1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_954_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c2.html" target="_self">_hw_mcg_c2</a></td><td class="desc">HW_MCG_C2 - MCG Control 2 Register (RW) </td></tr>
<tr id="row_955_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html" target="_self">_hw_mcg_c2::_hw_mcg_c2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_956_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c3.html" target="_self">_hw_mcg_c3</a></td><td class="desc">HW_MCG_C3 - MCG Control 3 Register (RW) </td></tr>
<tr id="row_957_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields.html" target="_self">_hw_mcg_c3::_hw_mcg_c3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_958_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c4.html" target="_self">_hw_mcg_c4</a></td><td class="desc">HW_MCG_C4 - MCG Control 4 Register (RW) </td></tr>
<tr id="row_959_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html" target="_self">_hw_mcg_c4::_hw_mcg_c4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_960_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c5.html" target="_self">_hw_mcg_c5</a></td><td class="desc">HW_MCG_C5 - MCG Control 5 Register (RW) </td></tr>
<tr id="row_961_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html" target="_self">_hw_mcg_c5::_hw_mcg_c5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_962_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c6.html" target="_self">_hw_mcg_c6</a></td><td class="desc">HW_MCG_C6 - MCG Control 6 Register (RW) </td></tr>
<tr id="row_963_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html" target="_self">_hw_mcg_c6::_hw_mcg_c6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_964_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c7.html" target="_self">_hw_mcg_c7</a></td><td class="desc">HW_MCG_C7 - MCG Control 7 Register (RW) </td></tr>
<tr id="row_965_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields.html" target="_self">_hw_mcg_c7::_hw_mcg_c7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_966_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__c8.html" target="_self">_hw_mcg_c8</a></td><td class="desc">HW_MCG_C8 - MCG Control 8 Register (RW) </td></tr>
<tr id="row_967_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html" target="_self">_hw_mcg_c8::_hw_mcg_c8_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_968_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__s.html" target="_self">_hw_mcg_s</a></td><td class="desc">HW_MCG_S - MCG Status Register (RW) </td></tr>
<tr id="row_969_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html" target="_self">_hw_mcg_s::_hw_mcg_s_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_970_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcg__sc.html" target="_self">_hw_mcg_sc</a></td><td class="desc">HW_MCG_SC - MCG Status and Control Register (RW) </td></tr>
<tr id="row_971_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html" target="_self">_hw_mcg_sc::_hw_mcg_sc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_972_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm.html" target="_self">_hw_mcm</a></td><td class="desc">All MCM module registers </td></tr>
<tr id="row_973_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__cr.html" target="_self">_hw_mcm_cr</a></td><td class="desc">HW_MCM_CR - Control Register (RW) </td></tr>
<tr id="row_974_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html" target="_self">_hw_mcm_cr::_hw_mcm_cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_975_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__etbcc.html" target="_self">_hw_mcm_etbcc</a></td><td class="desc">HW_MCM_ETBCC - ETB Counter Control register (RW) </td></tr>
<tr id="row_976_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html" target="_self">_hw_mcm_etbcc::_hw_mcm_etbcc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_977_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__etbcnt.html" target="_self">_hw_mcm_etbcnt</a></td><td class="desc">HW_MCM_ETBCNT - ETB Counter Value register (RO) </td></tr>
<tr id="row_978_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields.html" target="_self">_hw_mcm_etbcnt::_hw_mcm_etbcnt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_979_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__etbrl.html" target="_self">_hw_mcm_etbrl</a></td><td class="desc">HW_MCM_ETBRL - ETB Reload register (RW) </td></tr>
<tr id="row_980_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields.html" target="_self">_hw_mcm_etbrl::_hw_mcm_etbrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_981_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__iscr.html" target="_self">_hw_mcm_iscr</a></td><td class="desc">HW_MCM_ISCR - Interrupt Status Register (RW) </td></tr>
<tr id="row_982_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html" target="_self">_hw_mcm_iscr::_hw_mcm_iscr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_983_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__pid.html" target="_self">_hw_mcm_pid</a></td><td class="desc">HW_MCM_PID - Process ID register (RW) </td></tr>
<tr id="row_984_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields.html" target="_self">_hw_mcm_pid::_hw_mcm_pid_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_985_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__plamc.html" target="_self">_hw_mcm_plamc</a></td><td class="desc">HW_MCM_PLAMC - Crossbar Switch (AXBS) Master Configuration (RO) </td></tr>
<tr id="row_986_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields.html" target="_self">_hw_mcm_plamc::_hw_mcm_plamc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_987_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mcm__plasc.html" target="_self">_hw_mcm_plasc</a></td><td class="desc">HW_MCM_PLASC - Crossbar Switch (AXBS) Slave Configuration (RO) </td></tr>
<tr id="row_988_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html" target="_self">_hw_mcm_plasc::_hw_mcm_plasc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_989_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu.html" target="_self">_hw_mpu</a></td><td class="desc">All MPU module registers </td></tr>
<tr id="row_990_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__cesr.html" target="_self">_hw_mpu_cesr</a></td><td class="desc">HW_MPU_CESR - Control/Error Status Register (RW) </td></tr>
<tr id="row_991_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html" target="_self">_hw_mpu_cesr::_hw_mpu_cesr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_992_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__earn.html" target="_self">_hw_mpu_earn</a></td><td class="desc">HW_MPU_EARn - Error Address Register, slave port n (RO) </td></tr>
<tr id="row_993_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__earn_1_1__hw__mpu__earn__bitfields.html" target="_self">_hw_mpu_earn::_hw_mpu_earn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_994_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__edrn.html" target="_self">_hw_mpu_edrn</a></td><td class="desc">HW_MPU_EDRn - Error Detail Register, slave port n (RO) </td></tr>
<tr id="row_995_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html" target="_self">_hw_mpu_edrn::_hw_mpu_edrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_996_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__rgdaacn.html" target="_self">_hw_mpu_rgdaacn</a></td><td class="desc">HW_MPU_RGDAACn - Region Descriptor Alternate Access Control n (RW) </td></tr>
<tr id="row_997_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html" target="_self">_hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_998_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__rgdn__word0.html" target="_self">_hw_mpu_rgdn_word0</a></td><td class="desc">HW_MPU_RGDn_WORD0 - Region Descriptor n, Word 0 (RW) </td></tr>
<tr id="row_999_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields.html" target="_self">_hw_mpu_rgdn_word0::_hw_mpu_rgdn_word0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1000_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__rgdn__word1.html" target="_self">_hw_mpu_rgdn_word1</a></td><td class="desc">HW_MPU_RGDn_WORD1 - Region Descriptor n, Word 1 (RW) </td></tr>
<tr id="row_1001_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields.html" target="_self">_hw_mpu_rgdn_word1::_hw_mpu_rgdn_word1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1002_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__rgdn__word2.html" target="_self">_hw_mpu_rgdn_word2</a></td><td class="desc">HW_MPU_RGDn_WORD2 - Region Descriptor n, Word 2 (RW) </td></tr>
<tr id="row_1003_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html" target="_self">_hw_mpu_rgdn_word2::_hw_mpu_rgdn_word2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1004_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__mpu__rgdn__word3.html" target="_self">_hw_mpu_rgdn_word3</a></td><td class="desc">HW_MPU_RGDn_WORD3 - Region Descriptor n, Word 3 (RW) </td></tr>
<tr id="row_1005_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html" target="_self">_hw_mpu_rgdn_word3::_hw_mpu_rgdn_word3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1006_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv.html" target="_self">_hw_nv</a></td><td class="desc">All NV module registers </td></tr>
<tr id="row_1007_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey0.html" target="_self">_hw_nv_backkey0</a></td><td class="desc">HW_NV_BACKKEY0 - Backdoor Comparison Key 0. (RO) </td></tr>
<tr id="row_1008_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey0_1_1__hw__nv__backkey0__bitfields.html" target="_self">_hw_nv_backkey0::_hw_nv_backkey0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1009_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey1.html" target="_self">_hw_nv_backkey1</a></td><td class="desc">HW_NV_BACKKEY1 - Backdoor Comparison Key 1. (RO) </td></tr>
<tr id="row_1010_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey1_1_1__hw__nv__backkey1__bitfields.html" target="_self">_hw_nv_backkey1::_hw_nv_backkey1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1011_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey2.html" target="_self">_hw_nv_backkey2</a></td><td class="desc">HW_NV_BACKKEY2 - Backdoor Comparison Key 2. (RO) </td></tr>
<tr id="row_1012_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey2_1_1__hw__nv__backkey2__bitfields.html" target="_self">_hw_nv_backkey2::_hw_nv_backkey2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1013_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey3.html" target="_self">_hw_nv_backkey3</a></td><td class="desc">HW_NV_BACKKEY3 - Backdoor Comparison Key 3. (RO) </td></tr>
<tr id="row_1014_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey3_1_1__hw__nv__backkey3__bitfields.html" target="_self">_hw_nv_backkey3::_hw_nv_backkey3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1015_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey4.html" target="_self">_hw_nv_backkey4</a></td><td class="desc">HW_NV_BACKKEY4 - Backdoor Comparison Key 4. (RO) </td></tr>
<tr id="row_1016_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey4_1_1__hw__nv__backkey4__bitfields.html" target="_self">_hw_nv_backkey4::_hw_nv_backkey4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1017_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey5.html" target="_self">_hw_nv_backkey5</a></td><td class="desc">HW_NV_BACKKEY5 - Backdoor Comparison Key 5. (RO) </td></tr>
<tr id="row_1018_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey5_1_1__hw__nv__backkey5__bitfields.html" target="_self">_hw_nv_backkey5::_hw_nv_backkey5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1019_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey6.html" target="_self">_hw_nv_backkey6</a></td><td class="desc">HW_NV_BACKKEY6 - Backdoor Comparison Key 6. (RO) </td></tr>
<tr id="row_1020_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey6_1_1__hw__nv__backkey6__bitfields.html" target="_self">_hw_nv_backkey6::_hw_nv_backkey6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1021_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__backkey7.html" target="_self">_hw_nv_backkey7</a></td><td class="desc">HW_NV_BACKKEY7 - Backdoor Comparison Key 7. (RO) </td></tr>
<tr id="row_1022_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__backkey7_1_1__hw__nv__backkey7__bitfields.html" target="_self">_hw_nv_backkey7::_hw_nv_backkey7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1023_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fdprot.html" target="_self">_hw_nv_fdprot</a></td><td class="desc">HW_NV_FDPROT - Non-volatile D-Flash Protection Register (RO) </td></tr>
<tr id="row_1024_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fdprot_1_1__hw__nv__fdprot__bitfields.html" target="_self">_hw_nv_fdprot::_hw_nv_fdprot_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1025_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__feprot.html" target="_self">_hw_nv_feprot</a></td><td class="desc">HW_NV_FEPROT - Non-volatile EERAM Protection Register (RO) </td></tr>
<tr id="row_1026_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__feprot_1_1__hw__nv__feprot__bitfields.html" target="_self">_hw_nv_feprot::_hw_nv_feprot_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1027_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fopt.html" target="_self">_hw_nv_fopt</a></td><td class="desc">HW_NV_FOPT - Non-volatile Flash Option Register (RO) </td></tr>
<tr id="row_1028_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fopt_1_1__hw__nv__fopt__bitfields.html" target="_self">_hw_nv_fopt::_hw_nv_fopt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1029_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fprot0.html" target="_self">_hw_nv_fprot0</a></td><td class="desc">HW_NV_FPROT0 - Non-volatile P-Flash Protection 0 - High Register (RO) </td></tr>
<tr id="row_1030_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fprot0_1_1__hw__nv__fprot0__bitfields.html" target="_self">_hw_nv_fprot0::_hw_nv_fprot0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1031_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fprot1.html" target="_self">_hw_nv_fprot1</a></td><td class="desc">HW_NV_FPROT1 - Non-volatile P-Flash Protection 0 - Low Register (RO) </td></tr>
<tr id="row_1032_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fprot1_1_1__hw__nv__fprot1__bitfields.html" target="_self">_hw_nv_fprot1::_hw_nv_fprot1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1033_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fprot2.html" target="_self">_hw_nv_fprot2</a></td><td class="desc">HW_NV_FPROT2 - Non-volatile P-Flash Protection 1 - High Register (RO) </td></tr>
<tr id="row_1034_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fprot2_1_1__hw__nv__fprot2__bitfields.html" target="_self">_hw_nv_fprot2::_hw_nv_fprot2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1035_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fprot3.html" target="_self">_hw_nv_fprot3</a></td><td class="desc">HW_NV_FPROT3 - Non-volatile P-Flash Protection 1 - Low Register (RO) </td></tr>
<tr id="row_1036_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fprot3_1_1__hw__nv__fprot3__bitfields.html" target="_self">_hw_nv_fprot3::_hw_nv_fprot3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1037_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__nv__fsec.html" target="_self">_hw_nv_fsec</a></td><td class="desc">HW_NV_FSEC - Non-volatile Flash Security Register (RO) </td></tr>
<tr id="row_1038_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__nv__fsec_1_1__hw__nv__fsec__bitfields.html" target="_self">_hw_nv_fsec::_hw_nv_fsec_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1039_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__osc.html" target="_self">_hw_osc</a></td><td class="desc">All OSC module registers </td></tr>
<tr id="row_1040_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__osc__cr.html" target="_self">_hw_osc_cr</a></td><td class="desc">HW_OSC_CR - OSC Control Register (RW) </td></tr>
<tr id="row_1041_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__osc__cr_1_1__hw__osc__cr__bitfields.html" target="_self">_hw_osc_cr::_hw_osc_cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1042_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb.html" target="_self">_hw_pdb</a></td><td class="desc">All PDB module registers </td></tr>
<tr id="row_1043_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__chnc1.html" target="_self">_hw_pdb_chnc1</a></td><td class="desc">HW_PDB_CHnC1 - Channel n Control register 1 (RW) </td></tr>
<tr id="row_1044_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html" target="_self">_hw_pdb_chnc1::_hw_pdb_chnc1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1045_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__chndly0.html" target="_self">_hw_pdb_chndly0</a></td><td class="desc">HW_PDB_CHnDLY0 - Channel n Delay 0 register (RW) </td></tr>
<tr id="row_1046_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields.html" target="_self">_hw_pdb_chndly0::_hw_pdb_chndly0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1047_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__chndly1.html" target="_self">_hw_pdb_chndly1</a></td><td class="desc">HW_PDB_CHnDLY1 - Channel n Delay 1 register (RW) </td></tr>
<tr id="row_1048_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields.html" target="_self">_hw_pdb_chndly1::_hw_pdb_chndly1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1049_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__chns.html" target="_self">_hw_pdb_chns</a></td><td class="desc">HW_PDB_CHnS - Channel n Status register (RW) </td></tr>
<tr id="row_1050_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html" target="_self">_hw_pdb_chns::_hw_pdb_chns_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1051_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__cnt.html" target="_self">_hw_pdb_cnt</a></td><td class="desc">HW_PDB_CNT - Counter register (RO) </td></tr>
<tr id="row_1052_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields.html" target="_self">_hw_pdb_cnt::_hw_pdb_cnt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1053_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__dacintcn.html" target="_self">_hw_pdb_dacintcn</a></td><td class="desc">HW_PDB_DACINTCn - DAC Interval Trigger n Control register (RW) </td></tr>
<tr id="row_1054_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html" target="_self">_hw_pdb_dacintcn::_hw_pdb_dacintcn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1055_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__dacintn.html" target="_self">_hw_pdb_dacintn</a></td><td class="desc">HW_PDB_DACINTn - DAC Interval n register (RW) </td></tr>
<tr id="row_1056_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields.html" target="_self">_hw_pdb_dacintn::_hw_pdb_dacintn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1057_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__idly.html" target="_self">_hw_pdb_idly</a></td><td class="desc">HW_PDB_IDLY - Interrupt Delay register (RW) </td></tr>
<tr id="row_1058_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields.html" target="_self">_hw_pdb_idly::_hw_pdb_idly_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1059_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__mod.html" target="_self">_hw_pdb_mod</a></td><td class="desc">HW_PDB_MOD - Modulus register (RW) </td></tr>
<tr id="row_1060_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields.html" target="_self">_hw_pdb_mod::_hw_pdb_mod_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1061_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__poen.html" target="_self">_hw_pdb_poen</a></td><td class="desc">HW_PDB_POEN - Pulse-Out n Enable register (RW) </td></tr>
<tr id="row_1062_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields.html" target="_self">_hw_pdb_poen::_hw_pdb_poen_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1063_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__pondly.html" target="_self">_hw_pdb_pondly</a></td><td class="desc">HW_PDB_POnDLY - Pulse-Out n Delay register (RW) </td></tr>
<tr id="row_1064_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields.html" target="_self">_hw_pdb_pondly::_hw_pdb_pondly_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1065_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pdb__sc.html" target="_self">_hw_pdb_sc</a></td><td class="desc">HW_PDB_SC - Status and Control register (RW) </td></tr>
<tr id="row_1066_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html" target="_self">_hw_pdb_sc::_hw_pdb_sc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1067_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pit.html" target="_self">_hw_pit</a></td><td class="desc">All PIT module registers </td></tr>
<tr id="row_1068_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pit__cvaln.html" target="_self">_hw_pit_cvaln</a></td><td class="desc">HW_PIT_CVALn - Current Timer Value Register (RO) </td></tr>
<tr id="row_1069_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pit__cvaln_1_1__hw__pit__cvaln__bitfields.html" target="_self">_hw_pit_cvaln::_hw_pit_cvaln_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1070_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pit__ldvaln.html" target="_self">_hw_pit_ldvaln</a></td><td class="desc">HW_PIT_LDVALn - Timer Load Value Register (RW) </td></tr>
<tr id="row_1071_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pit__ldvaln_1_1__hw__pit__ldvaln__bitfields.html" target="_self">_hw_pit_ldvaln::_hw_pit_ldvaln_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1072_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pit__mcr.html" target="_self">_hw_pit_mcr</a></td><td class="desc">HW_PIT_MCR - PIT Module Control Register (RW) </td></tr>
<tr id="row_1073_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pit__mcr_1_1__hw__pit__mcr__bitfields.html" target="_self">_hw_pit_mcr::_hw_pit_mcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1074_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pit__tctrln.html" target="_self">_hw_pit_tctrln</a></td><td class="desc">HW_PIT_TCTRLn - Timer Control Register (RW) </td></tr>
<tr id="row_1075_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pit__tctrln_1_1__hw__pit__tctrln__bitfields.html" target="_self">_hw_pit_tctrln::_hw_pit_tctrln_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1076_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pit__tflgn.html" target="_self">_hw_pit_tflgn</a></td><td class="desc">HW_PIT_TFLGn - Timer Flag Register (RW) </td></tr>
<tr id="row_1077_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields.html" target="_self">_hw_pit_tflgn::_hw_pit_tflgn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1078_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pmc.html" target="_self">_hw_pmc</a></td><td class="desc">All PMC module registers </td></tr>
<tr id="row_1079_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pmc__lvdsc1.html" target="_self">_hw_pmc_lvdsc1</a></td><td class="desc">HW_PMC_LVDSC1 - Low Voltage Detect Status And Control 1 register (RW) </td></tr>
<tr id="row_1080_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html" target="_self">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1081_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pmc__lvdsc2.html" target="_self">_hw_pmc_lvdsc2</a></td><td class="desc">HW_PMC_LVDSC2 - Low Voltage Detect Status And Control 2 register (RW) </td></tr>
<tr id="row_1082_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html" target="_self">_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1083_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__pmc__regsc.html" target="_self">_hw_pmc_regsc</a></td><td class="desc">HW_PMC_REGSC - Regulator Status And Control register (RW) </td></tr>
<tr id="row_1084_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html" target="_self">_hw_pmc_regsc::_hw_pmc_regsc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1085_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port.html" target="_self">_hw_port</a></td><td class="desc">All PORT module registers </td></tr>
<tr id="row_1086_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__dfcr.html" target="_self">_hw_port_dfcr</a></td><td class="desc">HW_PORT_DFCR - Digital Filter Clock Register (RW) </td></tr>
<tr id="row_1087_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields.html" target="_self">_hw_port_dfcr::_hw_port_dfcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1088_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__dfer.html" target="_self">_hw_port_dfer</a></td><td class="desc">HW_PORT_DFER - Digital Filter Enable Register (RW) </td></tr>
<tr id="row_1089_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__dfer_1_1__hw__port__dfer__bitfields.html" target="_self">_hw_port_dfer::_hw_port_dfer_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1090_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__dfwr.html" target="_self">_hw_port_dfwr</a></td><td class="desc">HW_PORT_DFWR - Digital Filter Width Register (RW) </td></tr>
<tr id="row_1091_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__dfwr_1_1__hw__port__dfwr__bitfields.html" target="_self">_hw_port_dfwr::_hw_port_dfwr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1092_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__gpchr.html" target="_self">_hw_port_gpchr</a></td><td class="desc">HW_PORT_GPCHR - Global Pin Control High Register (WORZ) </td></tr>
<tr id="row_1093_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__gpchr_1_1__hw__port__gpchr__bitfields.html" target="_self">_hw_port_gpchr::_hw_port_gpchr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1094_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__gpclr.html" target="_self">_hw_port_gpclr</a></td><td class="desc">HW_PORT_GPCLR - Global Pin Control Low Register (WORZ) </td></tr>
<tr id="row_1095_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields.html" target="_self">_hw_port_gpclr::_hw_port_gpclr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1096_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__isfr.html" target="_self">_hw_port_isfr</a></td><td class="desc">HW_PORT_ISFR - Interrupt Status Flag Register (W1C) </td></tr>
<tr id="row_1097_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__isfr_1_1__hw__port__isfr__bitfields.html" target="_self">_hw_port_isfr::_hw_port_isfr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1098_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__port__pcrn.html" target="_self">_hw_port_pcrn</a></td><td class="desc">HW_PORT_PCRn - Pin Control Register n (RW) </td></tr>
<tr id="row_1099_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields.html" target="_self">_hw_port_pcrn::_hw_port_pcrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1100_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rcm.html" target="_self">_hw_rcm</a></td><td class="desc">All RCM module registers </td></tr>
<tr id="row_1101_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rcm__mr.html" target="_self">_hw_rcm_mr</a></td><td class="desc">HW_RCM_MR - Mode Register (RO) </td></tr>
<tr id="row_1102_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html" target="_self">_hw_rcm_mr::_hw_rcm_mr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1103_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rcm__rpfc.html" target="_self">_hw_rcm_rpfc</a></td><td class="desc">HW_RCM_RPFC - Reset Pin Filter Control register (RW) </td></tr>
<tr id="row_1104_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html" target="_self">_hw_rcm_rpfc::_hw_rcm_rpfc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1105_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rcm__rpfw.html" target="_self">_hw_rcm_rpfw</a></td><td class="desc">HW_RCM_RPFW - Reset Pin Filter Width register (RW) </td></tr>
<tr id="row_1106_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields.html" target="_self">_hw_rcm_rpfw::_hw_rcm_rpfw_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1107_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rcm__srs0.html" target="_self">_hw_rcm_srs0</a></td><td class="desc">HW_RCM_SRS0 - System Reset Status Register 0 (RO) </td></tr>
<tr id="row_1108_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html" target="_self">_hw_rcm_srs0::_hw_rcm_srs0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1109_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rcm__srs1.html" target="_self">_hw_rcm_srs1</a></td><td class="desc">HW_RCM_SRS1 - System Reset Status Register 1 (RO) </td></tr>
<tr id="row_1110_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html" target="_self">_hw_rcm_srs1::_hw_rcm_srs1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1111_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rfsys.html" target="_self">_hw_rfsys</a></td><td class="desc">All RFSYS module registers </td></tr>
<tr id="row_1112_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rfsys__regn.html" target="_self">_hw_rfsys_regn</a></td><td class="desc">HW_RFSYS_REGn - Register file register (RW) </td></tr>
<tr id="row_1113_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rfsys__regn_1_1__hw__rfsys__regn__bitfields.html" target="_self">_hw_rfsys_regn::_hw_rfsys_regn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1114_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rfvbat.html" target="_self">_hw_rfvbat</a></td><td class="desc">All RFVBAT module registers </td></tr>
<tr id="row_1115_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rfvbat__regn.html" target="_self">_hw_rfvbat_regn</a></td><td class="desc">HW_RFVBAT_REGn - VBAT register file register (RW) </td></tr>
<tr id="row_1116_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rfvbat__regn_1_1__hw__rfvbat__regn__bitfields.html" target="_self">_hw_rfvbat_regn::_hw_rfvbat_regn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1117_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rng.html" target="_self">_hw_rng</a></td><td class="desc">All RNG module registers </td></tr>
<tr id="row_1118_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rng__cr.html" target="_self">_hw_rng_cr</a></td><td class="desc">HW_RNG_CR - RNGA Control Register (RW) </td></tr>
<tr id="row_1119_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html" target="_self">_hw_rng_cr::_hw_rng_cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1120_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rng__er.html" target="_self">_hw_rng_er</a></td><td class="desc">HW_RNG_ER - RNGA Entropy Register (WORZ) </td></tr>
<tr id="row_1121_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rng__er_1_1__hw__rng__er__bitfields.html" target="_self">_hw_rng_er::_hw_rng_er_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1122_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rng__or.html" target="_self">_hw_rng_or</a></td><td class="desc">HW_RNG_OR - RNGA Output Register (RO) </td></tr>
<tr id="row_1123_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rng__or_1_1__hw__rng__or__bitfields.html" target="_self">_hw_rng_or::_hw_rng_or_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1124_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rng__sr.html" target="_self">_hw_rng_sr</a></td><td class="desc">HW_RNG_SR - RNGA Status Register (RO) </td></tr>
<tr id="row_1125_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html" target="_self">_hw_rng_sr::_hw_rng_sr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1126_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc.html" target="_self">_hw_rtc</a></td><td class="desc">All RTC module registers </td></tr>
<tr id="row_1127_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__cr.html" target="_self">_hw_rtc_cr</a></td><td class="desc">HW_RTC_CR - RTC Control Register (RW) </td></tr>
<tr id="row_1128_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__cr_1_1__hw__rtc__cr__bitfields.html" target="_self">_hw_rtc_cr::_hw_rtc_cr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1129_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__ier.html" target="_self">_hw_rtc_ier</a></td><td class="desc">HW_RTC_IER - RTC Interrupt Enable Register (RW) </td></tr>
<tr id="row_1130_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__ier_1_1__hw__rtc__ier__bitfields.html" target="_self">_hw_rtc_ier::_hw_rtc_ier_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1131_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__lr.html" target="_self">_hw_rtc_lr</a></td><td class="desc">HW_RTC_LR - RTC Lock Register (RW) </td></tr>
<tr id="row_1132_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__lr_1_1__hw__rtc__lr__bitfields.html" target="_self">_hw_rtc_lr::_hw_rtc_lr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1133_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__rar.html" target="_self">_hw_rtc_rar</a></td><td class="desc">HW_RTC_RAR - RTC Read Access Register (RW) </td></tr>
<tr id="row_1134_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__rar_1_1__hw__rtc__rar__bitfields.html" target="_self">_hw_rtc_rar::_hw_rtc_rar_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1135_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__sr.html" target="_self">_hw_rtc_sr</a></td><td class="desc">HW_RTC_SR - RTC Status Register (RW) </td></tr>
<tr id="row_1136_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__sr_1_1__hw__rtc__sr__bitfields.html" target="_self">_hw_rtc_sr::_hw_rtc_sr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1137_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__tar.html" target="_self">_hw_rtc_tar</a></td><td class="desc">HW_RTC_TAR - RTC Time Alarm Register (RW) </td></tr>
<tr id="row_1138_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__tar_1_1__hw__rtc__tar__bitfields.html" target="_self">_hw_rtc_tar::_hw_rtc_tar_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1139_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__tcr.html" target="_self">_hw_rtc_tcr</a></td><td class="desc">HW_RTC_TCR - RTC Time Compensation Register (RW) </td></tr>
<tr id="row_1140_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields.html" target="_self">_hw_rtc_tcr::_hw_rtc_tcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1141_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__tpr.html" target="_self">_hw_rtc_tpr</a></td><td class="desc">HW_RTC_TPR - RTC Time Prescaler Register (RW) </td></tr>
<tr id="row_1142_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields.html" target="_self">_hw_rtc_tpr::_hw_rtc_tpr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1143_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__tsr.html" target="_self">_hw_rtc_tsr</a></td><td class="desc">HW_RTC_TSR - RTC Time Seconds Register (RW) </td></tr>
<tr id="row_1144_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__tsr_1_1__hw__rtc__tsr__bitfields.html" target="_self">_hw_rtc_tsr::_hw_rtc_tsr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1145_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__rtc__war.html" target="_self">_hw_rtc_war</a></td><td class="desc">HW_RTC_WAR - RTC Write Access Register (RW) </td></tr>
<tr id="row_1146_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__rtc__war_1_1__hw__rtc__war__bitfields.html" target="_self">_hw_rtc_war::_hw_rtc_war_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1147_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc.html" target="_self">_hw_sdhc</a></td><td class="desc">All SDHC module registers </td></tr>
<tr id="row_1148_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__ac12err.html" target="_self">_hw_sdhc_ac12err</a></td><td class="desc">HW_SDHC_AC12ERR - Auto CMD12 Error Status Register (RO) </td></tr>
<tr id="row_1149_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__ac12err_1_1__hw__sdhc__ac12err__bitfields.html" target="_self">_hw_sdhc_ac12err::_hw_sdhc_ac12err_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1150_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__admaes.html" target="_self">_hw_sdhc_admaes</a></td><td class="desc">HW_SDHC_ADMAES - ADMA Error Status register (RO) </td></tr>
<tr id="row_1151_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields.html" target="_self">_hw_sdhc_admaes::_hw_sdhc_admaes_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1152_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__adsaddr.html" target="_self">_hw_sdhc_adsaddr</a></td><td class="desc">HW_SDHC_ADSADDR - ADMA System Addressregister (RW) </td></tr>
<tr id="row_1153_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields.html" target="_self">_hw_sdhc_adsaddr::_hw_sdhc_adsaddr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1154_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__blkattr.html" target="_self">_hw_sdhc_blkattr</a></td><td class="desc">HW_SDHC_BLKATTR - Block Attributes register (RW) </td></tr>
<tr id="row_1155_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields.html" target="_self">_hw_sdhc_blkattr::_hw_sdhc_blkattr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1156_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__cmdarg.html" target="_self">_hw_sdhc_cmdarg</a></td><td class="desc">HW_SDHC_CMDARG - Command Argument register (RW) </td></tr>
<tr id="row_1157_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__cmdarg_1_1__hw__sdhc__cmdarg__bitfields.html" target="_self">_hw_sdhc_cmdarg::_hw_sdhc_cmdarg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1158_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__cmdrsp0.html" target="_self">_hw_sdhc_cmdrsp0</a></td><td class="desc">HW_SDHC_CMDRSP0 - Command Response 0 (RO) </td></tr>
<tr id="row_1159_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__cmdrsp0_1_1__hw__sdhc__cmdrsp0__bitfields.html" target="_self">_hw_sdhc_cmdrsp0::_hw_sdhc_cmdrsp0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1160_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__cmdrsp1.html" target="_self">_hw_sdhc_cmdrsp1</a></td><td class="desc">HW_SDHC_CMDRSP1 - Command Response 1 (RO) </td></tr>
<tr id="row_1161_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__cmdrsp1_1_1__hw__sdhc__cmdrsp1__bitfields.html" target="_self">_hw_sdhc_cmdrsp1::_hw_sdhc_cmdrsp1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1162_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__cmdrsp2.html" target="_self">_hw_sdhc_cmdrsp2</a></td><td class="desc">HW_SDHC_CMDRSP2 - Command Response 2 (RO) </td></tr>
<tr id="row_1163_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__cmdrsp2_1_1__hw__sdhc__cmdrsp2__bitfields.html" target="_self">_hw_sdhc_cmdrsp2::_hw_sdhc_cmdrsp2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1164_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__cmdrsp3.html" target="_self">_hw_sdhc_cmdrsp3</a></td><td class="desc">HW_SDHC_CMDRSP3 - Command Response 3 (RO) </td></tr>
<tr id="row_1165_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__cmdrsp3_1_1__hw__sdhc__cmdrsp3__bitfields.html" target="_self">_hw_sdhc_cmdrsp3::_hw_sdhc_cmdrsp3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1166_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__datport.html" target="_self">_hw_sdhc_datport</a></td><td class="desc">HW_SDHC_DATPORT - Buffer Data Port register (RW) </td></tr>
<tr id="row_1167_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields.html" target="_self">_hw_sdhc_datport::_hw_sdhc_datport_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1168_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__dsaddr.html" target="_self">_hw_sdhc_dsaddr</a></td><td class="desc">HW_SDHC_DSADDR - DMA System Address register (RW) </td></tr>
<tr id="row_1169_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__dsaddr_1_1__hw__sdhc__dsaddr__bitfields.html" target="_self">_hw_sdhc_dsaddr::_hw_sdhc_dsaddr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1170_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__fevt.html" target="_self">_hw_sdhc_fevt</a></td><td class="desc">HW_SDHC_FEVT - Force Event register (WO) </td></tr>
<tr id="row_1171_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__fevt_1_1__hw__sdhc__fevt__bitfields.html" target="_self">_hw_sdhc_fevt::_hw_sdhc_fevt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1172_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__hostver.html" target="_self">_hw_sdhc_hostver</a></td><td class="desc">HW_SDHC_HOSTVER - Host Controller Version (RO) </td></tr>
<tr id="row_1173_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__hostver_1_1__hw__sdhc__hostver__bitfields.html" target="_self">_hw_sdhc_hostver::_hw_sdhc_hostver_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1174_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__htcapblt.html" target="_self">_hw_sdhc_htcapblt</a></td><td class="desc">HW_SDHC_HTCAPBLT - Host Controller Capabilities (RO) </td></tr>
<tr id="row_1175_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields.html" target="_self">_hw_sdhc_htcapblt::_hw_sdhc_htcapblt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1176_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__irqsigen.html" target="_self">_hw_sdhc_irqsigen</a></td><td class="desc">HW_SDHC_IRQSIGEN - Interrupt Signal Enable register (RW) </td></tr>
<tr id="row_1177_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__irqsigen_1_1__hw__sdhc__irqsigen__bitfields.html" target="_self">_hw_sdhc_irqsigen::_hw_sdhc_irqsigen_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1178_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__irqstat.html" target="_self">_hw_sdhc_irqstat</a></td><td class="desc">HW_SDHC_IRQSTAT - Interrupt Status register (RW) </td></tr>
<tr id="row_1179_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__irqstat_1_1__hw__sdhc__irqstat__bitfields.html" target="_self">_hw_sdhc_irqstat::_hw_sdhc_irqstat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1180_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__irqstaten.html" target="_self">_hw_sdhc_irqstaten</a></td><td class="desc">HW_SDHC_IRQSTATEN - Interrupt Status Enable register (RW) </td></tr>
<tr id="row_1181_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__irqstaten_1_1__hw__sdhc__irqstaten__bitfields.html" target="_self">_hw_sdhc_irqstaten::_hw_sdhc_irqstaten_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1182_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__mmcboot.html" target="_self">_hw_sdhc_mmcboot</a></td><td class="desc">HW_SDHC_MMCBOOT - MMC Boot register (RW) </td></tr>
<tr id="row_1183_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields.html" target="_self">_hw_sdhc_mmcboot::_hw_sdhc_mmcboot_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1184_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__proctl.html" target="_self">_hw_sdhc_proctl</a></td><td class="desc">HW_SDHC_PROCTL - Protocol Control register (RW) </td></tr>
<tr id="row_1185_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__proctl_1_1__hw__sdhc__proctl__bitfields.html" target="_self">_hw_sdhc_proctl::_hw_sdhc_proctl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1186_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__prsstat.html" target="_self">_hw_sdhc_prsstat</a></td><td class="desc">HW_SDHC_PRSSTAT - Present State register (RO) </td></tr>
<tr id="row_1187_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields.html" target="_self">_hw_sdhc_prsstat::_hw_sdhc_prsstat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1188_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__sysctl.html" target="_self">_hw_sdhc_sysctl</a></td><td class="desc">HW_SDHC_SYSCTL - System Control register (RW) </td></tr>
<tr id="row_1189_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields.html" target="_self">_hw_sdhc_sysctl::_hw_sdhc_sysctl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1190_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__vendor.html" target="_self">_hw_sdhc_vendor</a></td><td class="desc">HW_SDHC_VENDOR - Vendor Specific register (RW) </td></tr>
<tr id="row_1191_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__vendor_1_1__hw__sdhc__vendor__bitfields.html" target="_self">_hw_sdhc_vendor::_hw_sdhc_vendor_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1192_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__wml.html" target="_self">_hw_sdhc_wml</a></td><td class="desc">HW_SDHC_WML - Watermark Level Register (RW) </td></tr>
<tr id="row_1193_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__wml_1_1__hw__sdhc__wml__bitfields.html" target="_self">_hw_sdhc_wml::_hw_sdhc_wml_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1194_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sdhc__xfertyp.html" target="_self">_hw_sdhc_xfertyp</a></td><td class="desc">HW_SDHC_XFERTYP - Transfer Type register (RW) </td></tr>
<tr id="row_1195_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sdhc__xfertyp_1_1__hw__sdhc__xfertyp__bitfields.html" target="_self">_hw_sdhc_xfertyp::_hw_sdhc_xfertyp_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1196_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim.html" target="_self">_hw_sim</a></td><td class="desc">All SIM module registers </td></tr>
<tr id="row_1197_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__clkdiv1.html" target="_self">_hw_sim_clkdiv1</a></td><td class="desc">HW_SIM_CLKDIV1 - System Clock Divider Register 1 (RW) </td></tr>
<tr id="row_1198_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__clkdiv1_1_1__hw__sim__clkdiv1__bitfields.html" target="_self">_hw_sim_clkdiv1::_hw_sim_clkdiv1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1199_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__clkdiv2.html" target="_self">_hw_sim_clkdiv2</a></td><td class="desc">HW_SIM_CLKDIV2 - System Clock Divider Register 2 (RW) </td></tr>
<tr id="row_1200_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields.html" target="_self">_hw_sim_clkdiv2::_hw_sim_clkdiv2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1201_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__fcfg1.html" target="_self">_hw_sim_fcfg1</a></td><td class="desc">HW_SIM_FCFG1 - Flash Configuration Register 1 (RW) </td></tr>
<tr id="row_1202_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields.html" target="_self">_hw_sim_fcfg1::_hw_sim_fcfg1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1203_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__fcfg2.html" target="_self">_hw_sim_fcfg2</a></td><td class="desc">HW_SIM_FCFG2 - Flash Configuration Register 2 (RO) </td></tr>
<tr id="row_1204_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__fcfg2_1_1__hw__sim__fcfg2__bitfields.html" target="_self">_hw_sim_fcfg2::_hw_sim_fcfg2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1205_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc1.html" target="_self">_hw_sim_scgc1</a></td><td class="desc">HW_SIM_SCGC1 - System Clock Gating Control Register 1 (RW) </td></tr>
<tr id="row_1206_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields.html" target="_self">_hw_sim_scgc1::_hw_sim_scgc1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1207_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc2.html" target="_self">_hw_sim_scgc2</a></td><td class="desc">HW_SIM_SCGC2 - System Clock Gating Control Register 2 (RW) </td></tr>
<tr id="row_1208_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc2_1_1__hw__sim__scgc2__bitfields.html" target="_self">_hw_sim_scgc2::_hw_sim_scgc2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1209_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc3.html" target="_self">_hw_sim_scgc3</a></td><td class="desc">HW_SIM_SCGC3 - System Clock Gating Control Register 3 (RW) </td></tr>
<tr id="row_1210_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields.html" target="_self">_hw_sim_scgc3::_hw_sim_scgc3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1211_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc4.html" target="_self">_hw_sim_scgc4</a></td><td class="desc">HW_SIM_SCGC4 - System Clock Gating Control Register 4 (RW) </td></tr>
<tr id="row_1212_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html" target="_self">_hw_sim_scgc4::_hw_sim_scgc4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1213_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc5.html" target="_self">_hw_sim_scgc5</a></td><td class="desc">HW_SIM_SCGC5 - System Clock Gating Control Register 5 (RW) </td></tr>
<tr id="row_1214_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields.html" target="_self">_hw_sim_scgc5::_hw_sim_scgc5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1215_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc6.html" target="_self">_hw_sim_scgc6</a></td><td class="desc">HW_SIM_SCGC6 - System Clock Gating Control Register 6 (RW) </td></tr>
<tr id="row_1216_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields.html" target="_self">_hw_sim_scgc6::_hw_sim_scgc6_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1217_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__scgc7.html" target="_self">_hw_sim_scgc7</a></td><td class="desc">HW_SIM_SCGC7 - System Clock Gating Control Register 7 (RW) </td></tr>
<tr id="row_1218_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields.html" target="_self">_hw_sim_scgc7::_hw_sim_scgc7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1219_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sdid.html" target="_self">_hw_sim_sdid</a></td><td class="desc">HW_SIM_SDID - System Device Identification Register (RO) </td></tr>
<tr id="row_1220_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sdid_1_1__hw__sim__sdid__bitfields.html" target="_self">_hw_sim_sdid::_hw_sim_sdid_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1221_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sopt1.html" target="_self">_hw_sim_sopt1</a></td><td class="desc">HW_SIM_SOPT1 - System Options Register 1 (RW) </td></tr>
<tr id="row_1222_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields.html" target="_self">_hw_sim_sopt1::_hw_sim_sopt1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1223_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sopt1cfg.html" target="_self">_hw_sim_sopt1cfg</a></td><td class="desc">HW_SIM_SOPT1CFG - SOPT1 Configuration Register (RW) </td></tr>
<tr id="row_1224_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields.html" target="_self">_hw_sim_sopt1cfg::_hw_sim_sopt1cfg_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1225_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sopt2.html" target="_self">_hw_sim_sopt2</a></td><td class="desc">HW_SIM_SOPT2 - System Options Register 2 (RW) </td></tr>
<tr id="row_1226_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields.html" target="_self">_hw_sim_sopt2::_hw_sim_sopt2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1227_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sopt4.html" target="_self">_hw_sim_sopt4</a></td><td class="desc">HW_SIM_SOPT4 - System Options Register 4 (RW) </td></tr>
<tr id="row_1228_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields.html" target="_self">_hw_sim_sopt4::_hw_sim_sopt4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1229_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sopt5.html" target="_self">_hw_sim_sopt5</a></td><td class="desc">HW_SIM_SOPT5 - System Options Register 5 (RW) </td></tr>
<tr id="row_1230_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields.html" target="_self">_hw_sim_sopt5::_hw_sim_sopt5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1231_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__sopt7.html" target="_self">_hw_sim_sopt7</a></td><td class="desc">HW_SIM_SOPT7 - System Options Register 7 (RW) </td></tr>
<tr id="row_1232_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields.html" target="_self">_hw_sim_sopt7::_hw_sim_sopt7_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1233_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__uidh.html" target="_self">_hw_sim_uidh</a></td><td class="desc">HW_SIM_UIDH - Unique Identification Register High (RO) </td></tr>
<tr id="row_1234_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__uidh_1_1__hw__sim__uidh__bitfields.html" target="_self">_hw_sim_uidh::_hw_sim_uidh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1235_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__uidl.html" target="_self">_hw_sim_uidl</a></td><td class="desc">HW_SIM_UIDL - Unique Identification Register Low (RO) </td></tr>
<tr id="row_1236_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__uidl_1_1__hw__sim__uidl__bitfields.html" target="_self">_hw_sim_uidl::_hw_sim_uidl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1237_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__uidmh.html" target="_self">_hw_sim_uidmh</a></td><td class="desc">HW_SIM_UIDMH - Unique Identification Register Mid-High (RO) </td></tr>
<tr id="row_1238_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields.html" target="_self">_hw_sim_uidmh::_hw_sim_uidmh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1239_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__sim__uidml.html" target="_self">_hw_sim_uidml</a></td><td class="desc">HW_SIM_UIDML - Unique Identification Register Mid Low (RO) </td></tr>
<tr id="row_1240_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields.html" target="_self">_hw_sim_uidml::_hw_sim_uidml_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1241_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__smc.html" target="_self">_hw_smc</a></td><td class="desc">All SMC module registers </td></tr>
<tr id="row_1242_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__smc__pmctrl.html" target="_self">_hw_smc_pmctrl</a></td><td class="desc">HW_SMC_PMCTRL - Power Mode Control register (RW) </td></tr>
<tr id="row_1243_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__smc__pmctrl_1_1__hw__smc__pmctrl__bitfields.html" target="_self">_hw_smc_pmctrl::_hw_smc_pmctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1244_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__smc__pmprot.html" target="_self">_hw_smc_pmprot</a></td><td class="desc">HW_SMC_PMPROT - Power Mode Protection register (RW) </td></tr>
<tr id="row_1245_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__smc__pmprot_1_1__hw__smc__pmprot__bitfields.html" target="_self">_hw_smc_pmprot::_hw_smc_pmprot_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1246_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__smc__pmstat.html" target="_self">_hw_smc_pmstat</a></td><td class="desc">HW_SMC_PMSTAT - Power Mode Status register (RO) </td></tr>
<tr id="row_1247_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__smc__pmstat_1_1__hw__smc__pmstat__bitfields.html" target="_self">_hw_smc_pmstat::_hw_smc_pmstat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1248_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__smc__vllsctrl.html" target="_self">_hw_smc_vllsctrl</a></td><td class="desc">HW_SMC_VLLSCTRL - VLLS Control register (RW) </td></tr>
<tr id="row_1249_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields.html" target="_self">_hw_smc_vllsctrl::_hw_smc_vllsctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1250_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi.html" target="_self">_hw_spi</a></td><td class="desc">All SPI module registers </td></tr>
<tr id="row_1251_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__ctarn.html" target="_self">_hw_spi_ctarn</a></td><td class="desc">HW_SPI_CTARn - Clock and Transfer Attributes Register (In Master Mode) (RW) </td></tr>
<tr id="row_1252_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html" target="_self">_hw_spi_ctarn::_hw_spi_ctarn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1253_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__ctarn__slave.html" target="_self">_hw_spi_ctarn_slave</a></td><td class="desc">HW_SPI_CTARn_SLAVE - Clock and Transfer Attributes Register (In Slave Mode) (RW) </td></tr>
<tr id="row_1254_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html" target="_self">_hw_spi_ctarn_slave::_hw_spi_ctarn_slave_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1255_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__mcr.html" target="_self">_hw_spi_mcr</a></td><td class="desc">HW_SPI_MCR - Module Configuration Register (RW) </td></tr>
<tr id="row_1256_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html" target="_self">_hw_spi_mcr::_hw_spi_mcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1257_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__popr.html" target="_self">_hw_spi_popr</a></td><td class="desc">HW_SPI_POPR - POP RX FIFO Register (RO) </td></tr>
<tr id="row_1258_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__popr_1_1__hw__spi__popr__bitfields.html" target="_self">_hw_spi_popr::_hw_spi_popr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1259_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__pushr.html" target="_self">_hw_spi_pushr</a></td><td class="desc">HW_SPI_PUSHR - PUSH TX FIFO Register In Master Mode (RW) </td></tr>
<tr id="row_1260_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html" target="_self">_hw_spi_pushr::_hw_spi_pushr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1261_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__pushr__slave.html" target="_self">_hw_spi_pushr_slave</a></td><td class="desc">HW_SPI_PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode (RW) </td></tr>
<tr id="row_1262_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__pushr__slave_1_1__hw__spi__pushr__slave__bitfields.html" target="_self">_hw_spi_pushr_slave::_hw_spi_pushr_slave_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1263_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__rser.html" target="_self">_hw_spi_rser</a></td><td class="desc">HW_SPI_RSER - DMA/Interrupt Request Select and Enable Register (RW) </td></tr>
<tr id="row_1264_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html" target="_self">_hw_spi_rser::_hw_spi_rser_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1265_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__rxfrn.html" target="_self">_hw_spi_rxfrn</a></td><td class="desc">HW_SPI_RXFRn - Receive FIFO Registers (RO) </td></tr>
<tr id="row_1266_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields.html" target="_self">_hw_spi_rxfrn::_hw_spi_rxfrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1267_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__sr.html" target="_self">_hw_spi_sr</a></td><td class="desc">HW_SPI_SR - Status Register (RW) </td></tr>
<tr id="row_1268_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html" target="_self">_hw_spi_sr::_hw_spi_sr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1269_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__tcr.html" target="_self">_hw_spi_tcr</a></td><td class="desc">HW_SPI_TCR - Transfer Count Register (RW) </td></tr>
<tr id="row_1270_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields.html" target="_self">_hw_spi_tcr::_hw_spi_tcr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1271_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__spi__txfrn.html" target="_self">_hw_spi_txfrn</a></td><td class="desc">HW_SPI_TXFRn - Transmit FIFO Registers (RO) </td></tr>
<tr id="row_1272_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields.html" target="_self">_hw_spi_txfrn::_hw_spi_txfrn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1273_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart.html" target="_self">_hw_uart</a></td><td class="desc">All UART module registers </td></tr>
<tr id="row_1274_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__bdh.html" target="_self">_hw_uart_bdh</a></td><td class="desc">HW_UART_BDH - UART Baud Rate Registers: High (RW) </td></tr>
<tr id="row_1275_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__bdh_1_1__hw__uart__bdh__bitfields.html" target="_self">_hw_uart_bdh::_hw_uart_bdh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1276_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__bdl.html" target="_self">_hw_uart_bdl</a></td><td class="desc">HW_UART_BDL - UART Baud Rate Registers: Low (RW) </td></tr>
<tr id="row_1277_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__bdl_1_1__hw__uart__bdl__bitfields.html" target="_self">_hw_uart_bdl::_hw_uart_bdl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1278_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__c1.html" target="_self">_hw_uart_c1</a></td><td class="desc">HW_UART_C1 - UART Control Register 1 (RW) </td></tr>
<tr id="row_1279_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__c1_1_1__hw__uart__c1__bitfields.html" target="_self">_hw_uart_c1::_hw_uart_c1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1280_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__c2.html" target="_self">_hw_uart_c2</a></td><td class="desc">HW_UART_C2 - UART Control Register 2 (RW) </td></tr>
<tr id="row_1281_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__c2_1_1__hw__uart__c2__bitfields.html" target="_self">_hw_uart_c2::_hw_uart_c2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1282_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__c3.html" target="_self">_hw_uart_c3</a></td><td class="desc">HW_UART_C3 - UART Control Register 3 (RW) </td></tr>
<tr id="row_1283_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__c3_1_1__hw__uart__c3__bitfields.html" target="_self">_hw_uart_c3::_hw_uart_c3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1284_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__c4.html" target="_self">_hw_uart_c4</a></td><td class="desc">HW_UART_C4 - UART Control Register 4 (RW) </td></tr>
<tr id="row_1285_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__c4_1_1__hw__uart__c4__bitfields.html" target="_self">_hw_uart_c4::_hw_uart_c4_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1286_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__c5.html" target="_self">_hw_uart_c5</a></td><td class="desc">HW_UART_C5 - UART Control Register 5 (RW) </td></tr>
<tr id="row_1287_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__c5_1_1__hw__uart__c5__bitfields.html" target="_self">_hw_uart_c5::_hw_uart_c5_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1288_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__c7816.html" target="_self">_hw_uart_c7816</a></td><td class="desc">HW_UART_C7816 - UART 7816 Control Register (RW) </td></tr>
<tr id="row_1289_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__c7816_1_1__hw__uart__c7816__bitfields.html" target="_self">_hw_uart_c7816::_hw_uart_c7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1290_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__cfifo.html" target="_self">_hw_uart_cfifo</a></td><td class="desc">HW_UART_CFIFO - UART FIFO Control Register (RW) </td></tr>
<tr id="row_1291_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__cfifo_1_1__hw__uart__cfifo__bitfields.html" target="_self">_hw_uart_cfifo::_hw_uart_cfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1292_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__d.html" target="_self">_hw_uart_d</a></td><td class="desc">HW_UART_D - UART Data Register (RW) </td></tr>
<tr id="row_1293_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__d_1_1__hw__uart__d__bitfields.html" target="_self">_hw_uart_d::_hw_uart_d_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1294_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__ed.html" target="_self">_hw_uart_ed</a></td><td class="desc">HW_UART_ED - UART Extended Data Register (RO) </td></tr>
<tr id="row_1295_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__ed_1_1__hw__uart__ed__bitfields.html" target="_self">_hw_uart_ed::_hw_uart_ed_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1296_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__et7816.html" target="_self">_hw_uart_et7816</a></td><td class="desc">HW_UART_ET7816 - UART 7816 Error Threshold Register (RW) </td></tr>
<tr id="row_1297_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__et7816_1_1__hw__uart__et7816__bitfields.html" target="_self">_hw_uart_et7816::_hw_uart_et7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1298_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__ie7816.html" target="_self">_hw_uart_ie7816</a></td><td class="desc">HW_UART_IE7816 - UART 7816 Interrupt Enable Register (RW) </td></tr>
<tr id="row_1299_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__ie7816_1_1__hw__uart__ie7816__bitfields.html" target="_self">_hw_uart_ie7816::_hw_uart_ie7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1300_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__ir.html" target="_self">_hw_uart_ir</a></td><td class="desc">HW_UART_IR - UART Infrared Register (RW) </td></tr>
<tr id="row_1301_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__ir_1_1__hw__uart__ir__bitfields.html" target="_self">_hw_uart_ir::_hw_uart_ir_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1302_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__is7816.html" target="_self">_hw_uart_is7816</a></td><td class="desc">HW_UART_IS7816 - UART 7816 Interrupt Status Register (RW) </td></tr>
<tr id="row_1303_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__is7816_1_1__hw__uart__is7816__bitfields.html" target="_self">_hw_uart_is7816::_hw_uart_is7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1304_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__ma1.html" target="_self">_hw_uart_ma1</a></td><td class="desc">HW_UART_MA1 - UART Match Address Registers 1 (RW) </td></tr>
<tr id="row_1305_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__ma1_1_1__hw__uart__ma1__bitfields.html" target="_self">_hw_uart_ma1::_hw_uart_ma1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1306_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__ma2.html" target="_self">_hw_uart_ma2</a></td><td class="desc">HW_UART_MA2 - UART Match Address Registers 2 (RW) </td></tr>
<tr id="row_1307_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__ma2_1_1__hw__uart__ma2__bitfields.html" target="_self">_hw_uart_ma2::_hw_uart_ma2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1308_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__modem.html" target="_self">_hw_uart_modem</a></td><td class="desc">HW_UART_MODEM - UART Modem Register (RW) </td></tr>
<tr id="row_1309_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__modem_1_1__hw__uart__modem__bitfields.html" target="_self">_hw_uart_modem::_hw_uart_modem_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1310_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__pfifo.html" target="_self">_hw_uart_pfifo</a></td><td class="desc">HW_UART_PFIFO - UART FIFO Parameters (RW) </td></tr>
<tr id="row_1311_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__pfifo_1_1__hw__uart__pfifo__bitfields.html" target="_self">_hw_uart_pfifo::_hw_uart_pfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1312_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__rcfifo.html" target="_self">_hw_uart_rcfifo</a></td><td class="desc">HW_UART_RCFIFO - UART FIFO Receive Count (RO) </td></tr>
<tr id="row_1313_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__rcfifo_1_1__hw__uart__rcfifo__bitfields.html" target="_self">_hw_uart_rcfifo::_hw_uart_rcfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1314_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__rwfifo.html" target="_self">_hw_uart_rwfifo</a></td><td class="desc">HW_UART_RWFIFO - UART FIFO Receive Watermark (RW) </td></tr>
<tr id="row_1315_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__rwfifo_1_1__hw__uart__rwfifo__bitfields.html" target="_self">_hw_uart_rwfifo::_hw_uart_rwfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1316_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__s1.html" target="_self">_hw_uart_s1</a></td><td class="desc">HW_UART_S1 - UART Status Register 1 (RO) </td></tr>
<tr id="row_1317_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__s1_1_1__hw__uart__s1__bitfields.html" target="_self">_hw_uart_s1::_hw_uart_s1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1318_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__s2.html" target="_self">_hw_uart_s2</a></td><td class="desc">HW_UART_S2 - UART Status Register 2 (RW) </td></tr>
<tr id="row_1319_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__s2_1_1__hw__uart__s2__bitfields.html" target="_self">_hw_uart_s2::_hw_uart_s2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1320_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__sfifo.html" target="_self">_hw_uart_sfifo</a></td><td class="desc">HW_UART_SFIFO - UART FIFO Status Register (RW) </td></tr>
<tr id="row_1321_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__sfifo_1_1__hw__uart__sfifo__bitfields.html" target="_self">_hw_uart_sfifo::_hw_uart_sfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1322_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__tcfifo.html" target="_self">_hw_uart_tcfifo</a></td><td class="desc">HW_UART_TCFIFO - UART FIFO Transmit Count (RO) </td></tr>
<tr id="row_1323_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__tcfifo_1_1__hw__uart__tcfifo__bitfields.html" target="_self">_hw_uart_tcfifo::_hw_uart_tcfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1324_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__tl7816.html" target="_self">_hw_uart_tl7816</a></td><td class="desc">HW_UART_TL7816 - UART 7816 Transmit Length Register (RW) </td></tr>
<tr id="row_1325_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__tl7816_1_1__hw__uart__tl7816__bitfields.html" target="_self">_hw_uart_tl7816::_hw_uart_tl7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1326_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__twfifo.html" target="_self">_hw_uart_twfifo</a></td><td class="desc">HW_UART_TWFIFO - UART FIFO Transmit Watermark (RW) </td></tr>
<tr id="row_1327_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__twfifo_1_1__hw__uart__twfifo__bitfields.html" target="_self">_hw_uart_twfifo::_hw_uart_twfifo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1328_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__wf7816.html" target="_self">_hw_uart_wf7816</a></td><td class="desc">HW_UART_WF7816 - UART 7816 Wait FD Register (RW) </td></tr>
<tr id="row_1329_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__wf7816_1_1__hw__uart__wf7816__bitfields.html" target="_self">_hw_uart_wf7816::_hw_uart_wf7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1330_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__wn7816.html" target="_self">_hw_uart_wn7816</a></td><td class="desc">HW_UART_WN7816 - UART 7816 Wait N Register (RW) </td></tr>
<tr id="row_1331_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__wn7816_1_1__hw__uart__wn7816__bitfields.html" target="_self">_hw_uart_wn7816::_hw_uart_wn7816_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1332_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__wp7816t0.html" target="_self">_hw_uart_wp7816t0</a></td><td class="desc">HW_UART_WP7816T0 - UART 7816 Wait Parameter Register (RW) </td></tr>
<tr id="row_1333_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__wp7816t0_1_1__hw__uart__wp7816t0__bitfields.html" target="_self">_hw_uart_wp7816t0::_hw_uart_wp7816t0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1334_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__uart__wp7816t1.html" target="_self">_hw_uart_wp7816t1</a></td><td class="desc">HW_UART_WP7816T1 - UART 7816 Wait Parameter Register (RW) </td></tr>
<tr id="row_1335_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__uart__wp7816t1_1_1__hw__uart__wp7816t1__bitfields.html" target="_self">_hw_uart_wp7816t1::_hw_uart_wp7816t1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1336_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb.html" target="_self">_hw_usb</a></td><td class="desc">All USB module registers </td></tr>
<tr id="row_1337_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__addinfo.html" target="_self">_hw_usb_addinfo</a></td><td class="desc">HW_USB_ADDINFO - Peripheral Additional Info register (RO) </td></tr>
<tr id="row_1338_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__addinfo_1_1__hw__usb__addinfo__bitfields.html" target="_self">_hw_usb_addinfo::_hw_usb_addinfo_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1339_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__addr.html" target="_self">_hw_usb_addr</a></td><td class="desc">HW_USB_ADDR - Address register (RW) </td></tr>
<tr id="row_1340_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__addr_1_1__hw__usb__addr__bitfields.html" target="_self">_hw_usb_addr::_hw_usb_addr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1341_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__bdtpage1.html" target="_self">_hw_usb_bdtpage1</a></td><td class="desc">HW_USB_BDTPAGE1 - BDT Page register 1 (RW) </td></tr>
<tr id="row_1342_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__bdtpage1_1_1__hw__usb__bdtpage1__bitfields.html" target="_self">_hw_usb_bdtpage1::_hw_usb_bdtpage1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1343_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__bdtpage2.html" target="_self">_hw_usb_bdtpage2</a></td><td class="desc">HW_USB_BDTPAGE2 - BDT Page Register 2 (RW) </td></tr>
<tr id="row_1344_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__bdtpage2_1_1__hw__usb__bdtpage2__bitfields.html" target="_self">_hw_usb_bdtpage2::_hw_usb_bdtpage2_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1345_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__bdtpage3.html" target="_self">_hw_usb_bdtpage3</a></td><td class="desc">HW_USB_BDTPAGE3 - BDT Page Register 3 (RW) </td></tr>
<tr id="row_1346_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__bdtpage3_1_1__hw__usb__bdtpage3__bitfields.html" target="_self">_hw_usb_bdtpage3::_hw_usb_bdtpage3_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1347_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__clk__recover__ctrl.html" target="_self">_hw_usb_clk_recover_ctrl</a></td><td class="desc">HW_USB_CLK_RECOVER_CTRL - USB Clock recovery control (RW) </td></tr>
<tr id="row_1348_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__clk__recover__ctrl_1_1__hw__usb__clk__recover__ctrl__bitfields.html" target="_self">_hw_usb_clk_recover_ctrl::_hw_usb_clk_recover_ctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1349_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__clk__recover__int__status.html" target="_self">_hw_usb_clk_recover_int_status</a></td><td class="desc">HW_USB_CLK_RECOVER_INT_STATUS - Clock recovery separated interrupt status (W1C) </td></tr>
<tr id="row_1350_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__clk__recover__int__status_1_1__hw__usb__clk__recover__int__status__bitfields.html" target="_self">_hw_usb_clk_recover_int_status::_hw_usb_clk_recover_int_status_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1351_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__clk__recover__irc__en.html" target="_self">_hw_usb_clk_recover_irc_en</a></td><td class="desc">HW_USB_CLK_RECOVER_IRC_EN - IRC48M oscillator enable register (RW) </td></tr>
<tr id="row_1352_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__clk__recover__irc__en_1_1__hw__usb__clk__recover__irc__en__bitfields.html" target="_self">_hw_usb_clk_recover_irc_en::_hw_usb_clk_recover_irc_en_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1353_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__control.html" target="_self">_hw_usb_control</a></td><td class="desc">HW_USB_CONTROL - USB OTG Control register (RW) </td></tr>
<tr id="row_1354_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__control_1_1__hw__usb__control__bitfields.html" target="_self">_hw_usb_control::_hw_usb_control_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1355_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__ctl.html" target="_self">_hw_usb_ctl</a></td><td class="desc">HW_USB_CTL - Control register (RW) </td></tr>
<tr id="row_1356_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__ctl_1_1__hw__usb__ctl__bitfields.html" target="_self">_hw_usb_ctl::_hw_usb_ctl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1357_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__endptn.html" target="_self">_hw_usb_endptn</a></td><td class="desc">HW_USB_ENDPTn - Endpoint Control register (RW) </td></tr>
<tr id="row_1358_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__endptn_1_1__hw__usb__endptn__bitfields.html" target="_self">_hw_usb_endptn::_hw_usb_endptn_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1359_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__erren.html" target="_self">_hw_usb_erren</a></td><td class="desc">HW_USB_ERREN - Error Interrupt Enable register (RW) </td></tr>
<tr id="row_1360_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__erren_1_1__hw__usb__erren__bitfields.html" target="_self">_hw_usb_erren::_hw_usb_erren_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1361_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__errstat.html" target="_self">_hw_usb_errstat</a></td><td class="desc">HW_USB_ERRSTAT - Error Interrupt Status register (RW) </td></tr>
<tr id="row_1362_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__errstat_1_1__hw__usb__errstat__bitfields.html" target="_self">_hw_usb_errstat::_hw_usb_errstat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1363_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__frmnumh.html" target="_self">_hw_usb_frmnumh</a></td><td class="desc">HW_USB_FRMNUMH - Frame Number register High (RW) </td></tr>
<tr id="row_1364_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__frmnumh_1_1__hw__usb__frmnumh__bitfields.html" target="_self">_hw_usb_frmnumh::_hw_usb_frmnumh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1365_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__frmnuml.html" target="_self">_hw_usb_frmnuml</a></td><td class="desc">HW_USB_FRMNUML - Frame Number register Low (RW) </td></tr>
<tr id="row_1366_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__frmnuml_1_1__hw__usb__frmnuml__bitfields.html" target="_self">_hw_usb_frmnuml::_hw_usb_frmnuml_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1367_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__idcomp.html" target="_self">_hw_usb_idcomp</a></td><td class="desc">HW_USB_IDCOMP - Peripheral ID Complement register (RO) </td></tr>
<tr id="row_1368_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__idcomp_1_1__hw__usb__idcomp__bitfields.html" target="_self">_hw_usb_idcomp::_hw_usb_idcomp_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1369_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__inten.html" target="_self">_hw_usb_inten</a></td><td class="desc">HW_USB_INTEN - Interrupt Enable register (RW) </td></tr>
<tr id="row_1370_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__inten_1_1__hw__usb__inten__bitfields.html" target="_self">_hw_usb_inten::_hw_usb_inten_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1371_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__istat.html" target="_self">_hw_usb_istat</a></td><td class="desc">HW_USB_ISTAT - Interrupt Status register (W1C) </td></tr>
<tr id="row_1372_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__istat_1_1__hw__usb__istat__bitfields.html" target="_self">_hw_usb_istat::_hw_usb_istat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1373_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__observe.html" target="_self">_hw_usb_observe</a></td><td class="desc">HW_USB_OBSERVE - USB OTG Observe register (RO) </td></tr>
<tr id="row_1374_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__observe_1_1__hw__usb__observe__bitfields.html" target="_self">_hw_usb_observe::_hw_usb_observe_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1375_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__otgctl.html" target="_self">_hw_usb_otgctl</a></td><td class="desc">HW_USB_OTGCTL - OTG Control register (RW) </td></tr>
<tr id="row_1376_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__otgctl_1_1__hw__usb__otgctl__bitfields.html" target="_self">_hw_usb_otgctl::_hw_usb_otgctl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1377_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__otgicr.html" target="_self">_hw_usb_otgicr</a></td><td class="desc">HW_USB_OTGICR - OTG Interrupt Control register (RW) </td></tr>
<tr id="row_1378_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__otgicr_1_1__hw__usb__otgicr__bitfields.html" target="_self">_hw_usb_otgicr::_hw_usb_otgicr_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1379_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__otgistat.html" target="_self">_hw_usb_otgistat</a></td><td class="desc">HW_USB_OTGISTAT - OTG Interrupt Status register (RW) </td></tr>
<tr id="row_1380_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__otgistat_1_1__hw__usb__otgistat__bitfields.html" target="_self">_hw_usb_otgistat::_hw_usb_otgistat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1381_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__otgstat.html" target="_self">_hw_usb_otgstat</a></td><td class="desc">HW_USB_OTGSTAT - OTG Status register (RW) </td></tr>
<tr id="row_1382_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__otgstat_1_1__hw__usb__otgstat__bitfields.html" target="_self">_hw_usb_otgstat::_hw_usb_otgstat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1383_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__perid.html" target="_self">_hw_usb_perid</a></td><td class="desc">HW_USB_PERID - Peripheral ID register (RO) </td></tr>
<tr id="row_1384_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__perid_1_1__hw__usb__perid__bitfields.html" target="_self">_hw_usb_perid::_hw_usb_perid_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1385_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__rev.html" target="_self">_hw_usb_rev</a></td><td class="desc">HW_USB_REV - Peripheral Revision register (RO) </td></tr>
<tr id="row_1386_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__rev_1_1__hw__usb__rev__bitfields.html" target="_self">_hw_usb_rev::_hw_usb_rev_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1387_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__softhld.html" target="_self">_hw_usb_softhld</a></td><td class="desc">HW_USB_SOFTHLD - SOF Threshold register (RW) </td></tr>
<tr id="row_1388_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__softhld_1_1__hw__usb__softhld__bitfields.html" target="_self">_hw_usb_softhld::_hw_usb_softhld_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1389_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__stat.html" target="_self">_hw_usb_stat</a></td><td class="desc">HW_USB_STAT - Status register (RO) </td></tr>
<tr id="row_1390_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__stat_1_1__hw__usb__stat__bitfields.html" target="_self">_hw_usb_stat::_hw_usb_stat_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1391_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__token.html" target="_self">_hw_usb_token</a></td><td class="desc">HW_USB_TOKEN - Token register (RW) </td></tr>
<tr id="row_1392_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__token_1_1__hw__usb__token__bitfields.html" target="_self">_hw_usb_token::_hw_usb_token_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1393_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__usbctrl.html" target="_self">_hw_usb_usbctrl</a></td><td class="desc">HW_USB_USBCTRL - USB Control register (RW) </td></tr>
<tr id="row_1394_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__usbctrl_1_1__hw__usb__usbctrl__bitfields.html" target="_self">_hw_usb_usbctrl::_hw_usb_usbctrl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1395_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__usbfrmadjust.html" target="_self">_hw_usb_usbfrmadjust</a></td><td class="desc">HW_USB_USBFRMADJUST - Frame Adjust Register (RW) </td></tr>
<tr id="row_1396_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__usbfrmadjust_1_1__hw__usb__usbfrmadjust__bitfields.html" target="_self">_hw_usb_usbfrmadjust::_hw_usb_usbfrmadjust_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1397_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usb__usbtrc0.html" target="_self">_hw_usb_usbtrc0</a></td><td class="desc">HW_USB_USBTRC0 - USB Transceiver Control register 0 (RW) </td></tr>
<tr id="row_1398_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usb__usbtrc0_1_1__hw__usb__usbtrc0__bitfields.html" target="_self">_hw_usb_usbtrc0::_hw_usb_usbtrc0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1399_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd.html" target="_self">_hw_usbdcd</a></td><td class="desc">All USBDCD module registers </td></tr>
<tr id="row_1400_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__clock.html" target="_self">_hw_usbdcd_clock</a></td><td class="desc">HW_USBDCD_CLOCK - Clock register (RW) </td></tr>
<tr id="row_1401_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__clock_1_1__hw__usbdcd__clock__bitfields.html" target="_self">_hw_usbdcd_clock::_hw_usbdcd_clock_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1402_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__control.html" target="_self">_hw_usbdcd_control</a></td><td class="desc">HW_USBDCD_CONTROL - Control register (RW) </td></tr>
<tr id="row_1403_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__control_1_1__hw__usbdcd__control__bitfields.html" target="_self">_hw_usbdcd_control::_hw_usbdcd_control_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1404_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__status.html" target="_self">_hw_usbdcd_status</a></td><td class="desc">HW_USBDCD_STATUS - Status register (RO) </td></tr>
<tr id="row_1405_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__status_1_1__hw__usbdcd__status__bitfields.html" target="_self">_hw_usbdcd_status::_hw_usbdcd_status_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1406_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__timer0.html" target="_self">_hw_usbdcd_timer0</a></td><td class="desc">HW_USBDCD_TIMER0 - TIMER0 register (RW) </td></tr>
<tr id="row_1407_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__timer0_1_1__hw__usbdcd__timer0__bitfields.html" target="_self">_hw_usbdcd_timer0::_hw_usbdcd_timer0_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1408_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__timer1.html" target="_self">_hw_usbdcd_timer1</a></td><td class="desc">HW_USBDCD_TIMER1 - TIMER1 register (RW) </td></tr>
<tr id="row_1409_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__timer1_1_1__hw__usbdcd__timer1__bitfields.html" target="_self">_hw_usbdcd_timer1::_hw_usbdcd_timer1_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1410_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__timer2__bc11.html" target="_self">_hw_usbdcd_timer2_bc11</a></td><td class="desc">HW_USBDCD_TIMER2_BC11 - TIMER2_BC11 register (RW) </td></tr>
<tr id="row_1411_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__timer2__bc11_1_1__hw__usbdcd__timer2__bc11__bitfields.html" target="_self">_hw_usbdcd_timer2_bc11::_hw_usbdcd_timer2_bc11_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1412_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__usbdcd__timer2__bc12.html" target="_self">_hw_usbdcd_timer2_bc12</a></td><td class="desc">HW_USBDCD_TIMER2_BC12 - TIMER2_BC12 register (RW) </td></tr>
<tr id="row_1413_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__usbdcd__timer2__bc12_1_1__hw__usbdcd__timer2__bc12__bitfields.html" target="_self">_hw_usbdcd_timer2_bc12::_hw_usbdcd_timer2_bc12_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1414_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__vref.html" target="_self">_hw_vref</a></td><td class="desc">All VREF module registers </td></tr>
<tr id="row_1415_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__vref__sc.html" target="_self">_hw_vref_sc</a></td><td class="desc">HW_VREF_SC - VREF Status and Control Register (RW) </td></tr>
<tr id="row_1416_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__vref__sc_1_1__hw__vref__sc__bitfields.html" target="_self">_hw_vref_sc::_hw_vref_sc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1417_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__vref__trm.html" target="_self">_hw_vref_trm</a></td><td class="desc">HW_VREF_TRM - VREF Trim Register (RW) </td></tr>
<tr id="row_1418_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__vref__trm_1_1__hw__vref__trm__bitfields.html" target="_self">_hw_vref_trm::_hw_vref_trm_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1419_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog.html" target="_self">_hw_wdog</a></td><td class="desc">All WDOG module registers </td></tr>
<tr id="row_1420_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__presc.html" target="_self">_hw_wdog_presc</a></td><td class="desc">HW_WDOG_PRESC - Watchdog Prescaler register (RW) </td></tr>
<tr id="row_1421_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__presc_1_1__hw__wdog__presc__bitfields.html" target="_self">_hw_wdog_presc::_hw_wdog_presc_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1422_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__refresh.html" target="_self">_hw_wdog_refresh</a></td><td class="desc">HW_WDOG_REFRESH - Watchdog Refresh register (RW) </td></tr>
<tr id="row_1423_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__refresh_1_1__hw__wdog__refresh__bitfields.html" target="_self">_hw_wdog_refresh::_hw_wdog_refresh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1424_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__rstcnt.html" target="_self">_hw_wdog_rstcnt</a></td><td class="desc">HW_WDOG_RSTCNT - Watchdog Reset Count register (RW) </td></tr>
<tr id="row_1425_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__rstcnt_1_1__hw__wdog__rstcnt__bitfields.html" target="_self">_hw_wdog_rstcnt::_hw_wdog_rstcnt_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1426_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__stctrlh.html" target="_self">_hw_wdog_stctrlh</a></td><td class="desc">HW_WDOG_STCTRLH - Watchdog Status and Control Register High (RW) </td></tr>
<tr id="row_1427_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__stctrlh_1_1__hw__wdog__stctrlh__bitfields.html" target="_self">_hw_wdog_stctrlh::_hw_wdog_stctrlh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1428_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__stctrll.html" target="_self">_hw_wdog_stctrll</a></td><td class="desc">HW_WDOG_STCTRLL - Watchdog Status and Control Register Low (RW) </td></tr>
<tr id="row_1429_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__stctrll_1_1__hw__wdog__stctrll__bitfields.html" target="_self">_hw_wdog_stctrll::_hw_wdog_stctrll_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1430_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__tmrouth.html" target="_self">_hw_wdog_tmrouth</a></td><td class="desc">HW_WDOG_TMROUTH - Watchdog Timer Output Register High (RW) </td></tr>
<tr id="row_1431_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__tmrouth_1_1__hw__wdog__tmrouth__bitfields.html" target="_self">_hw_wdog_tmrouth::_hw_wdog_tmrouth_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1432_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__tmroutl.html" target="_self">_hw_wdog_tmroutl</a></td><td class="desc">HW_WDOG_TMROUTL - Watchdog Timer Output Register Low (RW) </td></tr>
<tr id="row_1433_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__tmroutl_1_1__hw__wdog__tmroutl__bitfields.html" target="_self">_hw_wdog_tmroutl::_hw_wdog_tmroutl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1434_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__tovalh.html" target="_self">_hw_wdog_tovalh</a></td><td class="desc">HW_WDOG_TOVALH - Watchdog Time-out Value Register High (RW) </td></tr>
<tr id="row_1435_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__tovalh_1_1__hw__wdog__tovalh__bitfields.html" target="_self">_hw_wdog_tovalh::_hw_wdog_tovalh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1436_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__tovall.html" target="_self">_hw_wdog_tovall</a></td><td class="desc">HW_WDOG_TOVALL - Watchdog Time-out Value Register Low (RW) </td></tr>
<tr id="row_1437_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__tovall_1_1__hw__wdog__tovall__bitfields.html" target="_self">_hw_wdog_tovall::_hw_wdog_tovall_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1438_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__unlock.html" target="_self">_hw_wdog_unlock</a></td><td class="desc">HW_WDOG_UNLOCK - Watchdog Unlock register (RW) </td></tr>
<tr id="row_1439_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__unlock_1_1__hw__wdog__unlock__bitfields.html" target="_self">_hw_wdog_unlock::_hw_wdog_unlock_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1440_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__winh.html" target="_self">_hw_wdog_winh</a></td><td class="desc">HW_WDOG_WINH - Watchdog Window Register High (RW) </td></tr>
<tr id="row_1441_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__winh_1_1__hw__wdog__winh__bitfields.html" target="_self">_hw_wdog_winh::_hw_wdog_winh_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1442_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__hw__wdog__winl.html" target="_self">_hw_wdog_winl</a></td><td class="desc">HW_WDOG_WINL - Watchdog Window Register Low (RW) </td></tr>
<tr id="row_1443_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__hw__wdog__winl_1_1__hw__wdog__winl__bitfields.html" target="_self">_hw_wdog_winl::_hw_wdog_winl_bitfields</a></td><td class="desc"></td></tr>
<tr id="row_1444_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__llwu__external__pin__filter__mode.html" target="_self">_llwu_external_pin_filter_mode</a></td><td class="desc">External input pin filter control structure </td></tr>
<tr id="row_1445_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__llwu__reset__enable__mode.html" target="_self">_llwu_reset_enable_mode</a></td><td class="desc">Reset enable control structure </td></tr>
<tr id="row_1446_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__smc__power__mode__config.html" target="_self">_smc_power_mode_config</a></td><td class="desc">Power mode control configuration used for calling the SMC_SYS_SetPowerMode API </td></tr>
<tr id="row_1447_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__smc__power__mode__protection__config.html" target="_self">_smc_power_mode_protection_config</a></td><td class="desc">Power mode protection configuration </td></tr>
<tr id="row_1448_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="union__wdog__common__config.html" target="_self">_wdog_common_config</a></td><td class="desc">Define the common configure </td></tr>
<tr id="row_1449_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structADC__Type.html" target="_self">ADC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1450_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structAIPS__Type.html" target="_self">AIPS_Type</a></td><td class="desc"></td></tr>
<tr id="row_1451_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structanalogin__s.html" target="_self">analogin_s</a></td><td class="desc"></td></tr>
<tr id="row_1452_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="unionAPSR__Type.html" target="_self">APSR_Type</a></td><td class="desc">Union type to access the Application Program Status Register (APSR) </td></tr>
<tr id="row_1453_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__bilinear__interp__instance__f32.html" target="_self">arm_bilinear_interp_instance_f32</a></td><td class="desc">Instance structure for the floating-point bilinear interpolation function </td></tr>
<tr id="row_1454_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__bilinear__interp__instance__q15.html" target="_self">arm_bilinear_interp_instance_q15</a></td><td class="desc">Instance structure for the Q15 bilinear interpolation function </td></tr>
<tr id="row_1455_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__bilinear__interp__instance__q31.html" target="_self">arm_bilinear_interp_instance_q31</a></td><td class="desc">Instance structure for the Q31 bilinear interpolation function </td></tr>
<tr id="row_1456_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__bilinear__interp__instance__q7.html" target="_self">arm_bilinear_interp_instance_q7</a></td><td class="desc">Instance structure for the Q15 bilinear interpolation function </td></tr>
<tr id="row_1457_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__cas__df1__32x64__ins__q31.html" target="_self">arm_biquad_cas_df1_32x64_ins_q31</a></td><td class="desc">Instance structure for the high precision Q31 Biquad cascade filter </td></tr>
<tr id="row_1458_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__cascade__df2T__instance__f32.html" target="_self">arm_biquad_cascade_df2T_instance_f32</a></td><td class="desc">Instance structure for the floating-point transposed direct form II Biquad cascade filter </td></tr>
<tr id="row_1459_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__cascade__df2T__instance__f64.html" target="_self">arm_biquad_cascade_df2T_instance_f64</a></td><td class="desc">Instance structure for the floating-point transposed direct form II Biquad cascade filter </td></tr>
<tr id="row_1460_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__cascade__stereo__df2T__instance__f32.html" target="_self">arm_biquad_cascade_stereo_df2T_instance_f32</a></td><td class="desc">Instance structure for the floating-point transposed direct form II Biquad cascade filter </td></tr>
<tr id="row_1461_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__casd__df1__inst__f32.html" target="_self">arm_biquad_casd_df1_inst_f32</a></td><td class="desc">Instance structure for the floating-point Biquad cascade filter </td></tr>
<tr id="row_1462_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__casd__df1__inst__q15.html" target="_self">arm_biquad_casd_df1_inst_q15</a></td><td class="desc">Instance structure for the Q15 Biquad cascade filter </td></tr>
<tr id="row_1463_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__biquad__casd__df1__inst__q31.html" target="_self">arm_biquad_casd_df1_inst_q31</a></td><td class="desc">Instance structure for the Q31 Biquad cascade filter </td></tr>
<tr id="row_1464_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__instance__f32.html" target="_self">arm_cfft_instance_f32</a></td><td class="desc">Instance structure for the floating-point CFFT/CIFFT function </td></tr>
<tr id="row_1465_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__instance__q15.html" target="_self">arm_cfft_instance_q15</a></td><td class="desc">Instance structure for the fixed-point CFFT/CIFFT function </td></tr>
<tr id="row_1466_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__instance__q31.html" target="_self">arm_cfft_instance_q31</a></td><td class="desc">Instance structure for the fixed-point CFFT/CIFFT function </td></tr>
<tr id="row_1467_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__radix2__instance__f32.html" target="_self">arm_cfft_radix2_instance_f32</a></td><td class="desc">Instance structure for the floating-point CFFT/CIFFT function </td></tr>
<tr id="row_1468_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__radix2__instance__q15.html" target="_self">arm_cfft_radix2_instance_q15</a></td><td class="desc">Instance structure for the Q15 CFFT/CIFFT function </td></tr>
<tr id="row_1469_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__radix2__instance__q31.html" target="_self">arm_cfft_radix2_instance_q31</a></td><td class="desc">Instance structure for the Radix-2 Q31 CFFT/CIFFT function </td></tr>
<tr id="row_1470_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__radix4__instance__f32.html" target="_self">arm_cfft_radix4_instance_f32</a></td><td class="desc">Instance structure for the floating-point CFFT/CIFFT function </td></tr>
<tr id="row_1471_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__radix4__instance__q15.html" target="_self">arm_cfft_radix4_instance_q15</a></td><td class="desc">Instance structure for the Q15 CFFT/CIFFT function </td></tr>
<tr id="row_1472_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__cfft__radix4__instance__q31.html" target="_self">arm_cfft_radix4_instance_q31</a></td><td class="desc">Instance structure for the Q31 CFFT/CIFFT function </td></tr>
<tr id="row_1473_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__dct4__instance__f32.html" target="_self">arm_dct4_instance_f32</a></td><td class="desc">Instance structure for the floating-point DCT4/IDCT4 function </td></tr>
<tr id="row_1474_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__dct4__instance__q15.html" target="_self">arm_dct4_instance_q15</a></td><td class="desc">Instance structure for the Q15 DCT4/IDCT4 function </td></tr>
<tr id="row_1475_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__dct4__instance__q31.html" target="_self">arm_dct4_instance_q31</a></td><td class="desc">Instance structure for the Q31 DCT4/IDCT4 function </td></tr>
<tr id="row_1476_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__decimate__instance__f32.html" target="_self">arm_fir_decimate_instance_f32</a></td><td class="desc">Instance structure for the floating-point FIR decimator </td></tr>
<tr id="row_1477_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__decimate__instance__q15.html" target="_self">arm_fir_decimate_instance_q15</a></td><td class="desc">Instance structure for the Q15 FIR decimator </td></tr>
<tr id="row_1478_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__decimate__instance__q31.html" target="_self">arm_fir_decimate_instance_q31</a></td><td class="desc">Instance structure for the Q31 FIR decimator </td></tr>
<tr id="row_1479_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__instance__f32.html" target="_self">arm_fir_instance_f32</a></td><td class="desc">Instance structure for the floating-point FIR filter </td></tr>
<tr id="row_1480_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__instance__q15.html" target="_self">arm_fir_instance_q15</a></td><td class="desc">Instance structure for the Q15 FIR filter </td></tr>
<tr id="row_1481_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__instance__q31.html" target="_self">arm_fir_instance_q31</a></td><td class="desc">Instance structure for the Q31 FIR filter </td></tr>
<tr id="row_1482_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__instance__q7.html" target="_self">arm_fir_instance_q7</a></td><td class="desc">Instance structure for the Q7 FIR filter </td></tr>
<tr id="row_1483_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__interpolate__instance__f32.html" target="_self">arm_fir_interpolate_instance_f32</a></td><td class="desc">Instance structure for the floating-point FIR interpolator </td></tr>
<tr id="row_1484_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__interpolate__instance__q15.html" target="_self">arm_fir_interpolate_instance_q15</a></td><td class="desc">Instance structure for the Q15 FIR interpolator </td></tr>
<tr id="row_1485_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__interpolate__instance__q31.html" target="_self">arm_fir_interpolate_instance_q31</a></td><td class="desc">Instance structure for the Q31 FIR interpolator </td></tr>
<tr id="row_1486_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__lattice__instance__f32.html" target="_self">arm_fir_lattice_instance_f32</a></td><td class="desc">Instance structure for the floating-point FIR lattice filter </td></tr>
<tr id="row_1487_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__lattice__instance__q15.html" target="_self">arm_fir_lattice_instance_q15</a></td><td class="desc">Instance structure for the Q15 FIR lattice filter </td></tr>
<tr id="row_1488_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__lattice__instance__q31.html" target="_self">arm_fir_lattice_instance_q31</a></td><td class="desc">Instance structure for the Q31 FIR lattice filter </td></tr>
<tr id="row_1489_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__sparse__instance__f32.html" target="_self">arm_fir_sparse_instance_f32</a></td><td class="desc">Instance structure for the floating-point sparse FIR filter </td></tr>
<tr id="row_1490_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__sparse__instance__q15.html" target="_self">arm_fir_sparse_instance_q15</a></td><td class="desc">Instance structure for the Q15 sparse FIR filter </td></tr>
<tr id="row_1491_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__sparse__instance__q31.html" target="_self">arm_fir_sparse_instance_q31</a></td><td class="desc">Instance structure for the Q31 sparse FIR filter </td></tr>
<tr id="row_1492_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__fir__sparse__instance__q7.html" target="_self">arm_fir_sparse_instance_q7</a></td><td class="desc">Instance structure for the Q7 sparse FIR filter </td></tr>
<tr id="row_1493_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__iir__lattice__instance__f32.html" target="_self">arm_iir_lattice_instance_f32</a></td><td class="desc">Instance structure for the floating-point IIR lattice filter </td></tr>
<tr id="row_1494_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__iir__lattice__instance__q15.html" target="_self">arm_iir_lattice_instance_q15</a></td><td class="desc">Instance structure for the Q15 IIR lattice filter </td></tr>
<tr id="row_1495_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__iir__lattice__instance__q31.html" target="_self">arm_iir_lattice_instance_q31</a></td><td class="desc">Instance structure for the Q31 IIR lattice filter </td></tr>
<tr id="row_1496_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__linear__interp__instance__f32.html" target="_self">arm_linear_interp_instance_f32</a></td><td class="desc">Instance structure for the floating-point Linear Interpolate function </td></tr>
<tr id="row_1497_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__lms__instance__f32.html" target="_self">arm_lms_instance_f32</a></td><td class="desc">Instance structure for the floating-point LMS filter </td></tr>
<tr id="row_1498_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__lms__instance__q15.html" target="_self">arm_lms_instance_q15</a></td><td class="desc">Instance structure for the Q15 LMS filter </td></tr>
<tr id="row_1499_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__lms__instance__q31.html" target="_self">arm_lms_instance_q31</a></td><td class="desc">Instance structure for the Q31 LMS filter </td></tr>
<tr id="row_1500_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__lms__norm__instance__f32.html" target="_self">arm_lms_norm_instance_f32</a></td><td class="desc">Instance structure for the floating-point normalized LMS filter </td></tr>
<tr id="row_1501_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__lms__norm__instance__q15.html" target="_self">arm_lms_norm_instance_q15</a></td><td class="desc">Instance structure for the Q15 normalized LMS filter </td></tr>
<tr id="row_1502_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__lms__norm__instance__q31.html" target="_self">arm_lms_norm_instance_q31</a></td><td class="desc">Instance structure for the Q31 normalized LMS filter </td></tr>
<tr id="row_1503_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__matrix__instance__f32.html" target="_self">arm_matrix_instance_f32</a></td><td class="desc">Instance structure for the floating-point matrix structure </td></tr>
<tr id="row_1504_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__matrix__instance__f64.html" target="_self">arm_matrix_instance_f64</a></td><td class="desc">Instance structure for the floating-point matrix structure </td></tr>
<tr id="row_1505_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__matrix__instance__q15.html" target="_self">arm_matrix_instance_q15</a></td><td class="desc">Instance structure for the Q15 matrix structure </td></tr>
<tr id="row_1506_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__matrix__instance__q31.html" target="_self">arm_matrix_instance_q31</a></td><td class="desc">Instance structure for the Q31 matrix structure </td></tr>
<tr id="row_1507_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__pid__instance__f32.html" target="_self">arm_pid_instance_f32</a></td><td class="desc">Instance structure for the floating-point PID Control </td></tr>
<tr id="row_1508_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__pid__instance__q15.html" target="_self">arm_pid_instance_q15</a></td><td class="desc">Instance structure for the Q15 PID Control </td></tr>
<tr id="row_1509_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__pid__instance__q31.html" target="_self">arm_pid_instance_q31</a></td><td class="desc">Instance structure for the Q31 PID Control </td></tr>
<tr id="row_1510_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__rfft__fast__instance__f32.html" target="_self">arm_rfft_fast_instance_f32</a></td><td class="desc">Instance structure for the floating-point RFFT/RIFFT function </td></tr>
<tr id="row_1511_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__rfft__instance__f32.html" target="_self">arm_rfft_instance_f32</a></td><td class="desc">Instance structure for the floating-point RFFT/RIFFT function </td></tr>
<tr id="row_1512_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__rfft__instance__q15.html" target="_self">arm_rfft_instance_q15</a></td><td class="desc">Instance structure for the Q15 RFFT/RIFFT function </td></tr>
<tr id="row_1513_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structarm__rfft__instance__q31.html" target="_self">arm_rfft_instance_q31</a></td><td class="desc">Instance structure for the Q31 RFFT/RIFFT function </td></tr>
<tr id="row_1514_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structAXBS__Type.html" target="_self">AXBS_Type</a></td><td class="desc"></td></tr>
<tr id="row_1515_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structbuffer__s.html" target="_self">buffer_s</a></td><td class="desc"></td></tr>
<tr id="row_1516_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1BusIn.html" target="_self">mbed::BusIn</a></td><td class="desc"></td></tr>
<tr id="row_1517_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1BusInOut.html" target="_self">mbed::BusInOut</a></td><td class="desc"></td></tr>
<tr id="row_1518_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1BusOut.html" target="_self">mbed::BusOut</a></td><td class="desc"></td></tr>
<tr id="row_1519_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1CallChain.html" target="_self">mbed::CallChain</a></td><td class="desc"></td></tr>
<tr id="row_1520_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structCAN__Type.html" target="_self">CAN_Type</a></td><td class="desc"></td></tr>
<tr id="row_1521_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structCAU__Type.html" target="_self">CAU_Type</a></td><td class="desc"></td></tr>
<tr id="row_1522_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1CircularBuffer.html" target="_self">mbed::CircularBuffer&lt; T, BufferSize, CounterType &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1523_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structClockNameConfig.html" target="_self">ClockNameConfig</a></td><td class="desc">Clock name configuration table structure </td></tr>
<tr id="row_1524_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structCMP__Type.html" target="_self">CMP_Type</a></td><td class="desc"></td></tr>
<tr id="row_1525_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structCMT__Type.html" target="_self">CMT_Type</a></td><td class="desc"></td></tr>
<tr id="row_1526_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct__wdog__common__config_1_1CommonConfig.html" target="_self">_wdog_common_config::CommonConfig</a></td><td class="desc"></td></tr>
<tr id="row_1527_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="unionCONTROL__Type.html" target="_self">CONTROL_Type</a></td><td class="desc">Union type to access the Control Registers (CONTROL) </td></tr>
<tr id="row_1528_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structCoreDebug__Type.html" target="_self">CoreDebug_Type</a></td><td class="desc">Structure type to access the Core Debug Register (CoreDebug) </td></tr>
<tr id="row_1529_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structCRC__Type.html" target="_self">CRC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1530_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classCThunk.html" target="_self">CThunk&lt; T &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1531_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdac__s.html" target="_self">dac_s</a></td><td class="desc"></td></tr>
<tr id="row_1532_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDAC__Type.html" target="_self">DAC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1533_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1DigitalIn.html" target="_self">mbed::DigitalIn</a></td><td class="desc"></td></tr>
<tr id="row_1534_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1DigitalInOut.html" target="_self">mbed::DigitalInOut</a></td><td class="desc"></td></tr>
<tr id="row_1535_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1DigitalOut.html" target="_self">mbed::DigitalOut</a></td><td class="desc"></td></tr>
<tr id="row_1536_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structdirent.html" target="_self">dirent</a></td><td class="desc"></td></tr>
<tr id="row_1537_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1DirHandle.html" target="_self">mbed::DirHandle</a></td><td class="desc"></td></tr>
<tr id="row_1538_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDMA__Type.html" target="_self">DMA_Type</a></td><td class="desc"></td></tr>
<tr id="row_1539_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDMAMUX__Type.html" target="_self">DMAMUX_Type</a></td><td class="desc"></td></tr>
<tr id="row_1540_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDspiBaudRateDivisors.html" target="_self">DspiBaudRateDivisors</a></td><td class="desc">DSPI baud rate divisors settings configuration structure </td></tr>
<tr id="row_1541_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDspiCommandDataConfig.html" target="_self">DspiCommandDataConfig</a></td><td class="desc">DSPI command and data configuration structure </td></tr>
<tr id="row_1542_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDspiDataFormatConfig.html" target="_self">DspiDataFormatConfig</a></td><td class="desc">DSPI data format settings configuration structure </td></tr>
<tr id="row_1543_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDspiSlaveConfig.html" target="_self">DspiSlaveConfig</a></td><td class="desc">DSPI hardware configuration settings for slave mode </td></tr>
<tr id="row_1544_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structDWT__Type.html" target="_self">DWT_Type</a></td><td class="desc">Structure type to access the Data Watchpoint and Trace Register (DWT) </td></tr>
<tr id="row_1545_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="unionEDMAErrorStatusAll.html" target="_self">EDMAErrorStatusAll</a></td><td class="desc">Error status of the eDMA module </td></tr>
<tr id="row_1546_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structEDMAMinorLoopOffsetConfig.html" target="_self">EDMAMinorLoopOffsetConfig</a></td><td class="desc">EDMA TCD Minor loop mapping configuration </td></tr>
<tr id="row_1547_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structEDMASoftwareTcd.html" target="_self">EDMASoftwareTcd</a></td><td class="desc">EDMA TCD </td></tr>
<tr id="row_1548_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structEDMATransferConfig.html" target="_self">EDMATransferConfig</a></td><td class="desc">EDMA transfer size configuration </td></tr>
<tr id="row_1549_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENET8021vlanHeader.html" target="_self">ENET8021vlanHeader</a></td><td class="desc">Defines the ENET VLAN frame header structure </td></tr>
<tr id="row_1550_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structenet__8022__header.html" target="_self">enet_8022_header</a></td><td class="desc">Definition of the 8022 header </td></tr>
<tr id="row_1551_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structenet__commom__stats__struct.html" target="_self">enet_commom_stats_struct</a></td><td class="desc">Definition of the common status structure </td></tr>
<tr id="row_1552_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structenet__header.html" target="_self">enet_header</a></td><td class="desc">Definition of the Ethernet packet header structure </td></tr>
<tr id="row_1553_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structenet__stats.html" target="_self">enet_stats</a></td><td class="desc"></td></tr>
<tr id="row_1554_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENET__Type.html" target="_self">ENET_Type</a></td><td class="desc"></td></tr>
<tr id="row_1555_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETDevIf.html" target="_self">ENETDevIf</a></td><td class="desc">Defines the ENET device data structure for the ENET </td></tr>
<tr id="row_1556_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETEcbStruct.html" target="_self">ENETEcbStruct</a></td><td class="desc">Definition of the ECB structure, which contains the protocol type and it's related service function </td></tr>
<tr id="row_1557_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETEthernetHeader.html" target="_self">ENETEthernetHeader</a></td><td class="desc">Defines the ENET header structure </td></tr>
<tr id="row_1558_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETMacApi.html" target="_self">ENETMacApi</a></td><td class="desc">Defines the basic application for the ENET device </td></tr>
<tr id="row_1559_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETMacConfig.html" target="_self">ENETMacConfig</a></td><td class="desc">Defines the basic configuration structure for the ENET device </td></tr>
<tr id="row_1560_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETMacContext.html" target="_self">ENETMacContext</a></td><td class="desc">Defines the ENET MAC context structure for the buffer address, buffer descriptor address, etc </td></tr>
<tr id="row_1561_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETMacPacketBuffer.html" target="_self">ENETMacPacketBuffer</a></td><td class="desc">Defines the ENET MAC packet buffer structure </td></tr>
<tr id="row_1562_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETMacStats.html" target="_self">ENETMacStats</a></td><td class="desc">Defines the ENET packets statistic structure </td></tr>
<tr id="row_1563_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETMulticastGroup.html" target="_self">ENETMulticastGroup</a></td><td class="desc">Defines the multicast group structure for the ENET device </td></tr>
<tr id="row_1564_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETPhyApi.html" target="_self">ENETPhyApi</a></td><td class="desc">Defines the basic PHY application </td></tr>
<tr id="row_1565_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETPhyConfig.html" target="_self">ENETPhyConfig</a></td><td class="desc">Defines the basic configuration for PHY </td></tr>
<tr id="row_1566_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETRxBdConfig.html" target="_self">ENETRxBdConfig</a></td><td class="desc">Defines the receive buffer descriptor configure structure </td></tr>
<tr id="row_1567_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structENETTxBdConfig.html" target="_self">ENETTxBdConfig</a></td><td class="desc">Defines the transmit buffer descriptor configure structure </td></tr>
<tr id="row_1568_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structEWM__Type.html" target="_self">EWM_Type</a></td><td class="desc"></td></tr>
<tr id="row_1569_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structFB__Type.html" target="_self">FB_Type</a></td><td class="desc"></td></tr>
<tr id="row_1570_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1570_" class="arrow" onclick="toggleFolder('1570_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FileBase.html" target="_self">mbed::FileBase</a></td><td class="desc"></td></tr>
<tr id="row_1570_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1570_0_" class="arrow" onclick="toggleFolder('1570_0_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FileLike.html" target="_self">mbed::FileLike</a></td><td class="desc"></td></tr>
<tr id="row_1570_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1Stream.html" target="_self">mbed::Stream</a></td><td class="desc"></td></tr>
<tr id="row_1570_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FileSystemLike.html" target="_self">mbed::FileSystemLike</a></td><td class="desc"></td></tr>
<tr id="row_1571_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1571_" class="arrow" onclick="toggleFolder('1571_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FileHandle.html" target="_self">mbed::FileHandle</a></td><td class="desc"></td></tr>
<tr id="row_1571_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FileLike.html" target="_self">mbed::FileLike</a></td><td class="desc"></td></tr>
<tr id="row_1572_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FilePath.html" target="_self">mbed::FilePath</a></td><td class="desc"></td></tr>
<tr id="row_1573_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structFMC__Type.html" target="_self">FMC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1574_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structFTFE__Type.html" target="_self">FTFE_Type</a></td><td class="desc"></td></tr>
<tr id="row_1575_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structFTM__Type.html" target="_self">FTM_Type</a></td><td class="desc"></td></tr>
<tr id="row_1576_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structFtmPhaseParam.html" target="_self">FtmPhaseParam</a></td><td class="desc">FlexTimer quadrature decode phase parameters </td></tr>
<tr id="row_1577_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structFtmPwmParam.html" target="_self">FtmPwmParam</a></td><td class="desc">FlexTimer driver PWM parameter </td></tr>
<tr id="row_1578_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FunctionPointerArg1.html" target="_self">mbed::FunctionPointerArg1&lt; R, A1 &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1579_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FunctionPointerArg1_3_01R_00_01void_01_4.html" target="_self">mbed::FunctionPointerArg1&lt; R, void &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1580_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FunctionPointerArg1.html" target="_self">mbed::FunctionPointerArg1&lt; void, int &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1581_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1FunctionPointerArg1.html" target="_self">mbed::FunctionPointerArg1&lt; void, void &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1582_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structgpio__irq__s.html" target="_self">gpio_irq_s</a></td><td class="desc"></td></tr>
<tr id="row_1583_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structgpio__t.html" target="_self">gpio_t</a></td><td class="desc"></td></tr>
<tr id="row_1584_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structGPIO__Type.html" target="_self">GPIO_Type</a></td><td class="desc"></td></tr>
<tr id="row_1585_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structi2c__s.html" target="_self">i2c_s</a></td><td class="desc"></td></tr>
<tr id="row_1586_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structI2C__Type.html" target="_self">I2C_Type</a></td><td class="desc"></td></tr>
<tr id="row_1587_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structI2S__Type.html" target="_self">I2S_Type</a></td><td class="desc"></td></tr>
<tr id="row_1588_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1InterruptManager.html" target="_self">mbed::InterruptManager</a></td><td class="desc"></td></tr>
<tr id="row_1589_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="unionIPSR__Type.html" target="_self">IPSR_Type</a></td><td class="desc">Union type to access the Interrupt Program Status Register (IPSR) </td></tr>
<tr id="row_1590_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structITM__Type.html" target="_self">ITM_Type</a></td><td class="desc">Structure type to access the Instrumentation Trace Macrocell Register (ITM) </td></tr>
<tr id="row_1591_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structLLWU__Type.html" target="_self">LLWU_Type</a></td><td class="desc"></td></tr>
<tr id="row_1592_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structLPTMR__Type.html" target="_self">LPTMR_Type</a></td><td class="desc"></td></tr>
<tr id="row_1593_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structMCG__Type.html" target="_self">MCG_Type</a></td><td class="desc"></td></tr>
<tr id="row_1594_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structMCM__Type.html" target="_self">MCM_Type</a></td><td class="desc"></td></tr>
<tr id="row_1595_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structMPU__Type.html" target="_self">MPU_Type</a></td><td class="desc"></td></tr>
<tr id="row_1596_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structNV__Type.html" target="_self">NV_Type</a></td><td class="desc"></td></tr>
<tr id="row_1597_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structNVIC__Type.html" target="_self">NVIC_Type</a></td><td class="desc">Structure type to access the Nested Vectored Interrupt Controller (NVIC) </td></tr>
<tr id="row_1598_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structOSC__Type.html" target="_self">OSC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1599_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcb.html" target="_self">pcb</a></td><td class="desc">Definition of the PCB structure for the RTCS adaptor </td></tr>
<tr id="row_1600_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcb2.html" target="_self">pcb2</a></td><td class="desc">Definition of the two fragment PCB structure </td></tr>
<tr id="row_1601_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcb__fragment.html" target="_self">pcb_fragment</a></td><td class="desc">Definition of the fragment PCB structure </td></tr>
<tr id="row_1602_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpcb__queue.html" target="_self">pcb_queue</a></td><td class="desc">Definition of the two fragment PCB structure </td></tr>
<tr id="row_1603_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structPDB__Type.html" target="_self">PDB_Type</a></td><td class="desc"></td></tr>
<tr id="row_1604_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structPinMap.html" target="_self">PinMap</a></td><td class="desc"></td></tr>
<tr id="row_1605_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structPIT__Type.html" target="_self">PIT_Type</a></td><td class="desc"></td></tr>
<tr id="row_1606_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structPitUserConfig.html" target="_self">PitUserConfig</a></td><td class="desc">PIT timer configuration structure </td></tr>
<tr id="row_1607_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structPMC__Type.html" target="_self">PMC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1608_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structport__s.html" target="_self">port_s</a></td><td class="desc"></td></tr>
<tr id="row_1609_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structPORT__Type.html" target="_self">PORT_Type</a></td><td class="desc"></td></tr>
<tr id="row_1610_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structpwmout__s.html" target="_self">pwmout_s</a></td><td class="desc"></td></tr>
<tr id="row_1611_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRCM__Type.html" target="_self">RCM_Type</a></td><td class="desc"></td></tr>
<tr id="row_1612_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRegionStruct.html" target="_self">RegionStruct</a></td><td class="desc"></td></tr>
<tr id="row_1613_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRFSYS__Type.html" target="_self">RFSYS_Type</a></td><td class="desc"></td></tr>
<tr id="row_1614_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRFVBAT__Type.html" target="_self">RFVBAT_Type</a></td><td class="desc"></td></tr>
<tr id="row_1615_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRNG__Type.html" target="_self">RNG_Type</a></td><td class="desc"></td></tr>
<tr id="row_1616_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRTC__Type.html" target="_self">RTC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1617_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structRtcDatetime.html" target="_self">RtcDatetime</a></td><td class="desc">Structure is used to hold the time in a simple "date" format </td></tr>
<tr id="row_1618_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSCB__Type.html" target="_self">SCB_Type</a></td><td class="desc">Structure type to access the System Control Block (SCB) </td></tr>
<tr id="row_1619_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSCnSCB__Type.html" target="_self">SCnSCB_Type</a></td><td class="desc">Structure type to access the System Control and ID Register not in the SCB </td></tr>
<tr id="row_1620_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSDHC__Type.html" target="_self">SDHC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1621_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structserial__s.html" target="_self">serial_s</a></td><td class="desc"></td></tr>
<tr id="row_1622_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSIM__Type.html" target="_self">SIM_Type</a></td><td class="desc"></td></tr>
<tr id="row_1623_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSMC__Type.html" target="_self">SMC_Type</a></td><td class="desc"></td></tr>
<tr id="row_1624_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structspi__s.html" target="_self">spi_s</a></td><td class="desc"></td></tr>
<tr id="row_1625_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSPI__Type.html" target="_self">SPI_Type</a></td><td class="desc"></td></tr>
<tr id="row_1626_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structSysTick__Type.html" target="_self">SysTick_Type</a></td><td class="desc">Structure type to access the System Timer (SysTick) </td></tr>
<tr id="row_1627_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structticker__data__t.html" target="_self">ticker_data_t</a></td><td class="desc"></td></tr>
<tr id="row_1628_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structticker__event__queue__t.html" target="_self">ticker_event_queue_t</a></td><td class="desc"></td></tr>
<tr id="row_1629_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structticker__event__s.html" target="_self">ticker_event_s</a></td><td class="desc"></td></tr>
<tr id="row_1630_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structticker__interface__t.html" target="_self">ticker_interface_t</a></td><td class="desc"></td></tr>
<tr id="row_1631_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1Timer.html" target="_self">mbed::Timer</a></td><td class="desc"></td></tr>
<tr id="row_1632_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1632_" class="arrow" onclick="toggleFolder('1632_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1TimerEvent.html" target="_self">mbed::TimerEvent</a></td><td class="desc"></td></tr>
<tr id="row_1632_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1632_0_" class="arrow" onclick="toggleFolder('1632_0_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1Ticker.html" target="_self">mbed::Ticker</a></td><td class="desc"></td></tr>
<tr id="row_1632_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1Timeout.html" target="_self">mbed::Timeout</a></td><td class="desc"></td></tr>
<tr id="row_1633_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structTPI__Type.html" target="_self">TPI_Type</a></td><td class="desc">Structure type to access the Trace Port Interface Register (TPI) </td></tr>
<tr id="row_1634_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classmbed_1_1Transaction.html" target="_self">mbed::Transaction&lt; Class &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1635_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structmbed_1_1transaction__t.html" target="_self">mbed::transaction_t</a></td><td class="desc"></td></tr>
<tr id="row_1636_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structUART__Type.html" target="_self">UART_Type</a></td><td class="desc"></td></tr>
<tr id="row_1637_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structUSB__Type.html" target="_self">USB_Type</a></td><td class="desc"></td></tr>
<tr id="row_1638_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structUSBDCD__Type.html" target="_self">USBDCD_Type</a></td><td class="desc"></td></tr>
<tr id="row_1639_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structVREF__Type.html" target="_self">VREF_Type</a></td><td class="desc"></td></tr>
<tr id="row_1640_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structWDOG__Type.html" target="_self">WDOG_Type</a></td><td class="desc"></td></tr>
<tr id="row_1641_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="unionxPSR__Type.html" target="_self">xPSR_Type</a></td><td class="desc">Union type to access the Special-Purpose Program Status Registers (xPSR) </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
