VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN uart_top ;

SCANCHAINS 2 ;
  - top_chain_a_seg1_clk_a_rising 
    + PARTITION p_clk_a_rising 
      MAXBITS 82
    + START PIN scan_in_a
    + FLOATING 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/tick_start_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[8] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[9] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_8_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_16_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[8] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[9] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/delay_data_parallel_wr_enable_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/parity_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tem_buffer_data_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tick_start_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_data_reg ( IN SI ) ( OUT Q ) 
    + STOP PIN scan_out_a
;

  - top_chain_b_seg1_clk_b_rising 
    + PARTITION p_clk_b_rising 
      MAXBITS 82
    + START PIN scan_in_b
    + FLOATING 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/tick_start_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[8] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[9] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_8_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_16_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[8] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[9] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/delay_data_parallel_wr_enable_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/parity_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[0] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[2] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3] ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tem_buffer_data_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tick_start_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg ( IN SI ) ( OUT Q ) 
       ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_data_reg ( IN SI ) ( OUT Q ) 
    + STOP PIN scan_out_b
;

END SCANCHAINS 
END DESIGN 
